vendor_name = ModelSim
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Master.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/FIFO.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Module.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.qip
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/LT24_System.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_irq_mapper.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_006.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_mm_interconnect_0_router.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_Module.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_jtag_uart_0.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0.ocp
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0.sdc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_mult_cell.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_oci_test_bench.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_rf_ram_a.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_rf_ram_b.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_nios2_qsys_0_test_bench.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_onchip_memory2_0.hex
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_System/synthesis/submodules/LT24_System_onchip_memory2_0.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Slave.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/HDL/LT24_Interface.vhd
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/LT24_Controller.bdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/LT24_Controller.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_4ed1.tdf
source_file = 1, lt24_system_onchip_memory2_0.hex
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_cjd1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_q5i1.tdf
source_file = 1, lt24_system_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_vrh1.tdf
source_file = 1, lt24_system_nios2_qsys_0_rf_ram_a.mif
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_0sh1.tdf
source_file = 1, lt24_system_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_q1u2.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altera_mult_add_s1u2.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_vh91.tdf
source_file = 1, lt24_system_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/scfifo_jr21.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_dpfifo_q131.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_do7.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dpram_nl21.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_r1m1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_1ob.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dcfifo_9dg1.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_gray2bin_sgb.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_on6.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/a_graycounter_l5c.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/altsyncram_3011.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_16d.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_0v8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_vu8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/alt_synch_pipe_26d.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/dffpipe_1v8.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cmpr_d66.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/cntr_old.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/add_sub_qvi.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_jp01.tdf
source_file = 1, C:/Users/aroulin/Desktop/EmbeddedSystems/LT24/LT24_DE0_Project/db/mult_j011.tdf
design_name = LT24_Controller
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, LT24_Controller, 1
instance = comp, \GPIO_0_D[23]~output\, GPIO_0_D[23]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[24]~output\, GPIO_0_D[24]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[25]~output\, GPIO_0_D[25]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[26]~output\, GPIO_0_D[26]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[27]~output\, GPIO_0_D[27]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[28]~output\, GPIO_0_D[28]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[29]~output\, GPIO_0_D[29]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[30]~output\, GPIO_0_D[30]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[31]~output\, GPIO_0_D[31]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[32]~output\, GPIO_0_D[32]~output, LT24_Controller, 1
instance = comp, \GPIO_0_D[33]~output\, GPIO_0_D[33]~output, LT24_Controller, 1
instance = comp, \GPIO_1_D23~output\, GPIO_1_D23~output, LT24_Controller, 1
instance = comp, \GPIO_1_D10~output\, GPIO_1_D10~output, LT24_Controller, 1
instance = comp, \GPIO_1_D33~output\, GPIO_1_D33~output, LT24_Controller, 1
instance = comp, \GPIO_1_D31~output\, GPIO_1_D31~output, LT24_Controller, 1
instance = comp, \GPIO_1_D8~output\, GPIO_1_D8~output, LT24_Controller, 1
instance = comp, \GPIO_1_D9~output\, GPIO_1_D9~output, LT24_Controller, 1
instance = comp, \GPIO_1_D11~output\, GPIO_1_D11~output, LT24_Controller, 1
instance = comp, \GPIO_1_D3~output\, GPIO_1_D3~output, LT24_Controller, 1
instance = comp, \GPIO_1_D4~output\, GPIO_1_D4~output, LT24_Controller, 1
instance = comp, \GPIO_1_D5~output\, GPIO_1_D5~output, LT24_Controller, 1
instance = comp, \GPIO_1_D6~output\, GPIO_1_D6~output, LT24_Controller, 1
instance = comp, \GPIO_1_D12~output\, GPIO_1_D12~output, LT24_Controller, 1
instance = comp, \GPIO_1_D13~output\, GPIO_1_D13~output, LT24_Controller, 1
instance = comp, \GPIO_1_D14~output\, GPIO_1_D14~output, LT24_Controller, 1
instance = comp, \GPIO_1_D15~output\, GPIO_1_D15~output, LT24_Controller, 1
instance = comp, \GPIO_1_D16~output\, GPIO_1_D16~output, LT24_Controller, 1
instance = comp, \GPIO_1_D17~output\, GPIO_1_D17~output, LT24_Controller, 1
instance = comp, \GPIO_1_D18~output\, GPIO_1_D18~output, LT24_Controller, 1
instance = comp, \GPIO_1_D19~output\, GPIO_1_D19~output, LT24_Controller, 1
instance = comp, \GPIO_1_D20~output\, GPIO_1_D20~output, LT24_Controller, 1
instance = comp, \GPIO_1_D21~output\, GPIO_1_D21~output, LT24_Controller, 1
instance = comp, \GPIO_1_D22~output\, GPIO_1_D22~output, LT24_Controller, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, LT24_Controller, 1
instance = comp, \CLOCK~input\, CLOCK~input, LT24_Controller, 1
instance = comp, \CLOCK~inputclkctrl\, CLOCK~inputclkctrl, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~34\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, LT24_Controller, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, LT24_Controller, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, LT24_Controller, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|packet_in_progress\, inst|mm_interconnect_0|cmd_mux|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[0]~0\, inst|nios2_qsys_0|F_pc_plus_one[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\, inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[1]~feeder\, inst|nios2_qsys_0|E_iw[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[1]\, inst|nios2_qsys_0|E_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[0]\, inst|nios2_qsys_0|E_iw[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|end_begintransfer~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|end_begintransfer~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|end_begintransfer\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|end_begintransfer, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|internal_begintransfer\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|internal_begintransfer, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold~feeder\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|packet_in_progress\, inst|mm_interconnect_0|cmd_mux_001|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10]~36\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10]~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|first_burst_stalled\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|first_burst_stalled, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|always2~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|always2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|burstcount_register_lint[5]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|burstcount_register_lint[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[1]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[14]~feeder\, inst|nios2_qsys_0|M_st_data[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[2]~4\, inst|nios2_qsys_0|F_pc_plus_one[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[3]~6\, inst|nios2_qsys_0|F_pc_plus_one[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_valid\, inst|nios2_qsys_0|D_valid, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt\, inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_clr_valid_bits\, inst|nios2_qsys_0|ic_tag_clr_valid_bits, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wren\, inst|nios2_qsys_0|ic_tag_wren, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[11]~10\, inst|nios2_qsys_0|F_iw[11]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[11]\, inst|nios2_qsys_0|D_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[11]\, inst|nios2_qsys_0|E_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[4]~8\, inst|nios2_qsys_0|F_pc_plus_one[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[5]~10\, inst|nios2_qsys_0|F_pc_plus_one[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[6]~12\, inst|nios2_qsys_0|F_pc_plus_one[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1\, inst|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_a_not_src~0\, inst|nios2_qsys_0|D_ctrl_a_not_src~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_jmp_direct\, inst|nios2_qsys_0|E_ctrl_jmp_direct, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~2\, inst|nios2_qsys_0|Equal4~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_jmp_indirect~3\, inst|nios2_qsys_0|D_ctrl_jmp_indirect~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_jmp_indirect\, inst|nios2_qsys_0|E_ctrl_jmp_indirect, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[7]~0\, inst|nios2_qsys_0|M_pipe_flush_waddr[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[7]\, inst|nios2_qsys_0|E_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[13]\, inst|nios2_qsys_0|E_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_logic~9\, inst|nios2_qsys_0|D_ctrl_logic~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~7\, inst|nios2_qsys_0|Equal4~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_logic~8\, inst|nios2_qsys_0|D_ctrl_logic~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_logic\, inst|nios2_qsys_0|E_ctrl_logic, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_compare_op[1]~0\, inst|nios2_qsys_0|D_compare_op[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_compare_op[1]\, inst|nios2_qsys_0|E_compare_op[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[14]~8\, inst|nios2_qsys_0|F_iw[14]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[14]\, inst|nios2_qsys_0|D_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_compare_op[0]~1\, inst|nios2_qsys_0|D_compare_op[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_compare_op[0]\, inst|nios2_qsys_0|E_compare_op[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_hi_imm16~0\, inst|nios2_qsys_0|D_ctrl_hi_imm16~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[7]~14\, inst|nios2_qsys_0|F_pc_plus_one[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[8]~16\, inst|nios2_qsys_0|F_pc_plus_one[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~6\, inst|nios2_qsys_0|Equal107~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~6\, inst|nios2_qsys_0|Equal4~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_op_rsvx55\, inst|nios2_qsys_0|D_op_rsvx55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~5\, inst|nios2_qsys_0|Equal107~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_mul_lsw~0\, inst|nios2_qsys_0|D_ctrl_mul_lsw~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_mul_lsw\, inst|nios2_qsys_0|E_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_mul_lsw\, inst|nios2_qsys_0|M_ctrl_mul_lsw, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_shift_rot\, inst|nios2_qsys_0|M_ctrl_shift_rot, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~1\, inst|nios2_qsys_0|M_wr_data_unfiltered[31]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_b_is_dst~0\, inst|nios2_qsys_0|D_ctrl_b_is_dst~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_b_not_src~0\, inst|nios2_qsys_0|D_ctrl_b_not_src~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_b_not_src~1\, inst|nios2_qsys_0|D_ctrl_b_not_src~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_jmp_indirect~2\, inst|nios2_qsys_0|D_ctrl_jmp_indirect~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\, inst|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_crst~0\, inst|nios2_qsys_0|D_ctrl_crst~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[0]~2\, inst|nios2_qsys_0|D_dst_regnum[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[0]~3\, inst|nios2_qsys_0|D_dst_regnum[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload[0]\, inst|mm_interconnect_0|cmd_mux|src_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_burstcount[5]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_burstcount[5]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~1\, inst|mm_interconnect_0|cmd_mux|src_payload~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[9]~18\, inst|nios2_qsys_0|F_pc_plus_one[9]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[10]~20\, inst|nios2_qsys_0|F_pc_plus_one[10]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[11]~22\, inst|nios2_qsys_0|F_pc_plus_one[11]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[11]\, inst|nios2_qsys_0|D_pc_plus_one[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[10]\, inst|nios2_qsys_0|D_pc_plus_one[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[9]\, inst|nios2_qsys_0|D_pc_plus_one[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0\, inst|nios2_qsys_0|E_ctrl_br_cond_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1\, inst|nios2_qsys_0|E_ctrl_br_cond_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[9]~4\, inst|nios2_qsys_0|D_extra_pc[9]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[9]\, inst|nios2_qsys_0|E_extra_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~18\, inst|nios2_qsys_0|D_wr_dst_reg~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3\, inst|nios2_qsys_0|D_ctrl_src2_choose_imm~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\, inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\, inst|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[30]~16\, inst|nios2_qsys_0|D_src2_imm[30]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[31]\, inst|nios2_qsys_0|E_src2_imm[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_dst_reg\, inst|nios2_qsys_0|M_wr_dst_reg, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[17]~24\, inst|nios2_qsys_0|F_iw[17]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[17]\, inst|nios2_qsys_0|D_iw[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|WideOr1~0\, inst|mm_interconnect_0|cmd_mux_002|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|r_val\, inst|jtag_uart_0|r_val, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, LT24_Controller, 1
instance = comp, \~GND\, ~GND, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|state, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[2]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~9, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[3]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[4]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~7, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[5]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[6]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[7]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[8]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[8], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[9], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[0]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[1]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|count[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|r_ena~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[0]\, inst|nios2_qsys_0|W_wr_data[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, LT24_Controller, 1
instance = comp, \inst|rst_controller|always2~0\, inst|rst_controller|always2~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_early_rst\, inst|rst_controller|r_early_rst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2\, inst|nios2_qsys_0|M_mul_cnt_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt[0]\, inst|nios2_qsys_0|M_mul_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1\, inst|nios2_qsys_0|M_mul_cnt_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt[1]\, inst|nios2_qsys_0|M_mul_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0\, inst|nios2_qsys_0|M_mul_cnt_nxt[2]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_cnt[2]\, inst|nios2_qsys_0|M_mul_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_nxt~0\, inst|nios2_qsys_0|M_mul_stall_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_nxt~1\, inst|nios2_qsys_0|M_mul_stall_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall\, inst|nios2_qsys_0|M_mul_stall, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_dst_regnum[2]\, inst|nios2_qsys_0|E_dst_regnum[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_dst_regnum[2]\, inst|nios2_qsys_0|M_dst_regnum[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][95], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2\, inst|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset[1]~0\, inst|nios2_qsys_0|ic_fill_ap_offset[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset[0]\, inst|nios2_qsys_0|ic_fill_ap_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[1]\, inst|nios2_qsys_0|D_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_req_accepted~1\, inst|nios2_qsys_0|ic_fill_req_accepted~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0\, inst|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset[1]\, inst|nios2_qsys_0|ic_fill_ap_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add5~0\, inst|nios2_qsys_0|Add5~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1\, inst|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_offset[2]\, inst|nios2_qsys_0|ic_fill_ap_offset[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_data[40]\, inst|mm_interconnect_0|cmd_mux_003|src_data[40], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[8]~feeder\, inst|nios2_qsys_0|M_st_data[8]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0\, inst|mm_interconnect_0|rsp_demux_003|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][96]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][96]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][95]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][71]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][71]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src0_valid~0\, inst|mm_interconnect_0|rsp_demux|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src0_valid~1\, inst|mm_interconnect_0|rsp_demux|src0_valid~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[85]\, inst|mm_interconnect_0|cmd_mux|src_data[85], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~22\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~41\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~40\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~36\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[2]\, inst|nios2_qsys_0|W_wr_data[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[3]\, inst|nios2_qsys_0|W_wr_data[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|LT24_System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[9]~7\, inst|nios2_qsys_0|M_st_data[9]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[1]\, inst|nios2_qsys_0|M_st_data[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~7\, inst|mm_interconnect_0|cmd_mux|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~21\, inst|mm_interconnect_0|cmd_mux|src_payload~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetlatch, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_ld~8\, inst|nios2_qsys_0|D_ctrl_ld~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_ld\, inst|nios2_qsys_0|E_ctrl_ld, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_ld\, inst|nios2_qsys_0|M_ctrl_ld, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[9]\, inst|nios2_qsys_0|W_wr_data[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[71]~2\, inst|mm_interconnect_0|cmd_mux_002|src_data[71]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[71]\, inst|mm_interconnect_0|cmd_mux_002|src_data[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~1\, inst|mm_interconnect_0|cmd_mux_002|src_payload~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|always2~0\, inst|jtag_uart_0|always2~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_waitrequest~0\, inst|jtag_uart_0|av_waitrequest~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_waitrequest\, inst|jtag_uart_0|av_waitrequest, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload[0]\, inst|mm_interconnect_0|cmd_mux_002|src_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~11\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~7\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~13\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~14\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~9\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~10\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~11\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~14\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~17\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_data[85]\, inst|mm_interconnect_0|cmd_mux_002|src_data[85], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~9\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~7\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~0\, inst|jtag_uart_0|fifo_rd~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|read_0\, inst|jtag_uart_0|read_0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rst2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_rd~1\, inst|jtag_uart_0|fifo_rd~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|t_dav\, inst|jtag_uart_0|t_dav, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[10], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_stalled, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|write_valid, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|wr_rfifo\, inst|jtag_uart_0|wr_rfifo, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~2\, inst|mm_interconnect_0|cmd_mux_002|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~10\, inst|mm_interconnect_0|cmd_mux_002|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[4]\, inst|nios2_qsys_0|W_wr_data[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[4]\, inst|nios2_qsys_0|E_iw[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[13]\, inst|nios2_qsys_0|W_wr_data[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[9]~26\, inst|nios2_qsys_0|F_iw[9]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[9]\, inst|nios2_qsys_0|D_iw[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[3]~9\, inst|nios2_qsys_0|D_src2_imm[3]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[3]\, inst|nios2_qsys_0|E_src2_imm[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[3]~22\, inst|nios2_qsys_0|M_mul_src2[3]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[3]~3\, inst|nios2_qsys_0|M_mul_src2[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_rot_right~0\, inst|nios2_qsys_0|D_ctrl_shift_rot_right~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_shift_rot_right\, inst|nios2_qsys_0|E_ctrl_shift_rot_right, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_rot_left~0\, inst|nios2_qsys_0|D_ctrl_shift_rot_left~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_shift_rot_left\, inst|nios2_qsys_0|E_ctrl_shift_rot_left, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[10]~25\, inst|nios2_qsys_0|F_iw[10]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[10]\, inst|nios2_qsys_0|D_iw[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[4]~8\, inst|nios2_qsys_0|D_src2_imm[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[4]\, inst|nios2_qsys_0|E_src2_imm[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[4]~21\, inst|nios2_qsys_0|M_mul_src2[4]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[18]\, inst|nios2_qsys_0|W_wr_data[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~13\, inst|mm_interconnect_0|rsp_mux_001|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0\, inst|mm_interconnect_0|rsp_demux_003|src1_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[23]\, inst|nios2_qsys_0|W_wr_data[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[19]\, inst|nios2_qsys_0|W_wr_data[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_hi_imm16~1\, inst|nios2_qsys_0|D_ctrl_hi_imm16~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[15]~13\, inst|nios2_qsys_0|D_src2_imm[15]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[25]~22\, inst|nios2_qsys_0|D_src2_imm[25]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[25]\, inst|nios2_qsys_0|E_src2_imm[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[27]~20\, inst|nios2_qsys_0|D_src2_imm[27]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[27]\, inst|nios2_qsys_0|E_src2_imm[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[20]\, inst|nios2_qsys_0|W_wr_data[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~0\, inst|nios2_qsys_0|Add12~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~1\, inst|nios2_qsys_0|Add12~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[3]~24\, inst|nios2_qsys_0|E_rot_prestep1[3]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[4]~8\, inst|nios2_qsys_0|E_src1[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[5]~7\, inst|nios2_qsys_0|E_src1[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[5]~31\, inst|nios2_qsys_0|E_rot_prestep1[5]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~3\, inst|nios2_qsys_0|Add12~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[5]~24\, inst|nios2_qsys_0|M_rot_prestep2[5]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[30]\, inst|nios2_qsys_0|W_wr_data[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[30]~30\, inst|nios2_qsys_0|E_src1_prelim[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[29]~23\, inst|nios2_qsys_0|F_iw[29]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[29]\, inst|nios2_qsys_0|D_iw[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_M~2\, inst|nios2_qsys_0|D_src1_hazard_M~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[31]~19\, inst|nios2_qsys_0|F_iw[31]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[31]\, inst|nios2_qsys_0|D_iw[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_M~0\, inst|nios2_qsys_0|D_src1_hazard_M~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[27]~21\, inst|nios2_qsys_0|F_iw[27]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[27]\, inst|nios2_qsys_0|D_iw[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[28]~20\, inst|nios2_qsys_0|F_iw[28]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[28]\, inst|nios2_qsys_0|D_iw[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_M~1\, inst|nios2_qsys_0|D_src1_hazard_M~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_M\, inst|nios2_qsys_0|D_src1_hazard_M, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[30]\, inst|nios2_qsys_0|E_src1_prelim[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[30]~14\, inst|nios2_qsys_0|M_mul_src1[30]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[30]~17\, inst|nios2_qsys_0|D_src2_imm[30]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[30]\, inst|nios2_qsys_0|E_src2_imm[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[30]~30\, inst|nios2_qsys_0|E_src2_prelim[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_M~0\, inst|nios2_qsys_0|D_src2_hazard_M~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[24]~15\, inst|nios2_qsys_0|F_iw[24]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[24]\, inst|nios2_qsys_0|D_iw[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[25]~16\, inst|nios2_qsys_0|F_iw[25]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[25]\, inst|nios2_qsys_0|D_iw[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_M~2\, inst|nios2_qsys_0|D_src2_hazard_M~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_M~1\, inst|nios2_qsys_0|D_src2_hazard_M~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_M\, inst|nios2_qsys_0|D_src2_hazard_M, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[30]\, inst|nios2_qsys_0|E_src2_prelim[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[30]~0\, inst|nios2_qsys_0|E_arith_src2[30]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~17\, inst|nios2_qsys_0|Add8|auto_generated|_~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[29]\, inst|nios2_qsys_0|W_wr_data[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[29]~29\, inst|nios2_qsys_0|E_src1_prelim[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[29]\, inst|nios2_qsys_0|E_src1_prelim[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[29]~13\, inst|nios2_qsys_0|M_mul_src1[29]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[29]~18\, inst|nios2_qsys_0|D_src2_imm[29]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[29]\, inst|nios2_qsys_0|E_src2_imm[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[29]~29\, inst|nios2_qsys_0|E_src2_prelim[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[29]\, inst|nios2_qsys_0|E_src2_prelim[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[29]~2\, inst|nios2_qsys_0|E_arith_src2[29]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~18\, inst|nios2_qsys_0|Add8|auto_generated|_~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[28]\, inst|nios2_qsys_0|W_wr_data[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[28]~28\, inst|nios2_qsys_0|E_src2_prelim[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[28]\, inst|nios2_qsys_0|E_src2_prelim[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[28]~4\, inst|nios2_qsys_0|E_arith_src2[28]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[28]~19\, inst|nios2_qsys_0|D_src2_imm[28]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[28]\, inst|nios2_qsys_0|E_src2_imm[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~19\, inst|nios2_qsys_0|Add8|auto_generated|_~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[28]~28\, inst|nios2_qsys_0|E_src1_prelim[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[28]\, inst|nios2_qsys_0|E_src1_prelim[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[28]~12\, inst|nios2_qsys_0|M_mul_src1[28]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[27]\, inst|nios2_qsys_0|W_wr_data[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[27]~27\, inst|nios2_qsys_0|E_src1_prelim[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[27]\, inst|nios2_qsys_0|E_src1_prelim[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[27]~11\, inst|nios2_qsys_0|M_mul_src1[27]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[26]\, inst|nios2_qsys_0|W_wr_data[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[26]~26\, inst|nios2_qsys_0|E_src1_prelim[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[26]\, inst|nios2_qsys_0|E_src1_prelim[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[26]~10\, inst|nios2_qsys_0|M_mul_src1[26]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[26]~26\, inst|nios2_qsys_0|E_src2_prelim[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[26]\, inst|nios2_qsys_0|E_src2_prelim[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~21\, inst|nios2_qsys_0|Add8|auto_generated|_~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[26]~21\, inst|nios2_qsys_0|D_src2_imm[26]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[26]\, inst|nios2_qsys_0|E_src2_imm[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~22\, inst|nios2_qsys_0|Add8|auto_generated|_~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~23\, inst|nios2_qsys_0|Add8|auto_generated|_~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~24\, inst|nios2_qsys_0|Add8|auto_generated|_~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[25]\, inst|nios2_qsys_0|W_wr_data[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[25]~25\, inst|nios2_qsys_0|E_src1_prelim[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[25]\, inst|nios2_qsys_0|E_src1_prelim[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[25]~9\, inst|nios2_qsys_0|M_mul_src1[25]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[24]\, inst|nios2_qsys_0|W_wr_data[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[24]~24\, inst|nios2_qsys_0|E_src1_prelim[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[24]\, inst|nios2_qsys_0|E_src1_prelim[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[24]~8\, inst|nios2_qsys_0|M_mul_src1[24]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[24]~24\, inst|nios2_qsys_0|E_src2_prelim[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[24]\, inst|nios2_qsys_0|E_src2_prelim[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~25\, inst|nios2_qsys_0|Add8|auto_generated|_~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[24]~23\, inst|nios2_qsys_0|D_src2_imm[24]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[24]\, inst|nios2_qsys_0|E_src2_imm[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~26\, inst|nios2_qsys_0|Add8|auto_generated|_~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[23]~23\, inst|nios2_qsys_0|E_src2_prelim[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[23]\, inst|nios2_qsys_0|E_src2_prelim[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~27\, inst|nios2_qsys_0|Add8|auto_generated|_~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[23]~24\, inst|nios2_qsys_0|D_src2_imm[23]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[23]\, inst|nios2_qsys_0|E_src2_imm[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~28\, inst|nios2_qsys_0|Add8|auto_generated|_~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[22]\, inst|nios2_qsys_0|W_wr_data[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[22]~22\, inst|nios2_qsys_0|E_src1_prelim[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[22]\, inst|nios2_qsys_0|E_src1_prelim[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[22]~6\, inst|nios2_qsys_0|M_mul_src1[22]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[22]~25\, inst|nios2_qsys_0|D_src2_imm[22]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[22]\, inst|nios2_qsys_0|E_src2_imm[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[22]~22\, inst|nios2_qsys_0|E_src2_prelim[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[22]\, inst|nios2_qsys_0|E_src2_prelim[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~29\, inst|nios2_qsys_0|Add8|auto_generated|_~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~30\, inst|nios2_qsys_0|Add8|auto_generated|_~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[21]~26\, inst|nios2_qsys_0|D_src2_imm[21]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[21]\, inst|nios2_qsys_0|E_src2_imm[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[21]\, inst|nios2_qsys_0|W_wr_data[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[21]~21\, inst|nios2_qsys_0|E_src2_prelim[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[21]\, inst|nios2_qsys_0|E_src2_prelim[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~31\, inst|nios2_qsys_0|Add8|auto_generated|_~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~32\, inst|nios2_qsys_0|Add8|auto_generated|_~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[21]~21\, inst|nios2_qsys_0|E_src1_prelim[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[21]\, inst|nios2_qsys_0|E_src1_prelim[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[21]~5\, inst|nios2_qsys_0|M_mul_src1[21]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[20]~27\, inst|nios2_qsys_0|D_src2_imm[20]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[20]\, inst|nios2_qsys_0|E_src2_imm[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~33\, inst|nios2_qsys_0|Add8|auto_generated|_~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~34\, inst|nios2_qsys_0|Add8|auto_generated|_~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[19]~19\, inst|nios2_qsys_0|E_src2_prelim[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[19]\, inst|nios2_qsys_0|E_src2_prelim[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~35\, inst|nios2_qsys_0|Add8|auto_generated|_~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[19]~28\, inst|nios2_qsys_0|D_src2_imm[19]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[19]\, inst|nios2_qsys_0|E_src2_imm[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~36\, inst|nios2_qsys_0|Add8|auto_generated|_~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[18]~29\, inst|nios2_qsys_0|D_src2_imm[18]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[18]\, inst|nios2_qsys_0|E_src2_imm[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[18]~18\, inst|nios2_qsys_0|E_src2_prelim[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[18]\, inst|nios2_qsys_0|E_src2_prelim[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~37\, inst|nios2_qsys_0|Add8|auto_generated|_~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~38\, inst|nios2_qsys_0|Add8|auto_generated|_~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[17]\, inst|nios2_qsys_0|W_wr_data[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[17]~17\, inst|nios2_qsys_0|E_src2_prelim[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[17]\, inst|nios2_qsys_0|E_src2_prelim[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~39\, inst|nios2_qsys_0|Add8|auto_generated|_~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[17]~30\, inst|nios2_qsys_0|D_src2_imm[17]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[17]\, inst|nios2_qsys_0|E_src2_imm[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~40\, inst|nios2_qsys_0|Add8|auto_generated|_~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[16]~31\, inst|nios2_qsys_0|D_src2_imm[16]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[16]\, inst|nios2_qsys_0|E_src2_imm[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~41\, inst|nios2_qsys_0|Add8|auto_generated|_~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~42\, inst|nios2_qsys_0|Add8|auto_generated|_~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[15]\, inst|nios2_qsys_0|W_wr_data[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[15]~0\, inst|nios2_qsys_0|E_src1_prelim[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[15]\, inst|nios2_qsys_0|E_src1_prelim[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[15]~13\, inst|nios2_qsys_0|E_src1[15]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[15]~0\, inst|nios2_qsys_0|E_src2_prelim[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[15]\, inst|nios2_qsys_0|E_src2_prelim[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[15]\, inst|nios2_qsys_0|E_src2_imm[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[15]~26\, inst|nios2_qsys_0|M_mul_src2[15]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[15]~15\, inst|nios2_qsys_0|M_mul_src2[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~13\, inst|nios2_qsys_0|Add8|auto_generated|_~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[14]~14\, inst|nios2_qsys_0|D_src2_imm[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[14]\, inst|nios2_qsys_0|E_src2_imm[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[14]~27\, inst|nios2_qsys_0|M_mul_src2[14]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[14]\, inst|nios2_qsys_0|W_wr_data[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[14]~15\, inst|nios2_qsys_0|E_src2_prelim[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[14]\, inst|nios2_qsys_0|E_src2_prelim[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[14]~14\, inst|nios2_qsys_0|M_mul_src2[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~14\, inst|nios2_qsys_0|Add8|auto_generated|_~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[13]~14\, inst|nios2_qsys_0|E_src1_prelim[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[13]\, inst|nios2_qsys_0|E_src1_prelim[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[13]~15\, inst|nios2_qsys_0|E_src1[13]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[12]\, inst|nios2_qsys_0|W_wr_data[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[12]~13\, inst|nios2_qsys_0|E_src2_prelim[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[12]\, inst|nios2_qsys_0|E_src2_prelim[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[12]~0\, inst|nios2_qsys_0|D_src2_imm[12]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[12]\, inst|nios2_qsys_0|E_src2_imm[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[12]~16\, inst|nios2_qsys_0|M_mul_src2[12]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[12]~12\, inst|nios2_qsys_0|M_mul_src2[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~0\, inst|nios2_qsys_0|Add8|auto_generated|_~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[11]\, inst|nios2_qsys_0|W_wr_data[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[11]~12\, inst|nios2_qsys_0|E_src1_prelim[11]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[11]\, inst|nios2_qsys_0|E_src1_prelim[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[11]~1\, inst|nios2_qsys_0|E_src1[11]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~1\, inst|nios2_qsys_0|Add8|auto_generated|_~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[8]~4\, inst|nios2_qsys_0|D_src2_imm[8]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[8]\, inst|nios2_qsys_0|E_src2_imm[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[8]~20\, inst|nios2_qsys_0|M_mul_src2[8]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[8]~8\, inst|nios2_qsys_0|M_mul_src2[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~4\, inst|nios2_qsys_0|Add8|auto_generated|_~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[8]\, inst|nios2_qsys_0|W_wr_data[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[8]~9\, inst|nios2_qsys_0|E_src1_prelim[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[8]\, inst|nios2_qsys_0|E_src1_prelim[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[8]~4\, inst|nios2_qsys_0|E_src1[8]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[7]\, inst|nios2_qsys_0|W_wr_data[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[7]~8\, inst|nios2_qsys_0|E_src1_prelim[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[7]\, inst|nios2_qsys_0|E_src1_prelim[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[7]~5\, inst|nios2_qsys_0|E_src1[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[7]~5\, inst|nios2_qsys_0|D_src2_imm[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[7]\, inst|nios2_qsys_0|E_src2_imm[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[7]~8\, inst|nios2_qsys_0|E_src2_prelim[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[7]\, inst|nios2_qsys_0|E_src2_prelim[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[15]~0\, inst|nios2_qsys_0|M_st_data[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~5\, inst|nios2_qsys_0|Add8|auto_generated|_~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[6]~6\, inst|nios2_qsys_0|D_src2_imm[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[6]\, inst|nios2_qsys_0|E_src2_imm[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~6\, inst|nios2_qsys_0|Add8|auto_generated|_~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[6]~6\, inst|nios2_qsys_0|E_src1[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[5]~7\, inst|nios2_qsys_0|D_src2_imm[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[5]\, inst|nios2_qsys_0|E_src2_imm[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~7\, inst|nios2_qsys_0|Add8|auto_generated|_~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~8\, inst|nios2_qsys_0|Add8|auto_generated|_~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~9\, inst|nios2_qsys_0|Add8|auto_generated|_~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~10\, inst|nios2_qsys_0|Add8|auto_generated|_~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[1]\, inst|nios2_qsys_0|W_wr_data[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[1]~2\, inst|nios2_qsys_0|E_src1_prelim[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[1]\, inst|nios2_qsys_0|E_src1_prelim[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[1]~11\, inst|nios2_qsys_0|E_src1[1]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~11\, inst|nios2_qsys_0|Add8|auto_generated|_~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~12\, inst|nios2_qsys_0|Add8|auto_generated|_~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1\, inst|nios2_qsys_0|Add8|auto_generated|result_int[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2\, inst|nios2_qsys_0|Add8|auto_generated|result_int[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4\, inst|nios2_qsys_0|Add8|auto_generated|result_int[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6\, inst|nios2_qsys_0|Add8|auto_generated|result_int[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8\, inst|nios2_qsys_0|Add8|auto_generated|result_int[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10\, inst|nios2_qsys_0|Add8|auto_generated|result_int[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12\, inst|nios2_qsys_0|Add8|auto_generated|result_int[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14\, inst|nios2_qsys_0|Add8|auto_generated|result_int[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16\, inst|nios2_qsys_0|Add8|auto_generated|result_int[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18\, inst|nios2_qsys_0|Add8|auto_generated|result_int[9]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20\, inst|nios2_qsys_0|Add8|auto_generated|result_int[10]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22\, inst|nios2_qsys_0|Add8|auto_generated|result_int[11]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24\, inst|nios2_qsys_0|Add8|auto_generated|result_int[12]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26\, inst|nios2_qsys_0|Add8|auto_generated|result_int[13]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28\, inst|nios2_qsys_0|Add8|auto_generated|result_int[14]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30\, inst|nios2_qsys_0|Add8|auto_generated|result_int[15]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32\, inst|nios2_qsys_0|Add8|auto_generated|result_int[16]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34\, inst|nios2_qsys_0|Add8|auto_generated|result_int[17]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36\, inst|nios2_qsys_0|Add8|auto_generated|result_int[18]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38\, inst|nios2_qsys_0|Add8|auto_generated|result_int[19]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40\, inst|nios2_qsys_0|Add8|auto_generated|result_int[20]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42\, inst|nios2_qsys_0|Add8|auto_generated|result_int[21]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44\, inst|nios2_qsys_0|Add8|auto_generated|result_int[22]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46\, inst|nios2_qsys_0|Add8|auto_generated|result_int[23]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48\, inst|nios2_qsys_0|Add8|auto_generated|result_int[24]~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50\, inst|nios2_qsys_0|Add8|auto_generated|result_int[25]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52\, inst|nios2_qsys_0|Add8|auto_generated|result_int[26]~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54\, inst|nios2_qsys_0|Add8|auto_generated|result_int[27]~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56\, inst|nios2_qsys_0|Add8|auto_generated|result_int[28]~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58\, inst|nios2_qsys_0|Add8|auto_generated|result_int[29]~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60\, inst|nios2_qsys_0|Add8|auto_generated|result_int[30]~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62\, inst|nios2_qsys_0|Add8|auto_generated|result_int[31]~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[30]~1\, inst|nios2_qsys_0|E_arith_src2[30]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[30]~47\, inst|nios2_qsys_0|E_alu_result[30]~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[30]~48\, inst|nios2_qsys_0|E_alu_result[30]~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[30]\, inst|nios2_qsys_0|M_alu_result[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[4]\, inst|nios2_qsys_0|M_iw[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src1_valid\, inst|mm_interconnect_0|rsp_demux|src1_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[71]~2\, inst|mm_interconnect_0|cmd_mux_001|src_data[71]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~0\, inst|mm_interconnect_0|cmd_mux_001|src_payload~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~13\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~14\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~11\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~9\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~7\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]~21\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[9]~23\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[9]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][82]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[9]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7]~19\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|LessThan0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|LessThan0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|LessThan0~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src1_valid\, inst|mm_interconnect_0|rsp_demux_001|src1_valid, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[30]~46\, inst|nios2_qsys_0|E_st_data[30]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[6]\, inst|nios2_qsys_0|W_wr_data[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[6]~7\, inst|nios2_qsys_0|E_src2_prelim[6]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[6]\, inst|nios2_qsys_0|E_src2_prelim[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[30]~34\, inst|nios2_qsys_0|E_st_data[30]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[30]~35\, inst|nios2_qsys_0|E_st_data[30]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[30]~36\, inst|nios2_qsys_0|E_st_data[30]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[30]\, inst|nios2_qsys_0|M_st_data[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~33\, inst|mm_interconnect_0|cmd_mux_003|src_payload~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_begintransfer~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~1\, inst|mm_interconnect_0|router|Equal2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~2\, inst|mm_interconnect_0|router|Equal2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~3\, inst|mm_interconnect_0|router|Equal2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[3]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src3_valid~0\, inst|mm_interconnect_0|cmd_demux|src3_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|WideOr1\, inst|mm_interconnect_0|cmd_mux_003|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0\, inst|lt24_ctrl_0|LT24_Slave_inst|write_process~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1\, inst|lt24_ctrl_0|LT24_Slave_inst|write_process~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|write_process~2\, inst|lt24_ctrl_0|LT24_Slave_inst|write_process~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[3]~32\, inst|nios2_qsys_0|E_alu_result[3]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[1]~2\, inst|nios2_qsys_0|F_pc_plus_one[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11\, inst|nios2_qsys_0|D_br_taken_waddr_partial[0]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13\, inst|nios2_qsys_0|D_br_taken_waddr_partial[1]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[1]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[1]\, inst|nios2_qsys_0|D_pc_plus_one[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[1]~10\, inst|nios2_qsys_0|D_extra_pc[1]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[1]\, inst|nios2_qsys_0|E_extra_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[3]~31\, inst|nios2_qsys_0|E_alu_result[3]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[3]~33\, inst|nios2_qsys_0|E_alu_result[3]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[3]\, inst|nios2_qsys_0|M_alu_result[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_data[39]\, inst|mm_interconnect_0|cmd_mux_003|src_data[39], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~2\, inst|mm_interconnect_0|cmd_mux_003|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~1\, inst|mm_interconnect_0|cmd_mux_003|src_payload~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux1~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[30]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34\, inst|mm_interconnect_0|rsp_mux_001|src_data[30]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35\, inst|mm_interconnect_0|rsp_mux_001|src_data[30]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[30]\, inst|nios2_qsys_0|d_readdata_d1[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_ld_signed~0\, inst|nios2_qsys_0|D_ctrl_ld_signed~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_ld_signed\, inst|nios2_qsys_0|E_ctrl_ld_signed, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_ld_signed\, inst|nios2_qsys_0|M_ctrl_ld_signed, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[3]\, inst|nios2_qsys_0|M_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_sign_bit~0\, inst|nios2_qsys_0|av_sign_bit~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|rvalid~0\, inst|jtag_uart_0|rvalid~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|rvalid\, inst|jtag_uart_0|rvalid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~1\, inst|mm_interconnect_0|rsp_mux_001|src_payload~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[15]~feeder\, inst|nios2_qsys_0|M_st_data[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[15]~1\, inst|nios2_qsys_0|E_stw_data[15]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal183~0\, inst|nios2_qsys_0|Equal183~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[15]\, inst|nios2_qsys_0|M_st_data[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~7\, inst|mm_interconnect_0|cmd_mux_003|src_payload~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux16~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[1]~7\, inst|nios2_qsys_0|E_mem_byte_en[1]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mem_byte_en[1]\, inst|nios2_qsys_0|M_mem_byte_en[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[33]\, inst|mm_interconnect_0|cmd_mux|src_data[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[9]~feeder\, inst|nios2_qsys_0|M_st_data[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[9]~6\, inst|nios2_qsys_0|E_stw_data[9]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[9]\, inst|nios2_qsys_0|M_st_data[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~19\, inst|mm_interconnect_0|cmd_mux|src_payload~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[10]~feeder\, inst|nios2_qsys_0|M_st_data[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[10]~5\, inst|nios2_qsys_0|E_stw_data[10]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[10]\, inst|nios2_qsys_0|M_st_data[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~17\, inst|mm_interconnect_0|cmd_mux|src_payload~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[11]~feeder\, inst|nios2_qsys_0|M_st_data[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[11]~12\, inst|nios2_qsys_0|E_src2_prelim[11]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[11]\, inst|nios2_qsys_0|E_src2_prelim[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[11]~4\, inst|nios2_qsys_0|E_stw_data[11]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[11]\, inst|nios2_qsys_0|M_st_data[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~15\, inst|mm_interconnect_0|cmd_mux|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[12]~feeder\, inst|nios2_qsys_0|M_st_data[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[12]~0\, inst|nios2_qsys_0|E_stw_data[12]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[12]\, inst|nios2_qsys_0|M_st_data[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~9\, inst|mm_interconnect_0|cmd_mux|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~29\, inst|mm_interconnect_0|cmd_mux|src_payload~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]~85\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]~85, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_break_a~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always6~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|always5~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~81, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~82, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[2]~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[2]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[14]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~25\, inst|mm_interconnect_0|cmd_mux|src_payload~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~11\, inst|mm_interconnect_0|cmd_mux|src_payload~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[15]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[25]~19\, inst|nios2_qsys_0|E_st_data[25]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[25]~41\, inst|nios2_qsys_0|E_st_data[25]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[25]~20\, inst|nios2_qsys_0|E_st_data[25]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[25]~21\, inst|nios2_qsys_0|E_st_data[25]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[25]\, inst|nios2_qsys_0|M_st_data[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~20\, inst|mm_interconnect_0|cmd_mux|src_payload~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~18\, inst|mm_interconnect_0|cmd_mux|src_payload~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[27]~43\, inst|nios2_qsys_0|E_st_data[27]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[27]~25\, inst|nios2_qsys_0|E_st_data[27]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[27]~26\, inst|nios2_qsys_0|E_st_data[27]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[27]~27\, inst|nios2_qsys_0|E_st_data[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[27]\, inst|nios2_qsys_0|M_st_data[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~16\, inst|mm_interconnect_0|cmd_mux|src_payload~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[28]~44\, inst|nios2_qsys_0|E_st_data[28]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[28]~28\, inst|nios2_qsys_0|E_st_data[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[28]~29\, inst|nios2_qsys_0|E_st_data[28]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[28]~30\, inst|nios2_qsys_0|E_st_data[28]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[28]\, inst|nios2_qsys_0|M_st_data[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~10\, inst|mm_interconnect_0|cmd_mux|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~30\, inst|mm_interconnect_0|cmd_mux|src_payload~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~26\, inst|mm_interconnect_0|cmd_mux|src_payload~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[3]~4\, inst|nios2_qsys_0|E_mem_byte_en[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mem_byte_en[3]\, inst|nios2_qsys_0|M_mem_byte_en[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[35]\, inst|mm_interconnect_0|cmd_mux|src_data[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[31]~47\, inst|nios2_qsys_0|E_st_data[31]~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[31]~37\, inst|nios2_qsys_0|E_st_data[31]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[31]~38\, inst|nios2_qsys_0|E_st_data[31]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[31]~39\, inst|nios2_qsys_0|E_st_data[31]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[31]\, inst|nios2_qsys_0|M_st_data[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~14\, inst|mm_interconnect_0|cmd_mux|src_payload~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[31]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[24]~16\, inst|nios2_qsys_0|E_st_data[24]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[24]~40\, inst|nios2_qsys_0|E_st_data[24]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[24]~17\, inst|nios2_qsys_0|E_st_data[24]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[24]~18\, inst|nios2_qsys_0|E_st_data[24]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[24]\, inst|nios2_qsys_0|M_st_data[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~22\, inst|mm_interconnect_0|cmd_mux|src_payload~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~79, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~80, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~83, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~84, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~77, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~78, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~6\, inst|mm_interconnect_0|cmd_mux_001|src_payload~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[85]\, inst|mm_interconnect_0|cmd_mux_001|src_data[85], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~53\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[0]~53, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~52\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[1]~52, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~7\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~4\, inst|mm_interconnect_0|cmd_mux_003|src_payload~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0\, inst|lt24_ctrl_0|LT24_Slave_inst|start_dma~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_dma\, inst|lt24_ctrl_0|LT24_Slave_inst|start_dma, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~0\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~9\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[2]~14\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[2]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[3]~16\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[3]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[3]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[3]~5\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[3]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~9\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~11\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~8\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~14\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~13\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~15\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~16\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[5]\, inst|nios2_qsys_0|M_st_data[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~15\, inst|mm_interconnect_0|cmd_mux_003|src_payload~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~7\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[4]~18\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[4]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[5]~20\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[5]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[5]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[5]~6\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[5]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~17\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~18\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~19\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~22\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~21\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~20\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~23\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~14\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~26\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[7]\, inst|nios2_qsys_0|M_st_data[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~13\, inst|mm_interconnect_0|cmd_mux_003|src_payload~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~5\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[6]~22\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[6]~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[7]~24\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[7]~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[7]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[7]~4\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[7]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[5]\, inst|nios2_qsys_0|D_pc_plus_one[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21\, inst|nios2_qsys_0|D_br_taken_waddr_partial[5]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[5]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[5]~8\, inst|nios2_qsys_0|D_extra_pc[5]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[5]\, inst|nios2_qsys_0|E_extra_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[7]~29\, inst|nios2_qsys_0|M_mul_src2[7]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[7]~7\, inst|nios2_qsys_0|M_mul_src2[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[7]~25\, inst|nios2_qsys_0|E_alu_result[7]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[7]~26\, inst|nios2_qsys_0|E_alu_result[7]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[7]~27\, inst|nios2_qsys_0|E_alu_result[7]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[7]\, inst|nios2_qsys_0|M_alu_result[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~24\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~25\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~27\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[6]\, inst|nios2_qsys_0|D_pc_plus_one[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[6]~7\, inst|nios2_qsys_0|D_extra_pc[6]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[6]\, inst|nios2_qsys_0|E_extra_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[8]~22\, inst|nios2_qsys_0|E_alu_result[8]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[8]~23\, inst|nios2_qsys_0|E_alu_result[8]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[8]~24\, inst|nios2_qsys_0|E_alu_result[8]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[8]\, inst|nios2_qsys_0|M_alu_result[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~30\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~30, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~4\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[8]~26\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[8]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[8]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[8]~7\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[8]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~29\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~16\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~28\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~31\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~16\, inst|mm_interconnect_0|cmd_mux_003|src_payload~16, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[9]~28\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[9]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[9]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~33\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~18\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[9]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~32\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~34\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~35\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~38\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~12\, inst|mm_interconnect_0|cmd_mux_003|src_payload~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10]~30\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~37\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~20\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[10]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~36\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~39\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[11]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~22\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~42\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~11\, inst|mm_interconnect_0|cmd_mux_003|src_payload~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[11]~32\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[11]~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[11]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[11]~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[11]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~40\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~41\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~43\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[11]~43, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~24\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[12]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~46\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~46, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~44\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~44, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~6\, inst|mm_interconnect_0|cmd_mux_003|src_payload~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[12]~34\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[12]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[12]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[12]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[12]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~45\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~45, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~47\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[12]~47, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~9\, inst|mm_interconnect_0|cmd_mux_003|src_payload~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~13\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[13]~37\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[13]~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[13]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[13]~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[13]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[11]\, inst|nios2_qsys_0|D_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_tag[1]\, inst|nios2_qsys_0|ic_fill_tag[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~48\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~48, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~49\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~49, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[13]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~26\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~50\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~50, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~51\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[13]~51, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[33]\, inst|mm_interconnect_0|cmd_mux_001|src_data[33], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~8\, inst|mm_interconnect_0|cmd_mux_001|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[15]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[15], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4\, inst|mm_interconnect_0|rsp_mux_001|src_data[15]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5\, inst|mm_interconnect_0|rsp_mux_001|src_data[15]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[15]\, inst|nios2_qsys_0|d_readdata_d1[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~34\, inst|mm_interconnect_0|cmd_mux_003|src_payload~34, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[31]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~7\, inst|mm_interconnect_0|cmd_mux_001|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[35]\, inst|mm_interconnect_0|cmd_mux_001|src_data[35], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~11\, inst|mm_interconnect_0|cmd_mux_001|src_payload~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[31]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[31], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10\, inst|mm_interconnect_0|rsp_mux_001|src_data[31]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11\, inst|mm_interconnect_0|rsp_mux_001|src_data[31]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[31]\, inst|nios2_qsys_0|d_readdata_d1[31], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~21\, inst|mm_interconnect_0|cmd_mux_001|src_payload~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[2]~5\, inst|nios2_qsys_0|E_mem_byte_en[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mem_byte_en[2]\, inst|nios2_qsys_0|M_mem_byte_en[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[34]\, inst|mm_interconnect_0|cmd_mux_001|src_data[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[23]~15\, inst|nios2_qsys_0|M_st_data[23]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[23]\, inst|nios2_qsys_0|M_st_data[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~9\, inst|mm_interconnect_0|cmd_mux_001|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~26\, inst|mm_interconnect_0|cmd_mux_003|src_payload~26, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux8~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[23]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6\, inst|mm_interconnect_0|rsp_mux_001|src_data[23]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_mem_byte_en[0]~6\, inst|nios2_qsys_0|E_mem_byte_en[0]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mem_byte_en[0]\, inst|nios2_qsys_0|M_mem_byte_en[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[32]\, inst|mm_interconnect_0|cmd_mux|src_data[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~5\, inst|mm_interconnect_0|cmd_mux|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~31\, inst|mm_interconnect_0|cmd_mux|src_payload~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~27\, inst|mm_interconnect_0|cmd_mux|src_payload~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~23\, inst|mm_interconnect_0|cmd_mux|src_payload~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~13\, inst|mm_interconnect_0|cmd_mux|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~8\, inst|mm_interconnect_0|cmd_mux|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[17]~9\, inst|nios2_qsys_0|M_st_data[17]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[17]\, inst|nios2_qsys_0|M_st_data[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~35\, inst|mm_interconnect_0|cmd_mux|src_payload~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~34\, inst|mm_interconnect_0|cmd_mux|src_payload~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~33\, inst|mm_interconnect_0|cmd_mux|src_payload~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~32\, inst|mm_interconnect_0|cmd_mux|src_payload~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[21]~13\, inst|nios2_qsys_0|M_st_data[21]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[21]\, inst|nios2_qsys_0|M_st_data[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~28\, inst|mm_interconnect_0|cmd_mux|src_payload~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~24\, inst|mm_interconnect_0|cmd_mux|src_payload~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~12\, inst|mm_interconnect_0|cmd_mux|src_payload~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[34]\, inst|mm_interconnect_0|cmd_mux|src_data[34], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|byteenable[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|LT24_System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~65, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~66, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~69, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~70, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~67, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~68, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7\, inst|mm_interconnect_0|rsp_mux_001|src_data[23]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[23]\, inst|nios2_qsys_0|d_readdata_d1[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_sign_bit~1\, inst|nios2_qsys_0|av_sign_bit~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_sign_bit~2\, inst|nios2_qsys_0|av_sign_bit~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[6]~1\, inst|nios2_qsys_0|av_ld_byte3_data[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[30]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37\, inst|nios2_qsys_0|M_wr_data_unfiltered[30]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[7]~7\, inst|nios2_qsys_0|M_mul_src1_nxt[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[8]~8\, inst|nios2_qsys_0|M_mul_src1_nxt[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[9]~10\, inst|nios2_qsys_0|E_src1_prelim[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[9]\, inst|nios2_qsys_0|E_src1_prelim[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[9]~9\, inst|nios2_qsys_0|M_mul_src1_nxt[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[10]\, inst|nios2_qsys_0|W_wr_data[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[10]~11\, inst|nios2_qsys_0|E_src1_prelim[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[10]\, inst|nios2_qsys_0|E_src1_prelim[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[10]~10\, inst|nios2_qsys_0|M_mul_src1_nxt[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[11]~11\, inst|nios2_qsys_0|M_mul_src1_nxt[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[12]~12\, inst|nios2_qsys_0|M_mul_src1_nxt[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[13]~13\, inst|nios2_qsys_0|M_mul_src1_nxt[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[14]~15\, inst|nios2_qsys_0|E_src1_prelim[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[14]\, inst|nios2_qsys_0|E_src1_prelim[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[14]~14\, inst|nios2_qsys_0|M_mul_src1_nxt[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[15]~15\, inst|nios2_qsys_0|M_mul_src1_nxt[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[0]~feeder\, inst|nios2_qsys_0|M_mul_src2[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[16]~0\, inst|nios2_qsys_0|M_mul_src2_nxt[16]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[16]\, inst|nios2_qsys_0|M_mul_src2[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[0]\, inst|nios2_qsys_0|M_mul_src2[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[1]~feeder\, inst|nios2_qsys_0|M_mul_src2[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[17]~1\, inst|nios2_qsys_0|M_mul_src2_nxt[17]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[17]\, inst|nios2_qsys_0|M_mul_src2[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[1]\, inst|nios2_qsys_0|M_mul_src2[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[2]~feeder\, inst|nios2_qsys_0|M_mul_src2[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[18]~2\, inst|nios2_qsys_0|M_mul_src2_nxt[18]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[18]\, inst|nios2_qsys_0|M_mul_src2[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[2]\, inst|nios2_qsys_0|M_mul_src2[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[3]~feeder\, inst|nios2_qsys_0|M_mul_src2[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[19]~3\, inst|nios2_qsys_0|M_mul_src2_nxt[19]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[19]\, inst|nios2_qsys_0|M_mul_src2[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[3]\, inst|nios2_qsys_0|M_mul_src2[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[4]~feeder\, inst|nios2_qsys_0|M_mul_src2[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[20]~4\, inst|nios2_qsys_0|M_mul_src2_nxt[20]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[20]\, inst|nios2_qsys_0|M_mul_src2[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[4]\, inst|nios2_qsys_0|M_mul_src2[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[5]\, inst|nios2_qsys_0|W_wr_data[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[5]~6\, inst|nios2_qsys_0|E_src2_prelim[5]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[5]\, inst|nios2_qsys_0|E_src2_prelim[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[5]~31\, inst|nios2_qsys_0|M_mul_src2[5]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[5]~5\, inst|nios2_qsys_0|M_mul_src2[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[5]~feeder\, inst|nios2_qsys_0|M_mul_src2[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[21]~5\, inst|nios2_qsys_0|M_mul_src2_nxt[21]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[21]\, inst|nios2_qsys_0|M_mul_src2[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[5]\, inst|nios2_qsys_0|M_mul_src2[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[6]~feeder\, inst|nios2_qsys_0|M_mul_src2[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[22]~6\, inst|nios2_qsys_0|M_mul_src2_nxt[22]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[22]\, inst|nios2_qsys_0|M_mul_src2[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[6]\, inst|nios2_qsys_0|M_mul_src2[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[7]~feeder\, inst|nios2_qsys_0|M_mul_src2[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[23]~7\, inst|nios2_qsys_0|M_mul_src2_nxt[23]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[23]\, inst|nios2_qsys_0|M_mul_src2[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[7]\, inst|nios2_qsys_0|M_mul_src2[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[8]~feeder\, inst|nios2_qsys_0|M_mul_src2[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[24]~30\, inst|nios2_qsys_0|E_arith_src2[24]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[24]~8\, inst|nios2_qsys_0|M_mul_src2_nxt[24]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[24]\, inst|nios2_qsys_0|M_mul_src2[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[8]\, inst|nios2_qsys_0|M_mul_src2[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[9]~feeder\, inst|nios2_qsys_0|M_mul_src2[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[25]~31\, inst|nios2_qsys_0|E_arith_src2[25]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[25]~9\, inst|nios2_qsys_0|M_mul_src2_nxt[25]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[25]\, inst|nios2_qsys_0|M_mul_src2[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[9]\, inst|nios2_qsys_0|M_mul_src2[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[10]~feeder\, inst|nios2_qsys_0|M_mul_src2[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[26]~32\, inst|nios2_qsys_0|E_arith_src2[26]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[26]~10\, inst|nios2_qsys_0|M_mul_src2_nxt[26]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[26]\, inst|nios2_qsys_0|M_mul_src2[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[10]\, inst|nios2_qsys_0|M_mul_src2[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[11]~feeder\, inst|nios2_qsys_0|M_mul_src2[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[27]~11\, inst|nios2_qsys_0|M_mul_src2_nxt[27]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[27]\, inst|nios2_qsys_0|M_mul_src2[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[11]\, inst|nios2_qsys_0|M_mul_src2[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[12]~feeder\, inst|nios2_qsys_0|M_mul_src2[12]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[28]~12\, inst|nios2_qsys_0|M_mul_src2_nxt[28]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[28]\, inst|nios2_qsys_0|M_mul_src2[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[12]\, inst|nios2_qsys_0|M_mul_src2[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[13]~feeder\, inst|nios2_qsys_0|M_mul_src2[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[29]~13\, inst|nios2_qsys_0|M_mul_src2_nxt[29]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[29]\, inst|nios2_qsys_0|M_mul_src2[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[13]\, inst|nios2_qsys_0|M_mul_src2[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[14]~feeder\, inst|nios2_qsys_0|M_mul_src2[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[30]~14\, inst|nios2_qsys_0|M_mul_src2_nxt[30]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[30]\, inst|nios2_qsys_0|M_mul_src2[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[14]\, inst|nios2_qsys_0|M_mul_src2[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[15]~feeder\, inst|nios2_qsys_0|M_mul_src2[15]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2_nxt[31]~15\, inst|nios2_qsys_0|M_mul_src2_nxt[31]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[31]\, inst|nios2_qsys_0|M_mul_src2[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[15]\, inst|nios2_qsys_0|M_mul_src2[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[21]\, inst|nios2_qsys_0|M_mul_src1[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[22]\, inst|nios2_qsys_0|M_mul_src1[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[23]\, inst|nios2_qsys_0|M_mul_src1[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[24]\, inst|nios2_qsys_0|M_mul_src1[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[25]\, inst|nios2_qsys_0|M_mul_src1[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[26]\, inst|nios2_qsys_0|M_mul_src1[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[27]\, inst|nios2_qsys_0|M_mul_src1[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[28]\, inst|nios2_qsys_0|M_mul_src1[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[29]\, inst|nios2_qsys_0|M_mul_src1[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[30]\, inst|nios2_qsys_0|M_mul_src1[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[31]\, inst|nios2_qsys_0|M_mul_src1[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[16]~16\, inst|nios2_qsys_0|M_mul_partial_prod[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[17]~18\, inst|nios2_qsys_0|M_mul_partial_prod[17]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[18]~20\, inst|nios2_qsys_0|M_mul_partial_prod[18]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[19]~22\, inst|nios2_qsys_0|M_mul_partial_prod[19]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[20]~24\, inst|nios2_qsys_0|M_mul_partial_prod[20]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[21]~26\, inst|nios2_qsys_0|M_mul_partial_prod[21]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[22]~28\, inst|nios2_qsys_0|M_mul_partial_prod[22]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[23]~30\, inst|nios2_qsys_0|M_mul_partial_prod[23]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[24]~32\, inst|nios2_qsys_0|M_mul_partial_prod[24]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[25]~34\, inst|nios2_qsys_0|M_mul_partial_prod[25]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[26]~36\, inst|nios2_qsys_0|M_mul_partial_prod[26]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[27]~38\, inst|nios2_qsys_0|M_mul_partial_prod[27]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[28]~40\, inst|nios2_qsys_0|M_mul_partial_prod[28]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[29]~42\, inst|nios2_qsys_0|M_mul_partial_prod[29]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[30]~44\, inst|nios2_qsys_0|M_mul_partial_prod[30]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[30]\, inst|nios2_qsys_0|M_mul_partial_prod[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[29]\, inst|nios2_qsys_0|M_mul_partial_prod[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[27]\, inst|nios2_qsys_0|M_mul_partial_prod[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[25]\, inst|nios2_qsys_0|M_mul_partial_prod[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[23]\, inst|nios2_qsys_0|M_mul_partial_prod[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[22]\, inst|nios2_qsys_0|M_mul_partial_prod[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[20]\, inst|nios2_qsys_0|M_mul_partial_prod[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[16]\, inst|nios2_qsys_0|M_mul_partial_prod[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[15]\, inst|nios2_qsys_0|M_mul_partial_prod[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[14]\, inst|nios2_qsys_0|M_mul_partial_prod[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[13]\, inst|nios2_qsys_0|M_mul_partial_prod[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[12]\, inst|nios2_qsys_0|M_mul_partial_prod[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[11]\, inst|nios2_qsys_0|M_mul_partial_prod[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[10]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[10]\, inst|nios2_qsys_0|M_mul_partial_prod[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[7]\, inst|nios2_qsys_0|M_mul_partial_prod[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[4]\, inst|nios2_qsys_0|M_mul_partial_prod[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[2]\, inst|nios2_qsys_0|M_mul_partial_prod[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[1]\, inst|nios2_qsys_0|M_mul_partial_prod[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[0]\, inst|nios2_qsys_0|M_mul_partial_prod[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[0]~32\, inst|nios2_qsys_0|M_mul_result[0]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d1~feeder\, inst|nios2_qsys_0|M_mul_stall_d1~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d1\, inst|nios2_qsys_0|M_mul_stall_d1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d2~feeder\, inst|nios2_qsys_0|M_mul_stall_d2~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d2\, inst|nios2_qsys_0|M_mul_stall_d2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d3~feeder\, inst|nios2_qsys_0|M_mul_stall_d3~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_stall_d3\, inst|nios2_qsys_0|M_mul_stall_d3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[0]\, inst|nios2_qsys_0|M_mul_result[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[1]~34\, inst|nios2_qsys_0|M_mul_result[1]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[1]\, inst|nios2_qsys_0|M_mul_result[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[2]~36\, inst|nios2_qsys_0|M_mul_result[2]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[2]\, inst|nios2_qsys_0|M_mul_result[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[3]~38\, inst|nios2_qsys_0|M_mul_result[3]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[4]~40\, inst|nios2_qsys_0|M_mul_result[4]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[4]\, inst|nios2_qsys_0|M_mul_result[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[5]~42\, inst|nios2_qsys_0|M_mul_result[5]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[6]~44\, inst|nios2_qsys_0|M_mul_result[6]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[7]~46\, inst|nios2_qsys_0|M_mul_result[7]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[7]\, inst|nios2_qsys_0|M_mul_result[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[8]~48\, inst|nios2_qsys_0|M_mul_result[8]~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[9]~50\, inst|nios2_qsys_0|M_mul_result[9]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[10]~52\, inst|nios2_qsys_0|M_mul_result[10]~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[10]\, inst|nios2_qsys_0|M_mul_result[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[11]~54\, inst|nios2_qsys_0|M_mul_result[11]~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[11]\, inst|nios2_qsys_0|M_mul_result[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[12]~56\, inst|nios2_qsys_0|M_mul_result[12]~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[12]\, inst|nios2_qsys_0|M_mul_result[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[13]~58\, inst|nios2_qsys_0|M_mul_result[13]~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[13]\, inst|nios2_qsys_0|M_mul_result[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[14]~60\, inst|nios2_qsys_0|M_mul_result[14]~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[14]\, inst|nios2_qsys_0|M_mul_result[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[15]~62\, inst|nios2_qsys_0|M_mul_result[15]~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[15]\, inst|nios2_qsys_0|M_mul_result[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[16]~64\, inst|nios2_qsys_0|M_mul_result[16]~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[16]\, inst|nios2_qsys_0|M_mul_result[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[17]~66\, inst|nios2_qsys_0|M_mul_result[17]~66, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[18]~68\, inst|nios2_qsys_0|M_mul_result[18]~68, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[19]~70\, inst|nios2_qsys_0|M_mul_result[19]~70, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[20]~72\, inst|nios2_qsys_0|M_mul_result[20]~72, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[20]\, inst|nios2_qsys_0|M_mul_result[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[21]~74\, inst|nios2_qsys_0|M_mul_result[21]~74, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[22]~76\, inst|nios2_qsys_0|M_mul_result[22]~76, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[22]\, inst|nios2_qsys_0|M_mul_result[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[23]~78\, inst|nios2_qsys_0|M_mul_result[23]~78, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[23]\, inst|nios2_qsys_0|M_mul_result[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[24]~80\, inst|nios2_qsys_0|M_mul_result[24]~80, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[25]~82\, inst|nios2_qsys_0|M_mul_result[25]~82, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[25]\, inst|nios2_qsys_0|M_mul_result[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[26]~84\, inst|nios2_qsys_0|M_mul_result[26]~84, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[27]~86\, inst|nios2_qsys_0|M_mul_result[27]~86, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[27]\, inst|nios2_qsys_0|M_mul_result[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[28]~88\, inst|nios2_qsys_0|M_mul_result[28]~88, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[29]~90\, inst|nios2_qsys_0|M_mul_result[29]~90, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[29]\, inst|nios2_qsys_0|M_mul_result[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[30]~92\, inst|nios2_qsys_0|M_mul_result[30]~92, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[30]\, inst|nios2_qsys_0|M_mul_result[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[14]~3\, inst|nios2_qsys_0|E_rot_prestep1[14]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[12]~12\, inst|nios2_qsys_0|E_rot_prestep1[12]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[14]~31\, inst|nios2_qsys_0|M_rot_prestep2[14]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[8]~14\, inst|nios2_qsys_0|E_rot_prestep1[8]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[10]~13\, inst|nios2_qsys_0|E_rot_prestep1[10]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[10]~15\, inst|nios2_qsys_0|M_rot_prestep2[10]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~5\, inst|nios2_qsys_0|Add12~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[14]\, inst|nios2_qsys_0|M_rot_prestep2[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[30]~43\, inst|nios2_qsys_0|M_rot[30]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~7\, inst|nios2_qsys_0|Add12~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add12~9\, inst|nios2_qsys_0|Add12~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_rn[4]\, inst|nios2_qsys_0|M_rot_rn[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[22]~7\, inst|nios2_qsys_0|E_rot_prestep1[22]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[20]~0\, inst|nios2_qsys_0|E_rot_prestep1[20]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[22]~30\, inst|nios2_qsys_0|M_rot_prestep2[22]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[18]~1\, inst|nios2_qsys_0|E_rot_prestep1[18]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[16]~2\, inst|nios2_qsys_0|E_rot_prestep1[16]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[18]~14\, inst|nios2_qsys_0|M_rot_prestep2[18]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[22]\, inst|nios2_qsys_0|M_rot_prestep2[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[28]~4\, inst|nios2_qsys_0|E_rot_prestep1[28]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[30]~11\, inst|nios2_qsys_0|E_rot_prestep1[30]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[30]~29\, inst|nios2_qsys_0|M_rot_prestep2[30]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[24]~6\, inst|nios2_qsys_0|E_rot_prestep1[24]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[26]~5\, inst|nios2_qsys_0|E_rot_prestep1[26]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[26]~13\, inst|nios2_qsys_0|M_rot_prestep2[26]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[30]\, inst|nios2_qsys_0|M_rot_prestep2[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[30]~42\, inst|nios2_qsys_0|M_rot[30]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[30]~49\, inst|nios2_qsys_0|M_rot[30]~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_sel_fill3~0\, inst|nios2_qsys_0|E_rot_sel_fill3~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_sel_fill3\, inst|nios2_qsys_0|M_rot_sel_fill3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[6]~6\, inst|nios2_qsys_0|E_rot_mask[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[6]\, inst|nios2_qsys_0|M_rot_mask[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[6]~1\, inst|nios2_qsys_0|M_rot_lut3[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[30]~30\, inst|nios2_qsys_0|M_shift_rot_result[30]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_rot~0\, inst|nios2_qsys_0|D_ctrl_rot~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_rot\, inst|nios2_qsys_0|E_ctrl_rot, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass3~0\, inst|nios2_qsys_0|E_rot_pass3~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_pass3\, inst|nios2_qsys_0|M_rot_pass3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[30]\, inst|nios2_qsys_0|M_shift_rot_result[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[30]~38\, inst|nios2_qsys_0|M_wr_data_unfiltered[30]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[0]~1\, inst|nios2_qsys_0|E_src1_prelim[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[0]\, inst|nios2_qsys_0|E_src1_prelim[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[0]~12\, inst|nios2_qsys_0|E_src1[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[1]~25\, inst|nios2_qsys_0|E_rot_prestep1[1]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[31]~26\, inst|nios2_qsys_0|E_rot_prestep1[31]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[1]~8\, inst|nios2_qsys_0|M_rot_prestep2[1]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[5]\, inst|nios2_qsys_0|M_rot_prestep2[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[13]~19\, inst|nios2_qsys_0|E_rot_prestep1[13]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[11]~28\, inst|nios2_qsys_0|E_rot_prestep1[11]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[13]~27\, inst|nios2_qsys_0|M_rot_prestep2[13]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[9]~29\, inst|nios2_qsys_0|E_rot_prestep1[9]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[7]~30\, inst|nios2_qsys_0|E_rot_prestep1[7]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[9]~11\, inst|nios2_qsys_0|M_rot_prestep2[9]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[13]\, inst|nios2_qsys_0|M_rot_prestep2[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[29]~46\, inst|nios2_qsys_0|M_rot[29]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[29]~27\, inst|nios2_qsys_0|E_rot_prestep1[29]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[27]~20\, inst|nios2_qsys_0|E_rot_prestep1[27]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[29]~25\, inst|nios2_qsys_0|M_rot_prestep2[29]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[23]~22\, inst|nios2_qsys_0|E_rot_prestep1[23]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[25]~21\, inst|nios2_qsys_0|E_rot_prestep1[25]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[25]~9\, inst|nios2_qsys_0|M_rot_prestep2[25]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[29]\, inst|nios2_qsys_0|M_rot_prestep2[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[21]~23\, inst|nios2_qsys_0|E_rot_prestep1[21]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[19]~16\, inst|nios2_qsys_0|E_rot_prestep1[19]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[21]~26\, inst|nios2_qsys_0|M_rot_prestep2[21]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[17]~17\, inst|nios2_qsys_0|E_rot_prestep1[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[15]~18\, inst|nios2_qsys_0|E_rot_prestep1[15]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[17]~10\, inst|nios2_qsys_0|M_rot_prestep2[17]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[21]\, inst|nios2_qsys_0|M_rot_prestep2[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[29]~45\, inst|nios2_qsys_0|M_rot[29]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[29]~50\, inst|nios2_qsys_0|M_rot[29]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[5]~7\, inst|nios2_qsys_0|E_rot_mask[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[5]\, inst|nios2_qsys_0|M_rot_mask[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[5]~2\, inst|nios2_qsys_0|M_rot_lut3[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[29]~29\, inst|nios2_qsys_0|M_shift_rot_result[29]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[29]\, inst|nios2_qsys_0|M_shift_rot_result[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[29]~3\, inst|nios2_qsys_0|E_arith_src2[29]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[29]~49\, inst|nios2_qsys_0|E_alu_result[29]~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[29]~50\, inst|nios2_qsys_0|E_alu_result[29]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[29]\, inst|nios2_qsys_0|M_alu_result[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39\, inst|nios2_qsys_0|M_wr_data_unfiltered[29]~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~23\, inst|mm_interconnect_0|cmd_mux_001|src_payload~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~32\, inst|mm_interconnect_0|cmd_mux_003|src_payload~32, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[29]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42\, inst|mm_interconnect_0|rsp_mux_001|src_data[29]~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43\, inst|mm_interconnect_0|rsp_mux_001|src_data[29]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[29]\, inst|nios2_qsys_0|d_readdata_d1[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[5]~2\, inst|nios2_qsys_0|av_ld_byte3_data[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[29]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[29]~40\, inst|nios2_qsys_0|M_wr_data_unfiltered[29]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[20]~20\, inst|nios2_qsys_0|E_src1_prelim[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[20]\, inst|nios2_qsys_0|E_src1_prelim[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[20]~4\, inst|nios2_qsys_0|M_mul_src1[20]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[20]\, inst|nios2_qsys_0|M_mul_src1[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[28]\, inst|nios2_qsys_0|M_mul_partial_prod[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[28]\, inst|nios2_qsys_0|M_mul_result[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~31\, inst|mm_interconnect_0|cmd_mux_003|src_payload~31, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[28]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2\, inst|mm_interconnect_0|rsp_mux_001|src_data[28]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3\, inst|mm_interconnect_0|rsp_mux_001|src_data[28]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[28]\, inst|nios2_qsys_0|d_readdata_d1[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[4]~3\, inst|nios2_qsys_0|av_ld_byte3_data[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[28]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[28]~5\, inst|nios2_qsys_0|E_arith_src2[28]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[28]~51\, inst|nios2_qsys_0|E_alu_result[28]~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[28]~52\, inst|nios2_qsys_0|E_alu_result[28]~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[28]\, inst|nios2_qsys_0|M_alu_result[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41\, inst|nios2_qsys_0|M_wr_data_unfiltered[28]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[4]~0\, inst|nios2_qsys_0|E_rot_mask[4]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[4]\, inst|nios2_qsys_0|M_rot_mask[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[4]~3\, inst|nios2_qsys_0|M_rot_lut3[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[28]~21\, inst|nios2_qsys_0|M_rot_prestep2[28]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[24]~5\, inst|nios2_qsys_0|M_rot_prestep2[24]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[28]\, inst|nios2_qsys_0|M_rot_prestep2[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[20]~22\, inst|nios2_qsys_0|M_rot_prestep2[20]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[16]~6\, inst|nios2_qsys_0|M_rot_prestep2[16]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[20]\, inst|nios2_qsys_0|M_rot_prestep2[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[28]~0\, inst|nios2_qsys_0|M_rot[28]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[2]~9\, inst|nios2_qsys_0|E_rot_prestep1[2]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[4]~20\, inst|nios2_qsys_0|M_rot_prestep2[4]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[0]~10\, inst|nios2_qsys_0|E_rot_prestep1[0]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[0]~4\, inst|nios2_qsys_0|M_rot_prestep2[0]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[4]\, inst|nios2_qsys_0|M_rot_prestep2[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[12]~23\, inst|nios2_qsys_0|M_rot_prestep2[12]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[6]~15\, inst|nios2_qsys_0|E_rot_prestep1[6]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[8]~7\, inst|nios2_qsys_0|M_rot_prestep2[8]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[12]\, inst|nios2_qsys_0|M_rot_prestep2[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[28]~1\, inst|nios2_qsys_0|M_rot[28]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[28]~51\, inst|nios2_qsys_0|M_rot[28]~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[28]~28\, inst|nios2_qsys_0|M_shift_rot_result[28]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[28]\, inst|nios2_qsys_0|M_shift_rot_result[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[28]~42\, inst|nios2_qsys_0|M_wr_data_unfiltered[28]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[27]~27\, inst|nios2_qsys_0|E_src2_prelim[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[27]\, inst|nios2_qsys_0|E_src2_prelim[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[27]~6\, inst|nios2_qsys_0|E_arith_src2[27]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~20\, inst|nios2_qsys_0|Add8|auto_generated|_~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[27]~7\, inst|nios2_qsys_0|E_arith_src2[27]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[27]~53\, inst|nios2_qsys_0|E_alu_result[27]~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[27]~54\, inst|nios2_qsys_0|E_alu_result[27]~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[27]\, inst|nios2_qsys_0|M_alu_result[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~30\, inst|mm_interconnect_0|cmd_mux_003|src_payload~30, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[27]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14\, inst|mm_interconnect_0|rsp_mux_001|src_data[27]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15\, inst|mm_interconnect_0|rsp_mux_001|src_data[27]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[27]\, inst|nios2_qsys_0|d_readdata_d1[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[3]~4\, inst|nios2_qsys_0|av_ld_byte3_data[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[27]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43\, inst|nios2_qsys_0|M_wr_data_unfiltered[27]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[11]~19\, inst|nios2_qsys_0|M_rot_prestep2[11]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[7]~1\, inst|nios2_qsys_0|M_rot_prestep2[7]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[11]\, inst|nios2_qsys_0|M_rot_prestep2[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[3]~16\, inst|nios2_qsys_0|M_rot_prestep2[3]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[31]~2\, inst|nios2_qsys_0|M_rot_prestep2[31]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[3]\, inst|nios2_qsys_0|M_rot_prestep2[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[27]~4\, inst|nios2_qsys_0|M_rot[27]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[27]~17\, inst|nios2_qsys_0|M_rot_prestep2[27]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[23]~3\, inst|nios2_qsys_0|M_rot_prestep2[23]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[27]\, inst|nios2_qsys_0|M_rot_prestep2[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[19]~18\, inst|nios2_qsys_0|M_rot_prestep2[19]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[15]~0\, inst|nios2_qsys_0|M_rot_prestep2[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[19]\, inst|nios2_qsys_0|M_rot_prestep2[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[27]~3\, inst|nios2_qsys_0|M_rot[27]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[27]~52\, inst|nios2_qsys_0|M_rot[27]~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[3]~1\, inst|nios2_qsys_0|E_rot_mask[3]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[3]\, inst|nios2_qsys_0|M_rot_mask[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[3]~4\, inst|nios2_qsys_0|M_rot_lut3[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[27]~27\, inst|nios2_qsys_0|M_shift_rot_result[27]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[27]\, inst|nios2_qsys_0|M_shift_rot_result[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[27]~44\, inst|nios2_qsys_0|M_wr_data_unfiltered[27]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[25]~25\, inst|nios2_qsys_0|E_src2_prelim[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[25]\, inst|nios2_qsys_0|E_src2_prelim[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[25]~10\, inst|nios2_qsys_0|E_arith_src2[25]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[25]~11\, inst|nios2_qsys_0|E_arith_src2[25]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[25]~57\, inst|nios2_qsys_0|E_alu_result[25]~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[25]~58\, inst|nios2_qsys_0|E_alu_result[25]~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[25]\, inst|nios2_qsys_0|M_alu_result[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[17]\, inst|nios2_qsys_0|M_rot_prestep2[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[25]\, inst|nios2_qsys_0|M_rot_prestep2[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[25]~9\, inst|nios2_qsys_0|M_rot[25]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[9]\, inst|nios2_qsys_0|M_rot_prestep2[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[1]\, inst|nios2_qsys_0|M_rot_prestep2[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[25]~10\, inst|nios2_qsys_0|M_rot[25]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[25]~54\, inst|nios2_qsys_0|M_rot[25]~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[1]~3\, inst|nios2_qsys_0|E_rot_mask[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[1]\, inst|nios2_qsys_0|M_rot_mask[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[1]~6\, inst|nios2_qsys_0|M_rot_lut3[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[25]~25\, inst|nios2_qsys_0|M_shift_rot_result[25]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[25]\, inst|nios2_qsys_0|M_shift_rot_result[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47\, inst|nios2_qsys_0|M_wr_data_unfiltered[25]~47, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~28\, inst|mm_interconnect_0|cmd_mux_003|src_payload~28, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[25]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~19\, inst|mm_interconnect_0|cmd_mux_001|src_payload~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~17\, inst|mm_interconnect_0|cmd_mux_001|src_payload~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22\, inst|mm_interconnect_0|rsp_mux_001|src_data[25]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23\, inst|mm_interconnect_0|rsp_mux_001|src_data[25]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[25]\, inst|nios2_qsys_0|d_readdata_d1[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[1]~6\, inst|nios2_qsys_0|av_ld_byte3_data[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[25]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[25]~48\, inst|nios2_qsys_0|M_wr_data_unfiltered[25]~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[19]~19\, inst|nios2_qsys_0|E_src1_prelim[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[19]\, inst|nios2_qsys_0|E_src1_prelim[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[19]~3\, inst|nios2_qsys_0|M_mul_src1[19]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[19]\, inst|nios2_qsys_0|M_mul_src1[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[24]\, inst|nios2_qsys_0|M_mul_partial_prod[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[24]\, inst|nios2_qsys_0|M_mul_result[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~27\, inst|mm_interconnect_0|cmd_mux_003|src_payload~27, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux7~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[24]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26\, inst|mm_interconnect_0|rsp_mux_001|src_data[24]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27\, inst|mm_interconnect_0|rsp_mux_001|src_data[24]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[24]\, inst|nios2_qsys_0|d_readdata_d1[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[0]~7\, inst|nios2_qsys_0|av_ld_byte3_data[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[24]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[24]~12\, inst|nios2_qsys_0|E_arith_src2[24]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[24]~13\, inst|nios2_qsys_0|E_arith_src2[24]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[24]~59\, inst|nios2_qsys_0|E_alu_result[24]~59, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[24]~60\, inst|nios2_qsys_0|E_alu_result[24]~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[24]\, inst|nios2_qsys_0|M_alu_result[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49\, inst|nios2_qsys_0|M_wr_data_unfiltered[24]~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[0]~4\, inst|nios2_qsys_0|E_rot_mask[0]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[0]\, inst|nios2_qsys_0|M_rot_mask[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[0]~7\, inst|nios2_qsys_0|M_rot_lut3[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[8]\, inst|nios2_qsys_0|M_rot_prestep2[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[0]\, inst|nios2_qsys_0|M_rot_prestep2[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[24]~13\, inst|nios2_qsys_0|M_rot[24]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[24]\, inst|nios2_qsys_0|M_rot_prestep2[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[16]\, inst|nios2_qsys_0|M_rot_prestep2[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[24]~12\, inst|nios2_qsys_0|M_rot[24]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[24]~55\, inst|nios2_qsys_0|M_rot[24]~55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[24]~24\, inst|nios2_qsys_0|M_shift_rot_result[24]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[24]\, inst|nios2_qsys_0|M_shift_rot_result[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[24]~50\, inst|nios2_qsys_0|M_wr_data_unfiltered[24]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[23]~23\, inst|nios2_qsys_0|E_src1_prelim[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[23]\, inst|nios2_qsys_0|E_src1_prelim[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[23]~7\, inst|nios2_qsys_0|M_mul_src1[23]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[23]~14\, inst|nios2_qsys_0|E_arith_src2[23]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[23]~15\, inst|nios2_qsys_0|E_arith_src2[23]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[23]~61\, inst|nios2_qsys_0|E_alu_result[23]~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[23]~62\, inst|nios2_qsys_0|E_alu_result[23]~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[23]\, inst|nios2_qsys_0|M_alu_result[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[7]~0\, inst|nios2_qsys_0|av_ld_byte2_data[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[23]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51\, inst|nios2_qsys_0|M_wr_data_unfiltered[23]~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[7]~5\, inst|nios2_qsys_0|E_rot_mask[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[7]\, inst|nios2_qsys_0|M_rot_mask[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[7]~0\, inst|nios2_qsys_0|M_rot_lut2[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[31]\, inst|nios2_qsys_0|M_rot_prestep2[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[7]\, inst|nios2_qsys_0|M_rot_prestep2[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[23]~16\, inst|nios2_qsys_0|M_rot[23]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[23]\, inst|nios2_qsys_0|M_rot_prestep2[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[15]\, inst|nios2_qsys_0|M_rot_prestep2[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[23]~15\, inst|nios2_qsys_0|M_rot[23]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[23]~56\, inst|nios2_qsys_0|M_rot[23]~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[23]~23\, inst|nios2_qsys_0|M_shift_rot_result[23]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass2~0\, inst|nios2_qsys_0|E_rot_pass2~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass2~1\, inst|nios2_qsys_0|E_rot_pass2~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_pass2\, inst|nios2_qsys_0|M_rot_pass2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[23]\, inst|nios2_qsys_0|M_shift_rot_result[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[23]~52\, inst|nios2_qsys_0|M_wr_data_unfiltered[23]~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[6]~7\, inst|nios2_qsys_0|E_src1_prelim[6]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[6]\, inst|nios2_qsys_0|E_src1_prelim[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[6]~6\, inst|nios2_qsys_0|M_mul_src1_nxt[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[21]\, inst|nios2_qsys_0|M_mul_partial_prod[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[21]\, inst|nios2_qsys_0|M_mul_result[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[21]~18\, inst|nios2_qsys_0|E_arith_src2[21]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[21]~19\, inst|nios2_qsys_0|E_arith_src2[21]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[21]~65\, inst|nios2_qsys_0|E_alu_result[21]~65, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[21]~66\, inst|nios2_qsys_0|E_alu_result[21]~66, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[21]\, inst|nios2_qsys_0|M_alu_result[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[5]~2\, inst|nios2_qsys_0|M_rot_lut2[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[21]~21\, inst|nios2_qsys_0|M_rot[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[21]~22\, inst|nios2_qsys_0|M_rot[21]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[21]~58\, inst|nios2_qsys_0|M_rot[21]~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[21]~21\, inst|nios2_qsys_0|M_shift_rot_result[21]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[21]\, inst|nios2_qsys_0|M_shift_rot_result[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55\, inst|nios2_qsys_0|M_wr_data_unfiltered[21]~55, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~29\, inst|mm_interconnect_0|cmd_mux_001|src_payload~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~25\, inst|mm_interconnect_0|cmd_mux_001|src_payload~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38\, inst|mm_interconnect_0|rsp_mux_001|src_data[21]~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~10\, inst|mm_interconnect_0|rsp_mux_001|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~24\, inst|mm_interconnect_0|cmd_mux_003|src_payload~24, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux10~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[21]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39\, inst|mm_interconnect_0|rsp_mux_001|src_data[21]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[21]\, inst|nios2_qsys_0|d_readdata_d1[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[5]~2\, inst|nios2_qsys_0|av_ld_byte2_data[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[21]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[21]~56\, inst|nios2_qsys_0|M_wr_data_unfiltered[21]~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[20]~20\, inst|nios2_qsys_0|E_src2_prelim[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[20]\, inst|nios2_qsys_0|E_src2_prelim[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[20]~12\, inst|nios2_qsys_0|M_st_data[20]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[20]\, inst|nios2_qsys_0|M_st_data[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~23\, inst|mm_interconnect_0|cmd_mux_003|src_payload~23, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux11~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[20]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46\, inst|mm_interconnect_0|rsp_mux_001|src_data[20]~46, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47\, inst|mm_interconnect_0|rsp_mux_001|src_data[20]~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[20]\, inst|nios2_qsys_0|d_readdata_d1[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[4]~3\, inst|nios2_qsys_0|av_ld_byte2_data[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[20]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[20]~20\, inst|nios2_qsys_0|E_arith_src2[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[20]~21\, inst|nios2_qsys_0|E_arith_src2[20]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[20]~67\, inst|nios2_qsys_0|E_alu_result[20]~67, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[20]~68\, inst|nios2_qsys_0|E_alu_result[20]~68, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[20]\, inst|nios2_qsys_0|M_alu_result[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57\, inst|nios2_qsys_0|M_wr_data_unfiltered[20]~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[4]~3\, inst|nios2_qsys_0|M_rot_lut2[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[20]~25\, inst|nios2_qsys_0|M_rot[20]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[20]~24\, inst|nios2_qsys_0|M_rot[20]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[20]~59\, inst|nios2_qsys_0|M_rot[20]~59, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[20]~20\, inst|nios2_qsys_0|M_shift_rot_result[20]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[20]\, inst|nios2_qsys_0|M_shift_rot_result[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[20]~58\, inst|nios2_qsys_0|M_wr_data_unfiltered[20]~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[18]~18\, inst|nios2_qsys_0|E_src1_prelim[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[18]\, inst|nios2_qsys_0|E_src1_prelim[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[18]~2\, inst|nios2_qsys_0|M_mul_src1[18]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[18]\, inst|nios2_qsys_0|M_mul_src1[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[17]\, inst|nios2_qsys_0|M_mul_partial_prod[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[17]\, inst|nios2_qsys_0|M_mul_result[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[17]~34\, inst|nios2_qsys_0|M_rot[17]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[17]~33\, inst|nios2_qsys_0|M_rot[17]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[17]~62\, inst|nios2_qsys_0|M_rot[17]~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[1]~6\, inst|nios2_qsys_0|M_rot_lut2[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[17]~17\, inst|nios2_qsys_0|M_shift_rot_result[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[17]\, inst|nios2_qsys_0|M_shift_rot_result[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[17]~26\, inst|nios2_qsys_0|E_arith_src2[17]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[17]~27\, inst|nios2_qsys_0|E_arith_src2[17]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[17]~73\, inst|nios2_qsys_0|E_alu_result[17]~73, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[17]~74\, inst|nios2_qsys_0|E_alu_result[17]~74, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[17]\, inst|nios2_qsys_0|M_alu_result[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63\, inst|nios2_qsys_0|M_wr_data_unfiltered[17]~63, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~32\, inst|mm_interconnect_0|cmd_mux_001|src_payload~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58\, inst|mm_interconnect_0|rsp_mux_001|src_data[17]~58, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~19\, inst|mm_interconnect_0|rsp_mux_001|src_payload~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~20\, inst|mm_interconnect_0|cmd_mux_003|src_payload~20, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux14~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59\, inst|mm_interconnect_0|rsp_mux_001|src_data[17]~59, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[17]\, inst|nios2_qsys_0|d_readdata_d1[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[1]~6\, inst|nios2_qsys_0|av_ld_byte2_data[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[17]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[17]~64\, inst|nios2_qsys_0|M_wr_data_unfiltered[17]~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[4]~5\, inst|nios2_qsys_0|E_src2_prelim[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[4]\, inst|nios2_qsys_0|E_src2_prelim[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[4]~4\, inst|nios2_qsys_0|M_mul_src2[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_sel_fill2~0\, inst|nios2_qsys_0|E_rot_sel_fill2~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_sel_fill2\, inst|nios2_qsys_0|M_rot_sel_fill2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[0]~7\, inst|nios2_qsys_0|M_rot_lut2[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[16]~36\, inst|nios2_qsys_0|M_rot[16]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[16]~37\, inst|nios2_qsys_0|M_rot[16]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[16]~63\, inst|nios2_qsys_0|M_rot[16]~63, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[16]~16\, inst|nios2_qsys_0|M_shift_rot_result[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[16]\, inst|nios2_qsys_0|M_shift_rot_result[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[16]~28\, inst|nios2_qsys_0|E_arith_src2[16]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[16]~29\, inst|nios2_qsys_0|E_arith_src2[16]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[16]~75\, inst|nios2_qsys_0|E_alu_result[16]~75, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[16]~76\, inst|nios2_qsys_0|E_alu_result[16]~76, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[16]\, inst|nios2_qsys_0|M_alu_result[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~21\, inst|mm_interconnect_0|rsp_mux_001|src_payload~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62\, inst|mm_interconnect_0|rsp_mux_001|src_data[16]~62, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~19\, inst|mm_interconnect_0|cmd_mux_003|src_payload~19, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux15~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[16]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63\, inst|mm_interconnect_0|rsp_mux_001|src_data[16]~63, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[16]\, inst|nios2_qsys_0|d_readdata_d1[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[0]~7\, inst|nios2_qsys_0|av_ld_byte2_data[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[16]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65\, inst|nios2_qsys_0|M_wr_data_unfiltered[16]~65, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[16]~66\, inst|nios2_qsys_0|M_wr_data_unfiltered[16]~66, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[5]~6\, inst|nios2_qsys_0|E_src1_prelim[5]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[5]\, inst|nios2_qsys_0|E_src1_prelim[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[5]~5\, inst|nios2_qsys_0|M_mul_src1_nxt[5]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[19]\, inst|nios2_qsys_0|M_mul_partial_prod[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[19]\, inst|nios2_qsys_0|M_mul_result[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[19]~22\, inst|nios2_qsys_0|E_arith_src2[19]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[19]~23\, inst|nios2_qsys_0|E_arith_src2[19]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[19]~69\, inst|nios2_qsys_0|E_alu_result[19]~69, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[19]~70\, inst|nios2_qsys_0|E_alu_result[19]~70, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[19]\, inst|nios2_qsys_0|M_alu_result[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[19]~28\, inst|nios2_qsys_0|M_rot[19]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[19]~27\, inst|nios2_qsys_0|M_rot[19]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[19]~60\, inst|nios2_qsys_0|M_rot[19]~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[3]~4\, inst|nios2_qsys_0|M_rot_lut2[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[19]~19\, inst|nios2_qsys_0|M_shift_rot_result[19]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[19]\, inst|nios2_qsys_0|M_shift_rot_result[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59\, inst|nios2_qsys_0|M_wr_data_unfiltered[19]~59, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~31\, inst|mm_interconnect_0|cmd_mux_001|src_payload~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~30\, inst|mm_interconnect_0|cmd_mux_001|src_payload~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50\, inst|mm_interconnect_0|rsp_mux_001|src_data[19]~50, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~15\, inst|mm_interconnect_0|rsp_mux_001|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51\, inst|mm_interconnect_0|rsp_mux_001|src_data[19]~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[19]\, inst|nios2_qsys_0|d_readdata_d1[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[3]~4\, inst|nios2_qsys_0|av_ld_byte2_data[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[19]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[19]~60\, inst|nios2_qsys_0|M_wr_data_unfiltered[19]~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[19]~11\, inst|nios2_qsys_0|M_st_data[19]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[19]\, inst|nios2_qsys_0|M_st_data[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~22\, inst|mm_interconnect_0|cmd_mux_003|src_payload~22, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux12~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[19]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~21\, inst|mm_interconnect_0|rsp_mux|src_payload~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[19]~52\, inst|mm_interconnect_0|rsp_mux|src_data[19]~52, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[19]~53\, inst|mm_interconnect_0|rsp_mux|src_data[19]~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[19]\, inst|nios2_qsys_0|i_readdata_d1[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[20]~50\, inst|mm_interconnect_0|rsp_mux|src_data[20]~50, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~20\, inst|mm_interconnect_0|rsp_mux|src_payload~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[20]~51\, inst|mm_interconnect_0|rsp_mux|src_data[20]~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[20]\, inst|nios2_qsys_0|i_readdata_d1[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[8]~27\, inst|nios2_qsys_0|F_iw[8]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[8]\, inst|nios2_qsys_0|D_iw[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[2]~10\, inst|nios2_qsys_0|D_src2_imm[2]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[2]\, inst|nios2_qsys_0|E_src2_imm[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[2]~23\, inst|nios2_qsys_0|M_mul_src2[2]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[2]~2\, inst|nios2_qsys_0|M_mul_src2[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_rn[3]\, inst|nios2_qsys_0|M_rot_rn[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[31]~40\, inst|nios2_qsys_0|M_rot[31]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[31]~39\, inst|nios2_qsys_0|M_rot[31]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[15]~41\, inst|nios2_qsys_0|M_rot[15]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_sel_fill1~0\, inst|nios2_qsys_0|E_rot_sel_fill1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_sel_fill1\, inst|nios2_qsys_0|M_rot_sel_fill1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[7]~5\, inst|nios2_qsys_0|M_rot_lut1[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[15]~0\, inst|nios2_qsys_0|M_shift_rot_result[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass1~0\, inst|nios2_qsys_0|E_rot_pass1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass1~1\, inst|nios2_qsys_0|E_rot_pass1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_pass1\, inst|nios2_qsys_0|M_rot_pass1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[15]\, inst|nios2_qsys_0|M_shift_rot_result[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[13]\, inst|nios2_qsys_0|D_pc_plus_one[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[12]~24\, inst|nios2_qsys_0|F_pc_plus_one[12]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[12]\, inst|nios2_qsys_0|D_pc_plus_one[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add1~4\, inst|nios2_qsys_0|Add1~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add1~6\, inst|nios2_qsys_0|Add1~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add1~8\, inst|nios2_qsys_0|Add1~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[13]~1\, inst|nios2_qsys_0|D_extra_pc[13]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[13]\, inst|nios2_qsys_0|E_extra_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[15]~4\, inst|nios2_qsys_0|E_alu_result[15]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[15]~5\, inst|nios2_qsys_0|E_alu_result[15]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[15]~6\, inst|nios2_qsys_0|E_alu_result[15]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[15]\, inst|nios2_qsys_0|M_alu_result[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ld_align_sh16\, inst|nios2_qsys_0|M_ld_align_sh16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_fill_bit\, inst|nios2_qsys_0|av_fill_bit, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal2~0\, inst|nios2_qsys_0|Equal2~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[15]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29\, inst|nios2_qsys_0|M_wr_data_unfiltered[15]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[15]~30\, inst|nios2_qsys_0|M_wr_data_unfiltered[15]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[12]~13\, inst|nios2_qsys_0|E_src1_prelim[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[12]\, inst|nios2_qsys_0|E_src1_prelim[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[12]~0\, inst|nios2_qsys_0|E_src1[12]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[12]~1\, inst|nios2_qsys_0|E_alu_result[12]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[10]~0\, inst|nios2_qsys_0|D_extra_pc[10]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[10]\, inst|nios2_qsys_0|E_extra_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[12]~2\, inst|nios2_qsys_0|E_alu_result[12]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[12]~3\, inst|nios2_qsys_0|E_alu_result[12]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[12]\, inst|nios2_qsys_0|M_alu_result[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[12]~2\, inst|nios2_qsys_0|M_rot[12]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[4]~0\, inst|nios2_qsys_0|M_rot_lut1[4]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[12]~13\, inst|nios2_qsys_0|M_shift_rot_result[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[12]\, inst|nios2_qsys_0|M_shift_rot_result[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2\, inst|nios2_qsys_0|M_wr_data_unfiltered[12]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0\, inst|mm_interconnect_0|rsp_mux_001|src_data[12]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux19~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~0\, inst|mm_interconnect_0|rsp_mux_001|src_payload~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1\, inst|mm_interconnect_0|rsp_mux_001|src_data[12]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[12]\, inst|nios2_qsys_0|d_readdata_d1[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[12]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3\, inst|nios2_qsys_0|M_wr_data_unfiltered[12]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[13]~14\, inst|nios2_qsys_0|E_src2_prelim[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[13]\, inst|nios2_qsys_0|E_src2_prelim[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[13]~15\, inst|nios2_qsys_0|D_src2_imm[13]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[13]\, inst|nios2_qsys_0|E_src2_imm[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[13]~28\, inst|nios2_qsys_0|M_mul_src2[13]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[13]~13\, inst|nios2_qsys_0|M_mul_src2[13]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~15\, inst|nios2_qsys_0|Add8|auto_generated|_~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[11]~3\, inst|nios2_qsys_0|D_extra_pc[11]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[11]\, inst|nios2_qsys_0|E_extra_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[13]~10\, inst|nios2_qsys_0|E_alu_result[13]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[13]~11\, inst|nios2_qsys_0|E_alu_result[13]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[13]~12\, inst|nios2_qsys_0|E_alu_result[13]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[13]\, inst|nios2_qsys_0|M_alu_result[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~11\, inst|mm_interconnect_0|rsp_mux_001|src_payload~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux18~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40\, inst|mm_interconnect_0|rsp_mux_001|src_data[13]~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41\, inst|mm_interconnect_0|rsp_mux_001|src_data[13]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[13]\, inst|nios2_qsys_0|d_readdata_d1[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[13]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33\, inst|nios2_qsys_0|M_wr_data_unfiltered[13]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[13]~47\, inst|nios2_qsys_0|M_rot[13]~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[5]~7\, inst|nios2_qsys_0|M_rot_lut1[5]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[13]~14\, inst|nios2_qsys_0|M_shift_rot_result[13]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[13]\, inst|nios2_qsys_0|M_shift_rot_result[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[13]~34\, inst|nios2_qsys_0|M_wr_data_unfiltered[13]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[29]~45\, inst|nios2_qsys_0|E_st_data[29]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[29]~31\, inst|nios2_qsys_0|E_st_data[29]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[29]~32\, inst|nios2_qsys_0|E_st_data[29]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[29]~33\, inst|nios2_qsys_0|E_st_data[29]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[29]\, inst|nios2_qsys_0|M_st_data[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~27\, inst|mm_interconnect_0|cmd_mux_001|src_payload~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[30]~36\, inst|mm_interconnect_0|rsp_mux|src_data[30]~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[30]\, inst|mm_interconnect_0|rsp_mux|src_data[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[30]\, inst|nios2_qsys_0|i_readdata_d1[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[31]~37\, inst|mm_interconnect_0|rsp_mux|src_data[31]~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[31]\, inst|mm_interconnect_0|rsp_mux|src_data[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[31]\, inst|nios2_qsys_0|i_readdata_d1[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[4]~5\, inst|nios2_qsys_0|E_src1_prelim[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[4]\, inst|nios2_qsys_0|E_src1_prelim[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[4]~4\, inst|nios2_qsys_0|M_mul_src1_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[8]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[8]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[8]\, inst|nios2_qsys_0|M_mul_partial_prod[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[8]\, inst|nios2_qsys_0|M_mul_result[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~18\, inst|mm_interconnect_0|cmd_mux_001|src_payload~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~16\, inst|mm_interconnect_0|cmd_mux_001|src_payload~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24\, inst|mm_interconnect_0|rsp_mux_001|src_data[8]~24, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ien_AE~0\, inst|jtag_uart_0|ien_AE~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ien_AF\, inst|jtag_uart_0|ien_AF, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~0\, inst|jtag_uart_0|Add0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~2\, inst|jtag_uart_0|Add0~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~4\, inst|jtag_uart_0|Add0~4, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~6\, inst|jtag_uart_0|Add0~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~8\, inst|jtag_uart_0|Add0~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LessThan1~1\, inst|jtag_uart_0|LessThan1~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~10\, inst|jtag_uart_0|Add0~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|Add0~12\, inst|jtag_uart_0|Add0~12, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LessThan1~0\, inst|jtag_uart_0|LessThan1~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LessThan1~2\, inst|jtag_uart_0|LessThan1~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_AF\, inst|jtag_uart_0|fifo_AF, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|jupdate2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|always2~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|pause_irq~0\, inst|jtag_uart_0|pause_irq~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|pause_irq\, inst|jtag_uart_0|pause_irq, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[8]~4\, inst|jtag_uart_0|av_readdata[8]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~5\, inst|mm_interconnect_0|rsp_mux_001|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25\, inst|mm_interconnect_0|rsp_mux_001|src_data[8]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[8]\, inst|nios2_qsys_0|d_readdata_d1[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[8]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10\, inst|nios2_qsys_0|M_wr_data_unfiltered[8]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[8]~14\, inst|nios2_qsys_0|M_rot[8]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[0]~4\, inst|nios2_qsys_0|M_rot_lut1[0]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[8]~9\, inst|nios2_qsys_0|M_shift_rot_result[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[8]\, inst|nios2_qsys_0|M_shift_rot_result[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11\, inst|nios2_qsys_0|M_wr_data_unfiltered[8]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[3]~4\, inst|nios2_qsys_0|E_src2_prelim[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[3]\, inst|nios2_qsys_0|E_src2_prelim[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[11]~4\, inst|nios2_qsys_0|M_st_data[11]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[3]\, inst|nios2_qsys_0|M_st_data[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~8\, inst|mm_interconnect_0|cmd_mux_002|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~7\, inst|mm_interconnect_0|cmd_mux_002|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~6\, inst|mm_interconnect_0|cmd_mux_002|src_payload~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~9\, inst|mm_interconnect_0|cmd_mux_002|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~4\, inst|mm_interconnect_0|cmd_mux_002|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~17, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[8], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~9, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~20, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~21, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~18, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~19, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~15, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~16, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~5, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~7, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~3, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~6, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~10, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~11, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~12, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~13, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~14, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[4], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[6], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|wdata[7], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[7]~5\, inst|jtag_uart_0|av_readdata[7]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~2\, inst|mm_interconnect_0|rsp_mux_001|src_payload~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~20\, inst|mm_interconnect_0|cmd_mux_001|src_payload~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[32]\, inst|mm_interconnect_0|cmd_mux_001|src_data[32], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~10\, inst|mm_interconnect_0|cmd_mux_001|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8\, inst|mm_interconnect_0|rsp_mux_001|src_data[7]~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux24~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[7]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9\, inst|mm_interconnect_0|rsp_mux_001|src_data[7]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[7]\, inst|nios2_qsys_0|d_readdata_d1[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ld_align_sh8\, inst|nios2_qsys_0|M_ld_align_sh8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[7]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12\, inst|nios2_qsys_0|M_wr_data_unfiltered[7]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[7]~17\, inst|nios2_qsys_0|M_rot[7]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_sel_fill0~0\, inst|nios2_qsys_0|E_rot_sel_fill0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_sel_fill0\, inst|nios2_qsys_0|M_rot_sel_fill0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[7]~0\, inst|nios2_qsys_0|M_rot_lut0[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[7]~8\, inst|nios2_qsys_0|M_shift_rot_result[7]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_pass0~0\, inst|nios2_qsys_0|E_rot_pass0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_pass0\, inst|nios2_qsys_0|M_rot_pass0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[7]\, inst|nios2_qsys_0|M_shift_rot_result[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13\, inst|nios2_qsys_0|M_wr_data_unfiltered[7]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[9]~10\, inst|nios2_qsys_0|E_src2_prelim[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[9]\, inst|nios2_qsys_0|E_src2_prelim[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[9]~3\, inst|nios2_qsys_0|D_src2_imm[9]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[9]\, inst|nios2_qsys_0|E_src2_imm[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[9]~19\, inst|nios2_qsys_0|M_mul_src2[9]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[9]~9\, inst|nios2_qsys_0|M_mul_src2[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~3\, inst|nios2_qsys_0|Add8|auto_generated|_~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25\, inst|nios2_qsys_0|D_br_taken_waddr_partial[7]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[7]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[7]\, inst|nios2_qsys_0|D_pc_plus_one[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[7]~6\, inst|nios2_qsys_0|D_extra_pc[7]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[7]\, inst|nios2_qsys_0|E_extra_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[9]~19\, inst|nios2_qsys_0|E_alu_result[9]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[9]~20\, inst|nios2_qsys_0|E_alu_result[9]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[9]~21\, inst|nios2_qsys_0|E_alu_result[9]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[9]\, inst|nios2_qsys_0|M_alu_result[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~9\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~16\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~18\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~11\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[9]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~52\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~52, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[65]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[65], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_st\, inst|nios2_qsys_0|M_ctrl_st, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[66]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[66], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_valid~0\, inst|nios2_qsys_0|W_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|cpu_d_write, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[49]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[49], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[51]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[51], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[50]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[50], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[48]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[48], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[55]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[55], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[54]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[54], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[52]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[52], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[53]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[53], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[61]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[61], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[62]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[62], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[63]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[63], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[60]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[60], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[59]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[59], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[57]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[57], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[58]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[58], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[56]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[56], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[64]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[64], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[67]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[67], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[68]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[68], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[43]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[43], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[41]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[41], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[40]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[40], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[42]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[42], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[45]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[45], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[47]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[47], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[46]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[46], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[44]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[44], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[36]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[36], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[38]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[38], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[39]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[39], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[37]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[37], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[32], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[33]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[33], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[34]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[34], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[35]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[35], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single|Equal1~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[69], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[15]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan1~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[37]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[37], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[36]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[36], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[38]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[38], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[39]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[39], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[32], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[33]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[33], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[34]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[34], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[35]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[35], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[55]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[55], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[54]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[54], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[52]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[52], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[53]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[53], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[50]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[50], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[51]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[51], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[48]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[48], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[49]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[49], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[41]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[41], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[40]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[40], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[46]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[46], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[47]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[47], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[43]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[43], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[42]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[42], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[44]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[44], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[45]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[45], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[63]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[63], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[62]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[62], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[61]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[61], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[60]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[60], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[58]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[58], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[59]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[59], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[57]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[57], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[56]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[56], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|Equal0~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired|LessThan0~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit0~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit0_latch, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[33]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[33], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[32]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[32], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~39\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[27]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[23]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~63, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[24]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|always1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~4\, inst|mm_interconnect_0|cmd_mux|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[100]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[100], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|debugaccess, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_error, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|Equal1~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[68]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[68], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[69], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[67]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[67], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_hit1~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[65]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[65], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[66]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[66], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|LT24_System_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single|match_single_combinatorial~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk_hit1_latch, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[34], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonAReg[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~6\, inst|mm_interconnect_0|cmd_mux|src_payload~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~58, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[19]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~33\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[16]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~75, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~76, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|MonDReg[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~73, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~74, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~71, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~72, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk1[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal1~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk1_break_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[5]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk0[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|Equal0~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_hit0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk0_break_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[6]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto0_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_goto1_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigger_state, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~7\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[37], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~50\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]~50, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[36], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|Decoder0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[35], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[29]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[29]~35\, inst|mm_interconnect_0|rsp_mux|src_data[29]~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[29]\, inst|mm_interconnect_0|rsp_mux|src_data[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[29]\, inst|nios2_qsys_0|i_readdata_d1[29], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[3]~4\, inst|nios2_qsys_0|E_src1_prelim[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[3]\, inst|nios2_qsys_0|E_src1_prelim[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[3]~3\, inst|nios2_qsys_0|M_mul_src1_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[6]\, inst|nios2_qsys_0|M_mul_partial_prod[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[6]\, inst|nios2_qsys_0|M_mul_result[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~7\, inst|mm_interconnect_0|rsp_mux_001|src_payload~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30\, inst|mm_interconnect_0|rsp_mux_001|src_data[22]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31\, inst|mm_interconnect_0|rsp_mux_001|src_data[22]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[22]\, inst|nios2_qsys_0|d_readdata_d1[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28\, inst|mm_interconnect_0|rsp_mux_001|src_data[6]~28, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[6]~6\, inst|jtag_uart_0|av_readdata[6]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~6\, inst|mm_interconnect_0|rsp_mux_001|src_payload~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux25~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[6]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29\, inst|mm_interconnect_0|rsp_mux_001|src_data[6]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[6]\, inst|nios2_qsys_0|d_readdata_d1[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux17~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|always2~1\, inst|jtag_uart_0|always2~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|woverflow~0\, inst|jtag_uart_0|woverflow~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|woverflow\, inst|jtag_uart_0|woverflow, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~8\, inst|mm_interconnect_0|rsp_mux_001|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~22\, inst|mm_interconnect_0|cmd_mux_001|src_payload~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[14]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32\, inst|mm_interconnect_0|rsp_mux_001|src_data[14]~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33\, inst|mm_interconnect_0|rsp_mux_001|src_data[14]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[14]\, inst|nios2_qsys_0|d_readdata_d1[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[6]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[22]~18\, inst|nios2_qsys_0|M_rot[22]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[6]~20\, inst|nios2_qsys_0|M_rot[6]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[6]~1\, inst|nios2_qsys_0|M_rot_lut0[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[6]~7\, inst|nios2_qsys_0|M_shift_rot_result[6]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[6]\, inst|nios2_qsys_0|M_shift_rot_result[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14\, inst|nios2_qsys_0|M_wr_data_unfiltered[6]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15\, inst|nios2_qsys_0|M_wr_data_unfiltered[6]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[2]~3\, inst|nios2_qsys_0|E_src2_prelim[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[2]\, inst|nios2_qsys_0|E_src2_prelim[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[10]~5\, inst|nios2_qsys_0|M_st_data[10]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[2]\, inst|nios2_qsys_0|M_st_data[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~5\, inst|mm_interconnect_0|cmd_mux_003|src_payload~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~10\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[2]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~37\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~37, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~38\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~39\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[2]~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~34\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~32\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~33\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~35\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[3]~35, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~26\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~24\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~25\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~27\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[5]~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~20\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~21\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~23\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[6]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~14\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~18\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~16\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~17\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~19\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[7]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~14\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~13\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~15\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[8]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[6]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[28]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[28]~34\, inst|mm_interconnect_0|rsp_mux|src_data[28]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[28]\, inst|mm_interconnect_0|rsp_mux|src_data[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[28]\, inst|nios2_qsys_0|i_readdata_d1[28], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[17]~17\, inst|nios2_qsys_0|E_src1_prelim[17]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[17]\, inst|nios2_qsys_0|E_src1_prelim[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[17]~1\, inst|nios2_qsys_0|M_mul_src1[17]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[17]\, inst|nios2_qsys_0|M_mul_src1[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[26]\, inst|nios2_qsys_0|M_mul_partial_prod[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[26]\, inst|nios2_qsys_0|M_mul_result[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~29\, inst|mm_interconnect_0|cmd_mux_003|src_payload~29, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[26]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~13\, inst|mm_interconnect_0|cmd_mux_001|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18\, inst|mm_interconnect_0|rsp_mux_001|src_data[26]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[26]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19\, inst|mm_interconnect_0|rsp_mux_001|src_data[26]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[26]\, inst|nios2_qsys_0|d_readdata_d1[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[2]~5\, inst|nios2_qsys_0|av_ld_byte3_data[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[26]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[26]~8\, inst|nios2_qsys_0|E_arith_src2[26]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[26]~9\, inst|nios2_qsys_0|E_arith_src2[26]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[26]~55\, inst|nios2_qsys_0|E_alu_result[26]~55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[26]~56\, inst|nios2_qsys_0|E_alu_result[26]~56, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[26]\, inst|nios2_qsys_0|M_alu_result[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45\, inst|nios2_qsys_0|M_wr_data_unfiltered[26]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[2]~12\, inst|nios2_qsys_0|M_rot_prestep2[2]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[2]\, inst|nios2_qsys_0|M_rot_prestep2[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[10]\, inst|nios2_qsys_0|M_rot_prestep2[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[26]~7\, inst|nios2_qsys_0|M_rot[26]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[26]\, inst|nios2_qsys_0|M_rot_prestep2[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[18]\, inst|nios2_qsys_0|M_rot_prestep2[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[26]~6\, inst|nios2_qsys_0|M_rot[26]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[26]~53\, inst|nios2_qsys_0|M_rot[26]~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_mask[2]~2\, inst|nios2_qsys_0|E_rot_mask[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_mask[2]\, inst|nios2_qsys_0|M_rot_mask[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[2]~5\, inst|nios2_qsys_0|M_rot_lut3[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[26]~26\, inst|nios2_qsys_0|M_shift_rot_result[26]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[26]\, inst|nios2_qsys_0|M_shift_rot_result[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[26]~46\, inst|nios2_qsys_0|M_wr_data_unfiltered[26]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[26]~22\, inst|nios2_qsys_0|E_st_data[26]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[26]~42\, inst|nios2_qsys_0|E_st_data[26]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[26]~23\, inst|nios2_qsys_0|E_st_data[26]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_st_data[26]~24\, inst|nios2_qsys_0|E_st_data[26]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[26]\, inst|nios2_qsys_0|M_st_data[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~15\, inst|mm_interconnect_0|cmd_mux_001|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[27]~33\, inst|mm_interconnect_0|rsp_mux|src_data[27]~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[27]\, inst|mm_interconnect_0|rsp_mux|src_data[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[27]\, inst|nios2_qsys_0|i_readdata_d1[27], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[16]\, inst|nios2_qsys_0|W_wr_data[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[16]~16\, inst|nios2_qsys_0|E_src1_prelim[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[16]\, inst|nios2_qsys_0|E_src1_prelim[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[16]~0\, inst|nios2_qsys_0|M_mul_src1[16]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1\, inst|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[16]\, inst|nios2_qsys_0|M_mul_src1[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[18]\, inst|nios2_qsys_0|M_mul_partial_prod[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[18]\, inst|nios2_qsys_0|M_mul_result[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~17\, inst|mm_interconnect_0|rsp_mux_001|src_payload~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[18]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54\, inst|mm_interconnect_0|rsp_mux_001|src_data[18]~54, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55\, inst|mm_interconnect_0|rsp_mux_001|src_data[18]~55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[18]\, inst|nios2_qsys_0|d_readdata_d1[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[2]~5\, inst|nios2_qsys_0|av_ld_byte2_data[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[18]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[18]~24\, inst|nios2_qsys_0|E_arith_src2[18]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[18]~25\, inst|nios2_qsys_0|E_arith_src2[18]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[18]~71\, inst|nios2_qsys_0|E_alu_result[18]~71, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[18]~72\, inst|nios2_qsys_0|E_alu_result[18]~72, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[18]\, inst|nios2_qsys_0|M_alu_result[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61\, inst|nios2_qsys_0|M_wr_data_unfiltered[18]~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[2]~5\, inst|nios2_qsys_0|M_rot_lut2[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[18]~30\, inst|nios2_qsys_0|M_rot[18]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[18]~31\, inst|nios2_qsys_0|M_rot[18]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[18]~61\, inst|nios2_qsys_0|M_rot[18]~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[18]~18\, inst|nios2_qsys_0|M_shift_rot_result[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[18]\, inst|nios2_qsys_0|M_shift_rot_result[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[18]~62\, inst|nios2_qsys_0|M_wr_data_unfiltered[18]~62, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[18]~10\, inst|nios2_qsys_0|M_st_data[18]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[18]\, inst|nios2_qsys_0|M_st_data[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~21\, inst|mm_interconnect_0|cmd_mux_003|src_payload~21, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux13~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[18]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~13\, inst|mm_interconnect_0|rsp_mux|src_payload~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[18]~31\, inst|mm_interconnect_0|rsp_mux|src_data[18]~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[18]~32\, inst|mm_interconnect_0|rsp_mux|src_data[18]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[18]\, inst|nios2_qsys_0|i_readdata_d1[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[30]~22\, inst|nios2_qsys_0|F_iw[30]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[30]\, inst|nios2_qsys_0|D_iw[30], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_dst_regnum[2]\, inst|nios2_qsys_0|W_dst_regnum[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_dst_regnum[3]\, inst|nios2_qsys_0|W_dst_regnum[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_W~2\, inst|nios2_qsys_0|D_src1_hazard_W~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_dst_reg~0\, inst|nios2_qsys_0|W_wr_dst_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_dst_reg\, inst|nios2_qsys_0|W_wr_dst_reg, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_W~0\, inst|nios2_qsys_0|D_src1_hazard_W~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_dst_regnum[1]\, inst|nios2_qsys_0|W_dst_regnum[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_dst_regnum[0]\, inst|nios2_qsys_0|W_dst_regnum[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_W~1\, inst|nios2_qsys_0|D_src1_hazard_W~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_W\, inst|nios2_qsys_0|D_src1_hazard_W, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[2]~3\, inst|nios2_qsys_0|E_src1_prelim[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[2]\, inst|nios2_qsys_0|E_src1_prelim[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[2]~10\, inst|nios2_qsys_0|E_src1[2]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[2]~41\, inst|nios2_qsys_0|E_alu_result[2]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[0]\, inst|nios2_qsys_0|D_pc_plus_one[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[0]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[0]~13\, inst|nios2_qsys_0|D_extra_pc[0]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[0]\, inst|nios2_qsys_0|E_extra_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[2]~40\, inst|nios2_qsys_0|E_alu_result[2]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[2]~42\, inst|nios2_qsys_0|E_alu_result[2]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[2]\, inst|nios2_qsys_0|M_alu_result[2], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[2]~1\, inst|jtag_uart_0|av_readdata[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~16\, inst|mm_interconnect_0|rsp_mux_001|src_payload~16, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux29~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_go, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~3\, inst|mm_interconnect_0|cmd_mux_001|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~2\, inst|mm_interconnect_0|cmd_mux_001|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52\, inst|mm_interconnect_0|rsp_mux_001|src_data[2]~52, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53\, inst|mm_interconnect_0|rsp_mux_001|src_data[2]~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[2]\, inst|nios2_qsys_0|d_readdata_d1[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux21~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ac~0\, inst|jtag_uart_0|ac~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~5\, inst|mm_interconnect_0|cmd_mux_002|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ac~1\, inst|jtag_uart_0|ac~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ac\, inst|jtag_uart_0|ac, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~3\, inst|mm_interconnect_0|rsp_mux_001|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~14\, inst|mm_interconnect_0|cmd_mux_001|src_payload~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~12\, inst|mm_interconnect_0|cmd_mux_001|src_payload~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[10]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16\, inst|mm_interconnect_0|rsp_mux_001|src_data[10]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17\, inst|mm_interconnect_0|rsp_mux_001|src_data[10]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[10]\, inst|nios2_qsys_0|d_readdata_d1[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[2]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22\, inst|nios2_qsys_0|M_wr_data_unfiltered[2]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[2]~5\, inst|nios2_qsys_0|M_rot_lut0[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[2]~32\, inst|nios2_qsys_0|M_rot[2]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[2]~3\, inst|nios2_qsys_0|M_shift_rot_result[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[2]\, inst|nios2_qsys_0|M_shift_rot_result[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23\, inst|nios2_qsys_0|M_wr_data_unfiltered[2]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[2]~2\, inst|nios2_qsys_0|M_mul_src1_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[3]\, inst|nios2_qsys_0|M_mul_partial_prod[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[3]\, inst|nios2_qsys_0|M_mul_result[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[3]~29\, inst|nios2_qsys_0|M_rot[3]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[3]~4\, inst|nios2_qsys_0|M_rot_lut0[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[3]~4\, inst|nios2_qsys_0|M_shift_rot_result[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[3]\, inst|nios2_qsys_0|M_shift_rot_result[3], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[3]~0\, inst|jtag_uart_0|av_readdata[3]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~14\, inst|mm_interconnect_0|rsp_mux_001|src_payload~14, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux28~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48\, inst|mm_interconnect_0|rsp_mux_001|src_data[3]~48, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49\, inst|mm_interconnect_0|rsp_mux_001|src_data[3]~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[3]\, inst|nios2_qsys_0|d_readdata_d1[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[11]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux20~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[11]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12\, inst|mm_interconnect_0|rsp_mux_001|src_data[11]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13\, inst|mm_interconnect_0|rsp_mux_001|src_data[11]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[11]\, inst|nios2_qsys_0|d_readdata_d1[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[3]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20\, inst|nios2_qsys_0|M_wr_data_unfiltered[3]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21\, inst|nios2_qsys_0|M_wr_data_unfiltered[3]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[3]~9\, inst|nios2_qsys_0|E_src1[3]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_prestep1[4]~8\, inst|nios2_qsys_0|E_rot_prestep1[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[6]~28\, inst|nios2_qsys_0|M_rot_prestep2[6]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_prestep2[6]\, inst|nios2_qsys_0|M_rot_prestep2[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[22]~19\, inst|nios2_qsys_0|M_rot[22]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[22]~57\, inst|nios2_qsys_0|M_rot[22]~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut2[6]~1\, inst|nios2_qsys_0|M_rot_lut2[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[22]~22\, inst|nios2_qsys_0|M_shift_rot_result[22]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[22]\, inst|nios2_qsys_0|M_shift_rot_result[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte2_data[6]~1\, inst|nios2_qsys_0|av_ld_byte2_data[6]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[22]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[22]~16\, inst|nios2_qsys_0|E_arith_src2[22]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src2[22]~17\, inst|nios2_qsys_0|E_arith_src2[22]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[22]~63\, inst|nios2_qsys_0|E_alu_result[22]~63, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[22]~64\, inst|nios2_qsys_0|E_alu_result[22]~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[22]\, inst|nios2_qsys_0|M_alu_result[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53\, inst|nios2_qsys_0|M_wr_data_unfiltered[22]~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[22]~54\, inst|nios2_qsys_0|M_wr_data_unfiltered[22]~54, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[22]~14\, inst|nios2_qsys_0|M_st_data[22]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[22]\, inst|nios2_qsys_0|M_st_data[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~25\, inst|mm_interconnect_0|cmd_mux_003|src_payload~25, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux9~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[22]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~12\, inst|mm_interconnect_0|rsp_mux|src_payload~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[22]~25\, inst|mm_interconnect_0|rsp_mux|src_data[22]~25, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[22]~26\, inst|mm_interconnect_0|rsp_mux|src_data[22]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[22]\, inst|nios2_qsys_0|i_readdata_d1[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[23]~27\, inst|mm_interconnect_0|rsp_mux|src_data[23]~27, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[23]\, inst|mm_interconnect_0|rsp_mux|src_data[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[23]\, inst|nios2_qsys_0|i_readdata_d1[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[24]~28\, inst|mm_interconnect_0|rsp_mux|src_data[24]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[24]\, inst|mm_interconnect_0|rsp_mux|src_data[24], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[24]\, inst|nios2_qsys_0|i_readdata_d1[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[25]~29\, inst|mm_interconnect_0|rsp_mux|src_data[25]~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[25]\, inst|mm_interconnect_0|rsp_mux|src_data[25], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[25]\, inst|nios2_qsys_0|i_readdata_d1[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[26]~30\, inst|mm_interconnect_0|rsp_mux|src_data[26]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[26]\, inst|mm_interconnect_0|rsp_mux|src_data[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[26]\, inst|nios2_qsys_0|i_readdata_d1[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a11\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[16]~16\, inst|nios2_qsys_0|E_src2_prelim[16]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[16]\, inst|nios2_qsys_0|E_src2_prelim[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[16]~8\, inst|nios2_qsys_0|M_st_data[16]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[16]\, inst|nios2_qsys_0|M_st_data[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~33\, inst|mm_interconnect_0|cmd_mux_001|src_payload~33, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[16]~18\, inst|mm_interconnect_0|rsp_mux|src_data[16]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~9\, inst|mm_interconnect_0|rsp_mux|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[16]~19\, inst|mm_interconnect_0|rsp_mux|src_data[16]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[16]\, inst|nios2_qsys_0|i_readdata_d1[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[8]~9\, inst|nios2_qsys_0|E_src2_prelim[8]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[8]\, inst|nios2_qsys_0|E_src2_prelim[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[8]~7\, inst|nios2_qsys_0|E_stw_data[8]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[8]\, inst|nios2_qsys_0|M_st_data[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~17\, inst|mm_interconnect_0|cmd_mux_003|src_payload~17, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux23~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[8]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~17\, inst|mm_interconnect_0|rsp_mux|src_payload~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[8]~44\, inst|mm_interconnect_0|rsp_mux|src_data[8]~44, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[8]~45\, inst|mm_interconnect_0|rsp_mux|src_data[8]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[8]\, inst|nios2_qsys_0|i_readdata_d1[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[20]~30\, inst|nios2_qsys_0|F_iw[20]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[20]\, inst|nios2_qsys_0|D_iw[20], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[3]~6\, inst|nios2_qsys_0|D_dst_regnum[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_dst_regnum[3]\, inst|nios2_qsys_0|E_dst_regnum[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_dst_regnum[3]\, inst|nios2_qsys_0|M_dst_regnum[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[1]~2\, inst|nios2_qsys_0|E_src2_prelim[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[1]\, inst|nios2_qsys_0|E_src2_prelim[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[1]~11\, inst|nios2_qsys_0|D_src2_imm[1]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[1]\, inst|nios2_qsys_0|E_src2_imm[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[1]~24\, inst|nios2_qsys_0|M_mul_src2[1]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[1]~1\, inst|nios2_qsys_0|M_mul_src2[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[1]~43\, inst|nios2_qsys_0|E_alu_result[1]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[1]~44\, inst|nios2_qsys_0|E_alu_result[1]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[1]\, inst|nios2_qsys_0|M_alu_result[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|monitor_ready, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~5\, inst|mm_interconnect_0|cmd_mux_001|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~4\, inst|mm_interconnect_0|cmd_mux_001|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56\, inst|mm_interconnect_0|rsp_mux_001|src_data[1]~56, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~3\, inst|mm_interconnect_0|cmd_mux_003|src_payload~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux30~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|ien_AE\, inst|jtag_uart_0|ien_AE, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[1]~2\, inst|jtag_uart_0|av_readdata[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~18\, inst|mm_interconnect_0|rsp_mux_001|src_payload~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57\, inst|mm_interconnect_0|rsp_mux_001|src_data[1]~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[1]\, inst|nios2_qsys_0|d_readdata_d1[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LessThan0~0\, inst|jtag_uart_0|LessThan0~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LessThan0~1\, inst|jtag_uart_0|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_AE\, inst|jtag_uart_0|fifo_AE, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[9]\, inst|jtag_uart_0|av_readdata[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~4\, inst|mm_interconnect_0|rsp_mux_001|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20\, inst|mm_interconnect_0|rsp_mux_001|src_data[9]~20, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux22~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21\, inst|mm_interconnect_0|rsp_mux_001|src_data[9]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[9]\, inst|nios2_qsys_0|d_readdata_d1[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[1]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24\, inst|nios2_qsys_0|M_wr_data_unfiltered[1]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[1]~35\, inst|nios2_qsys_0|M_rot[1]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[1]~6\, inst|nios2_qsys_0|M_rot_lut0[1]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[1]~2\, inst|nios2_qsys_0|M_shift_rot_result[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[1]\, inst|nios2_qsys_0|M_shift_rot_result[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25\, inst|nios2_qsys_0|M_wr_data_unfiltered[1]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[1]~1\, inst|nios2_qsys_0|M_mul_src1_nxt[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[5]\, inst|nios2_qsys_0|M_mul_partial_prod[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[5]\, inst|nios2_qsys_0|M_mul_result[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~28\, inst|mm_interconnect_0|cmd_mux_001|src_payload~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~24\, inst|mm_interconnect_0|cmd_mux_001|src_payload~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\, inst|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[5]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36\, inst|mm_interconnect_0|rsp_mux_001|src_data[5]~36, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux26~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[5]~7\, inst|jtag_uart_0|av_readdata[5]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~9\, inst|mm_interconnect_0|rsp_mux_001|src_payload~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37\, inst|mm_interconnect_0|rsp_mux_001|src_data[5]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[5]\, inst|nios2_qsys_0|d_readdata_d1[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[5]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16\, inst|nios2_qsys_0|M_wr_data_unfiltered[5]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[5]~2\, inst|nios2_qsys_0|M_rot_lut0[5]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[5]~23\, inst|nios2_qsys_0|M_rot[5]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[5]~6\, inst|nios2_qsys_0|M_shift_rot_result[5]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[5]\, inst|nios2_qsys_0|M_shift_rot_result[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17\, inst|nios2_qsys_0|M_wr_data_unfiltered[5]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[13]~2\, inst|nios2_qsys_0|M_st_data[13]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[13]~feeder\, inst|nios2_qsys_0|M_st_data[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[13]~3\, inst|nios2_qsys_0|E_stw_data[13]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[13]\, inst|nios2_qsys_0|M_st_data[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~26\, inst|mm_interconnect_0|cmd_mux_001|src_payload~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[13]~23\, inst|mm_interconnect_0|rsp_mux|src_data[13]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~11\, inst|mm_interconnect_0|rsp_mux|src_payload~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[13]~24\, inst|mm_interconnect_0|rsp_mux|src_data[13]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[13]\, inst|nios2_qsys_0|i_readdata_d1[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[23]~14\, inst|nios2_qsys_0|F_iw[23]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[23]\, inst|nios2_qsys_0|D_iw[23], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[1]~4\, inst|nios2_qsys_0|D_dst_regnum[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[1]~9\, inst|nios2_qsys_0|D_dst_regnum[1]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_dst_regnum[1]\, inst|nios2_qsys_0|E_dst_regnum[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_dst_regnum[1]\, inst|nios2_qsys_0|M_dst_regnum[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[0]~1\, inst|nios2_qsys_0|E_src2_prelim[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[0]\, inst|nios2_qsys_0|E_src2_prelim[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[8]~6\, inst|nios2_qsys_0|M_st_data[8]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[0]\, inst|nios2_qsys_0|M_st_data[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~3\, inst|mm_interconnect_0|cmd_mux_002|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift~8, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|td_shift[9], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|read_req, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|rvalid0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|r_val~0\, inst|jtag_uart_0|r_val~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_wr~0\, inst|jtag_uart_0|fifo_wr~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|fifo_wr\, inst|jtag_uart_0|fifo_wr, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, inst|jtag_uart_0|the_LT24_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[17]~38\, inst|mm_interconnect_0|rsp_mux|src_data[17]~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~14\, inst|mm_interconnect_0|rsp_mux|src_payload~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[17]~39\, inst|mm_interconnect_0|rsp_mux|src_data[17]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[17]\, inst|nios2_qsys_0|i_readdata_d1[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15\, inst|nios2_qsys_0|D_br_taken_waddr_partial[2]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[2]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[2]\, inst|nios2_qsys_0|D_pc_plus_one[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[2]~12\, inst|nios2_qsys_0|D_extra_pc[2]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[2]\, inst|nios2_qsys_0|E_extra_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[4]~37\, inst|nios2_qsys_0|E_alu_result[4]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[4]~38\, inst|nios2_qsys_0|E_alu_result[4]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[4]~39\, inst|nios2_qsys_0|E_alu_result[4]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[4]\, inst|nios2_qsys_0|M_alu_result[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal3~0\, inst|mm_interconnect_0|router_001|Equal3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src2_valid~0\, inst|mm_interconnect_0|cmd_demux_001|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|WideOr1\, inst|mm_interconnect_0|cmd_mux_002|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress\, inst|mm_interconnect_0|cmd_mux_002|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|update_grant~0\, inst|mm_interconnect_0|cmd_mux_002|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]~0\, inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|adder|full_adder.cout[1]\, inst|mm_interconnect_0|cmd_mux_002|arb|adder|full_adder.cout[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[2]\, inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~3\, inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~4\, inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux_002|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96]~feeder\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src1_valid\, inst|mm_interconnect_0|rsp_demux_002|src1_valid, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|WideOr1~0\, inst|mm_interconnect_0|rsp_mux_001|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~14\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1\, inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_transfer~0\, inst|nios2_qsys_0|av_ld_data_transfer~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_aligning_data\, inst|nios2_qsys_0|av_ld_aligning_data, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_or_div_done\, inst|nios2_qsys_0|av_ld_or_div_done, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~0\, inst|nios2_qsys_0|M_wr_data_unfiltered[31]~0, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[4]~8\, inst|jtag_uart_0|av_readdata[4]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~12\, inst|mm_interconnect_0|rsp_mux_001|src_payload~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux27~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[4]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44\, inst|mm_interconnect_0|rsp_mux_001|src_data[4]~44, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45\, inst|mm_interconnect_0|rsp_mux_001|src_data[4]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[4]\, inst|nios2_qsys_0|d_readdata_d1[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[4]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[4]~26\, inst|nios2_qsys_0|M_rot[4]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[4]~3\, inst|nios2_qsys_0|M_rot_lut0[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[4]~5\, inst|nios2_qsys_0|M_shift_rot_result[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[4]\, inst|nios2_qsys_0|M_shift_rot_result[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18\, inst|nios2_qsys_0|M_wr_data_unfiltered[4]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19\, inst|nios2_qsys_0|M_wr_data_unfiltered[4]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[12]~3\, inst|nios2_qsys_0|M_st_data[12]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[4]\, inst|nios2_qsys_0|M_st_data[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~10\, inst|mm_interconnect_0|cmd_mux_003|src_payload~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~8\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[4]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~29\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~29, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~28\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~30\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~31\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]~31, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[2]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[12]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[12]~21\, inst|mm_interconnect_0|rsp_mux|src_data[12]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~10\, inst|mm_interconnect_0|rsp_mux|src_payload~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[12]~22\, inst|mm_interconnect_0|rsp_mux|src_data[12]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[12]\, inst|nios2_qsys_0|i_readdata_d1[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[22]~13\, inst|nios2_qsys_0|F_iw[22]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[22]\, inst|nios2_qsys_0|D_iw[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[0]~5\, inst|nios2_qsys_0|D_dst_regnum[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_dst_regnum[0]\, inst|nios2_qsys_0|E_dst_regnum[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_dst_regnum[0]\, inst|nios2_qsys_0|M_dst_regnum[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_wr_data[31]\, inst|nios2_qsys_0|W_wr_data[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[31]~31\, inst|nios2_qsys_0|E_src2_prelim[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[31]\, inst|nios2_qsys_0|E_src2_prelim[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2[31]~0\, inst|nios2_qsys_0|E_src2[31]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2[31]~1\, inst|nios2_qsys_0|E_src2[31]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[31]~45\, inst|nios2_qsys_0|E_alu_result[31]~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2[31]~2\, inst|nios2_qsys_0|E_src2[31]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4\, inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5\, inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3\, inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2\, inst|nios2_qsys_0|D_ctrl_alu_signed_comparison~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_alu_signed_comparison\, inst|nios2_qsys_0|E_ctrl_alu_signed_comparison, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~16\, inst|nios2_qsys_0|Add8|auto_generated|_~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_arith_src1[31]\, inst|nios2_qsys_0|E_arith_src1[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64\, inst|nios2_qsys_0|Add8|auto_generated|result_int[32]~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[31]~46\, inst|nios2_qsys_0|E_alu_result[31]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[31]\, inst|nios2_qsys_0|M_alu_result[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut3[7]~0\, inst|nios2_qsys_0|M_rot_lut3[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[31]~48\, inst|nios2_qsys_0|M_rot[31]~48, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[31]~31\, inst|nios2_qsys_0|M_shift_rot_result[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[31]\, inst|nios2_qsys_0|M_shift_rot_result[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35\, inst|nios2_qsys_0|M_wr_data_unfiltered[31]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[31]~46\, inst|nios2_qsys_0|M_mul_partial_prod[31]~46, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[31]\, inst|nios2_qsys_0|M_mul_partial_prod[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[31]~94\, inst|nios2_qsys_0|M_mul_result[31]~94, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[31]\, inst|nios2_qsys_0|M_mul_result[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_byte3_data[7]~0\, inst|nios2_qsys_0|av_ld_byte3_data[7]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[31]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[31]~36\, inst|nios2_qsys_0|M_wr_data_unfiltered[31]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[31]~31\, inst|nios2_qsys_0|E_src1_prelim[31]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_prelim[31]\, inst|nios2_qsys_0|E_src1_prelim[31], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1[31]~15\, inst|nios2_qsys_0|M_mul_src1[31]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_right_arith~1\, inst|nios2_qsys_0|D_ctrl_shift_right_arith~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_shift_right_arith\, inst|nios2_qsys_0|E_ctrl_shift_right_arith, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_rot_fill_bit~0\, inst|nios2_qsys_0|E_rot_fill_bit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_fill_bit\, inst|nios2_qsys_0|M_rot_fill_bit, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[11]~5\, inst|nios2_qsys_0|M_rot[11]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[3]~1\, inst|nios2_qsys_0|M_rot_lut1[3]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[11]~12\, inst|nios2_qsys_0|M_shift_rot_result[11]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[11]\, inst|nios2_qsys_0|M_shift_rot_result[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[11]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4\, inst|nios2_qsys_0|M_wr_data_unfiltered[11]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5\, inst|nios2_qsys_0|M_wr_data_unfiltered[11]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[11]~1\, inst|nios2_qsys_0|D_src2_imm[11]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[11]\, inst|nios2_qsys_0|E_src2_imm[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[11]~17\, inst|nios2_qsys_0|M_mul_src2[11]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[11]~11\, inst|nios2_qsys_0|M_mul_src2[11]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[11]~13\, inst|nios2_qsys_0|E_alu_result[11]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[11]~14\, inst|nios2_qsys_0|E_alu_result[11]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[11]~15\, inst|nios2_qsys_0|E_alu_result[11]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[11]\, inst|nios2_qsys_0|M_alu_result[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~0\, inst|mm_interconnect_0|router_001|Equal2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal1~0\, inst|mm_interconnect_0|router_001|Equal1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~1\, inst|mm_interconnect_0|router_001|Equal2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src3_valid~0\, inst|mm_interconnect_0|cmd_demux_001|src3_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|cp_ready, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress\, inst|mm_interconnect_0|cmd_mux_003|packet_in_progress, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|update_grant~0\, inst|mm_interconnect_0|cmd_mux_003|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|update_grant~1\, inst|mm_interconnect_0|cmd_mux_003|update_grant~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\, inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux_003|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~15\, inst|mm_interconnect_0|rsp_mux|src_payload~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[10]~40\, inst|mm_interconnect_0|rsp_mux|src_data[10]~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[10]~41\, inst|mm_interconnect_0|rsp_mux|src_data[10]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[10]\, inst|nios2_qsys_0|i_readdata_d1[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17\, inst|nios2_qsys_0|D_br_taken_waddr_partial[3]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19\, inst|nios2_qsys_0|D_br_taken_waddr_partial[4]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23\, inst|nios2_qsys_0|D_br_taken_waddr_partial[6]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27\, inst|nios2_qsys_0|D_br_taken_waddr_partial[8]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29\, inst|nios2_qsys_0|D_br_taken_waddr_partial[9]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31\, inst|nios2_qsys_0|D_br_taken_waddr_partial[10]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[10]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add1~1\, inst|nios2_qsys_0|Add1~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add1~2\, inst|nios2_qsys_0|Add1~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[17]\, inst|nios2_qsys_0|E_iw[17], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_crst~1\, inst|nios2_qsys_0|D_ctrl_crst~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_crst\, inst|nios2_qsys_0|E_ctrl_crst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception~0\, inst|nios2_qsys_0|D_ctrl_exception~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_exception~1\, inst|nios2_qsys_0|D_ctrl_exception~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_exception\, inst|nios2_qsys_0|E_ctrl_exception, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~24, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[11]~feeder\, inst|nios2_qsys_0|E_pc[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[11]\, inst|nios2_qsys_0|E_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[11]\, inst|nios2_qsys_0|M_pipe_flush_waddr[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[11]~2\, inst|nios2_qsys_0|F_pc_nxt[11]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[11]~3\, inst|nios2_qsys_0|F_pc_nxt[11]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[11]\, inst|nios2_qsys_0|F_pc[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_plus_one[13]~26\, inst|nios2_qsys_0|F_pc_plus_one[13]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[13]~6\, inst|nios2_qsys_0|F_pc_nxt[13]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[13]~feeder\, inst|nios2_qsys_0|E_pc[13]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[13]\, inst|nios2_qsys_0|E_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~40, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[19]\, inst|nios2_qsys_0|E_iw[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[13]~42, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[13]\, inst|nios2_qsys_0|M_pipe_flush_waddr[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[13]~7\, inst|nios2_qsys_0|F_pc_nxt[13]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[13]\, inst|nios2_qsys_0|F_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[13]\, inst|nios2_qsys_0|D_pc[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_tag[3]\, inst|nios2_qsys_0|ic_fill_tag[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~0\, inst|mm_interconnect_0|router|Equal1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|src_channel~0\, inst|mm_interconnect_0|router|src_channel~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|src_data[98]~0\, inst|mm_interconnect_0|router|src_data[98]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[0]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[1]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_dest_id[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|suppress_change_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|save_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[2]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src2_valid~0\, inst|mm_interconnect_0|cmd_demux|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|adder|cout~0\, inst|mm_interconnect_0|cmd_mux_002|arb|adder|cout~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|adder|sum[1]\, inst|mm_interconnect_0|cmd_mux_002|arb|adder|sum[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2\, inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux_002|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95]~feeder\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0\, inst|mm_interconnect_0|rsp_demux_002|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src0_valid~1\, inst|mm_interconnect_0|rsp_demux_002|src0_valid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[7]~46\, inst|mm_interconnect_0|rsp_mux|src_data[7]~46, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~18\, inst|mm_interconnect_0|rsp_mux|src_payload~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[7]~47\, inst|mm_interconnect_0|rsp_mux|src_data[7]~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[7]\, inst|nios2_qsys_0|i_readdata_d1[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[19]~31\, inst|nios2_qsys_0|F_iw[19]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[19]\, inst|nios2_qsys_0|D_iw[19], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[2]~7\, inst|nios2_qsys_0|D_dst_regnum[2]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~15\, inst|nios2_qsys_0|D_wr_dst_reg~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~9\, inst|nios2_qsys_0|Equal4~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~10\, inst|nios2_qsys_0|Equal4~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~4\, inst|nios2_qsys_0|Equal4~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~5\, inst|nios2_qsys_0|Equal4~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_cmp~2\, inst|nios2_qsys_0|D_ctrl_cmp~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_br~0\, inst|nios2_qsys_0|D_ctrl_br~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~8\, inst|nios2_qsys_0|Equal4~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~13\, inst|nios2_qsys_0|D_wr_dst_reg~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~14\, inst|nios2_qsys_0|D_wr_dst_reg~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~16\, inst|nios2_qsys_0|D_wr_dst_reg~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wr_dst_reg_from_D\, inst|nios2_qsys_0|E_wr_dst_reg_from_D, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wr_dst_reg~0\, inst|nios2_qsys_0|E_wr_dst_reg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_E~0\, inst|nios2_qsys_0|D_src1_hazard_E~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_E~1\, inst|nios2_qsys_0|D_src1_hazard_E~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_E~2\, inst|nios2_qsys_0|D_src1_hazard_E~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src1_hazard_E\, inst|nios2_qsys_0|D_src1_hazard_E, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1_hazard_M\, inst|nios2_qsys_0|E_src1_hazard_M, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[14]~14\, inst|nios2_qsys_0|E_src1[14]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[12]~2\, inst|nios2_qsys_0|D_extra_pc[12]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[12]\, inst|nios2_qsys_0|E_extra_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[18]\, inst|nios2_qsys_0|E_iw[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[12]\, inst|nios2_qsys_0|E_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[12]\, inst|nios2_qsys_0|M_pipe_flush_waddr[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[12]~4\, inst|nios2_qsys_0|F_pc_nxt[12]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[12]~5\, inst|nios2_qsys_0|F_pc_nxt[12]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[12]\, inst|nios2_qsys_0|F_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[12]\, inst|nios2_qsys_0|D_pc[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_tag[2]\, inst|nios2_qsys_0|ic_fill_tag[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal2~0\, inst|mm_interconnect_0|router|Equal2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal3~0\, inst|mm_interconnect_0|router|Equal3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal3~1\, inst|mm_interconnect_0|router|Equal3~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src1_valid~0\, inst|mm_interconnect_0|cmd_demux|src1_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|always3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~feeder, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~11\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~7\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[3]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[5]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~9\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add4~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[8]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector2~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~13\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~14\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[7]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|sink_ready~0\, inst|mm_interconnect_0|cmd_demux|sink_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~0\, inst|mm_interconnect_0|cmd_demux|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0~1\, inst|mm_interconnect_0|cmd_demux|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|WideOr0\, inst|mm_interconnect_0|cmd_demux|WideOr0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_req_accepted~0\, inst|nios2_qsys_0|ic_fill_req_accepted~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3\, inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt[0]\, inst|nios2_qsys_0|ic_fill_ap_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2\, inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt[1]\, inst|nios2_qsys_0|ic_fill_ap_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1\, inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt[2]\, inst|nios2_qsys_0|ic_fill_ap_cnt[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add6~0\, inst|nios2_qsys_0|Add6~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0\, inst|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_ap_cnt[3]\, inst|nios2_qsys_0|ic_fill_ap_cnt[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_initial_offset[1]\, inst|nios2_qsys_0|ic_fill_initial_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_active_nxt~2\, inst|nios2_qsys_0|ic_fill_active_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_active_nxt~3\, inst|nios2_qsys_0|ic_fill_active_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_active_nxt~4\, inst|nios2_qsys_0|ic_fill_active_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_active\, inst|nios2_qsys_0|ic_fill_active, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_read_nxt~0\, inst|nios2_qsys_0|i_read_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_read_nxt~1\, inst|nios2_qsys_0|i_read_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_read\, inst|nios2_qsys_0|i_read, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[71]~2\, inst|mm_interconnect_0|cmd_mux|src_data[71]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_data[71]\, inst|mm_interconnect_0|cmd_mux|src_data[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][81]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][81]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][82]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~7\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][80]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][78]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~11\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][78]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][79]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][79]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][77]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][77]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~9\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][76]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2]~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[8]~21\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[8]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[9]~23\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[9]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~14\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|Add1~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|comb~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|comb~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_busy~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_busy~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_busy\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_busy, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2]~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[3]~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[3]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[4]~13\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[4]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[5]~15\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[5]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[6]~17\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[6]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[7]~19\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[7]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|burst_uncompress_byte_counter[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|LessThan0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|LessThan0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|LessThan0~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent|uncompressor|last_packet_beat~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~11\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~9\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~8\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|write, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|read, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_ocimem|waitrequest, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~19\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~7\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~10\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~13\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~16\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[10]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_addr[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~20\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add0~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~4\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~6\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~5\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~7\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[10]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[8]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|address[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[9]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~16\, inst|mm_interconnect_0|rsp_mux|src_payload~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[9]~42\, inst|mm_interconnect_0|rsp_mux|src_data[9]~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[9]~43\, inst|mm_interconnect_0|rsp_mux|src_data[9]~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[9]\, inst|nios2_qsys_0|i_readdata_d1[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[9]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[15]\, inst|nios2_qsys_0|E_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[9]~feeder\, inst|nios2_qsys_0|E_pc[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[9]\, inst|nios2_qsys_0|E_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~21\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~22\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~22, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~23\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[9]\, inst|nios2_qsys_0|M_pipe_flush_waddr[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[9]\, inst|nios2_qsys_0|F_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[9]\, inst|nios2_qsys_0|D_pc[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt~0\, inst|nios2_qsys_0|ic_tag_wraddress_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[6]\, inst|nios2_qsys_0|ic_fill_line[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[1]~0\, inst|mm_interconnect_0|rsp_mux|src_data[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~0\, inst|mm_interconnect_0|rsp_mux|src_payload~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[1]~1\, inst|mm_interconnect_0|rsp_mux|src_data[1]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[1]\, inst|nios2_qsys_0|i_readdata_d1[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~1\, inst|mm_interconnect_0|rsp_mux|src_payload~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[2]~2\, inst|mm_interconnect_0|rsp_mux|src_data[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[2]~3\, inst|mm_interconnect_0|rsp_mux|src_data[2]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[2]\, inst|nios2_qsys_0|i_readdata_d1[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[3]~12\, inst|mm_interconnect_0|rsp_mux|src_data[3]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~6\, inst|mm_interconnect_0|rsp_mux|src_payload~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[3]~13\, inst|mm_interconnect_0|rsp_mux|src_data[3]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[3]\, inst|nios2_qsys_0|i_readdata_d1[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[4]~10\, inst|mm_interconnect_0|rsp_mux|src_data[4]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~5\, inst|mm_interconnect_0|rsp_mux|src_payload~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[4]~11\, inst|mm_interconnect_0|rsp_mux|src_data[4]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[4]\, inst|nios2_qsys_0|i_readdata_d1[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[5]~8\, inst|mm_interconnect_0|rsp_mux|src_data[5]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~4\, inst|mm_interconnect_0|rsp_mux|src_payload~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[5]~9\, inst|mm_interconnect_0|rsp_mux|src_data[5]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[5]\, inst|nios2_qsys_0|i_readdata_d1[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~8\, inst|mm_interconnect_0|rsp_mux|src_payload~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[14]~16\, inst|mm_interconnect_0|rsp_mux|src_data[14]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[14]~17\, inst|mm_interconnect_0|rsp_mux|src_data[14]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[14]\, inst|nios2_qsys_0|i_readdata_d1[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~7\, inst|mm_interconnect_0|rsp_mux|src_payload~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[15]~14\, inst|mm_interconnect_0|rsp_mux|src_data[15]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[15]~15\, inst|mm_interconnect_0|rsp_mux|src_data[15]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[15]\, inst|nios2_qsys_0|i_readdata_d1[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[21]~6\, inst|mm_interconnect_0|rsp_mux|src_data[21]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~3\, inst|mm_interconnect_0|rsp_mux|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[21]~7\, inst|mm_interconnect_0|rsp_mux|src_data[21]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[21]\, inst|nios2_qsys_0|i_readdata_d1[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[21]~3\, inst|nios2_qsys_0|F_iw[21]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[21]\, inst|nios2_qsys_0|D_iw[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_dst_regnum[4]~8\, inst|nios2_qsys_0|D_dst_regnum[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_dst_regnum[4]\, inst|nios2_qsys_0|E_dst_regnum[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_dst_regnum[4]\, inst|nios2_qsys_0|M_dst_regnum[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_dst_regnum[4]\, inst|nios2_qsys_0|W_dst_regnum[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_W~0\, inst|nios2_qsys_0|D_src2_hazard_W~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_W~2\, inst|nios2_qsys_0|D_src2_hazard_W~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_W~1\, inst|nios2_qsys_0|D_src2_hazard_W~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_W\, inst|nios2_qsys_0|D_src2_hazard_W, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[10]~11\, inst|nios2_qsys_0|E_src2_prelim[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_prelim[10]\, inst|nios2_qsys_0|E_src2_prelim[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[10]~2\, inst|nios2_qsys_0|D_src2_imm[10]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[10]\, inst|nios2_qsys_0|E_src2_imm[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[10]~18\, inst|nios2_qsys_0|M_mul_src2[10]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[10]~10\, inst|nios2_qsys_0|M_mul_src2[10]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|_~2\, inst|nios2_qsys_0|Add8|auto_generated|_~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[8]\, inst|nios2_qsys_0|D_pc_plus_one[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[8]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[8]~5\, inst|nios2_qsys_0|D_extra_pc[8]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[8]\, inst|nios2_qsys_0|E_extra_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[10]~16\, inst|nios2_qsys_0|E_alu_result[10]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[10]~17\, inst|nios2_qsys_0|E_alu_result[10]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[10]~18\, inst|nios2_qsys_0|E_alu_result[10]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[10]\, inst|nios2_qsys_0|M_alu_result[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[10]~8\, inst|nios2_qsys_0|M_rot[10]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[2]~2\, inst|nios2_qsys_0|M_rot_lut1[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[10]~11\, inst|nios2_qsys_0|M_shift_rot_result[10]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[10]\, inst|nios2_qsys_0|M_shift_rot_result[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6\, inst|nios2_qsys_0|M_wr_data_unfiltered[10]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[10]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7\, inst|nios2_qsys_0|M_wr_data_unfiltered[10]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[10]~2\, inst|nios2_qsys_0|E_src1[10]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[8]\, inst|nios2_qsys_0|E_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~18\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[14]\, inst|nios2_qsys_0|E_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~19\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~20\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~20, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[8]\, inst|nios2_qsys_0|M_pipe_flush_waddr[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[8]\, inst|nios2_qsys_0|F_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[8]\, inst|nios2_qsys_0|D_pc[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[5]~4\, inst|nios2_qsys_0|ic_tag_wraddress[5]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[5]\, inst|nios2_qsys_0|ic_fill_line[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[6]~29\, inst|nios2_qsys_0|F_iw[6]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[6]\, inst|nios2_qsys_0|D_iw[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_imm[0]~12\, inst|nios2_qsys_0|D_src2_imm[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_imm[0]\, inst|nios2_qsys_0|E_src2_imm[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[0]~25\, inst|nios2_qsys_0|M_mul_src2[0]~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[0]~0\, inst|nios2_qsys_0|M_mul_src2[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0\, inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1\, inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[6]\, inst|nios2_qsys_0|E_iw[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~0\, inst|nios2_qsys_0|Equal107~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt\, inst|nios2_qsys_0|E_ctrl_wrctl_inst_nxt, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_wrctl_inst\, inst|nios2_qsys_0|E_ctrl_wrctl_inst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[8]\, inst|nios2_qsys_0|E_iw[8], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ienable_reg_irq0~0\, inst|nios2_qsys_0|M_ienable_reg_irq0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ienable_reg_irq0~1\, inst|nios2_qsys_0|M_ienable_reg_irq0~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ienable_reg_irq0\, inst|nios2_qsys_0|M_ienable_reg_irq0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_bstatus\, inst|nios2_qsys_0|E_wrctl_bstatus, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_status\, inst|nios2_qsys_0|E_wrctl_status, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[16]\, inst|nios2_qsys_0|E_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~2\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~3\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~4\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_cmp~3\, inst|nios2_qsys_0|D_ctrl_cmp~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_cmp~4\, inst|nios2_qsys_0|D_ctrl_cmp~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_cmp\, inst|nios2_qsys_0|E_ctrl_cmp, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~5\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~6\, inst|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_estatus_reg_pie\, inst|nios2_qsys_0|M_estatus_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6\, inst|nios2_qsys_0|M_status_reg_pie_inst_nxt~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie\, inst|nios2_qsys_0|M_status_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0\, inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1\, inst|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_bstatus_reg_pie\, inst|nios2_qsys_0|M_bstatus_reg_pie, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0\, inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0\, inst|nios2_qsys_0|M_ipending_reg_irq0_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ipending_reg_irq0\, inst|nios2_qsys_0|M_ipending_reg_irq0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1\, inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2\, inst|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_control_reg_rddata[0]\, inst|nios2_qsys_0|E_control_reg_rddata[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2\, inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3\, inst|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[0]\, inst|nios2_qsys_0|M_alu_result[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26\, inst|nios2_qsys_0|M_wr_data_unfiltered[0]~26, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[0]~38\, inst|nios2_qsys_0|M_rot[0]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut0[0]~7\, inst|nios2_qsys_0|M_rot_lut0[0]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[0]~1\, inst|nios2_qsys_0|M_shift_rot_result[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[0]\, inst|nios2_qsys_0|M_shift_rot_result[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27\, inst|nios2_qsys_0|M_wr_data_unfiltered[0]~27, LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|av_readdata[0]~3\, inst|jtag_uart_0|av_readdata[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_payload~20\, inst|mm_interconnect_0|rsp_mux_001|src_payload~20, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0\, inst|lt24_ctrl_0|LT24_Slave_inst|start_single~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|start_single\, inst|lt24_ctrl_0|LT24_Slave_inst|start_single, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2\, inst|lt24_ctrl_0|LT24_Slave_inst|Mux31~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|read_data[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|readdata[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60\, inst|mm_interconnect_0|rsp_mux_001|src_data[0]~60, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61\, inst|mm_interconnect_0|rsp_mux_001|src_data[0]~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_readdata_d1[0]\, inst|nios2_qsys_0|d_readdata_d1[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[0]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[0]~28\, inst|nios2_qsys_0|M_wr_data_unfiltered[0]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src1_nxt[0]~0\, inst|nios2_qsys_0|M_mul_src1_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder\, inst|nios2_qsys_0|M_mul_partial_prod[9]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_partial_prod[9]\, inst|nios2_qsys_0|M_mul_partial_prod[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_result[9]\, inst|nios2_qsys_0|M_mul_result[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[9]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8\, inst|nios2_qsys_0|M_wr_data_unfiltered[9]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[9]~11\, inst|nios2_qsys_0|M_rot[9]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[1]~3\, inst|nios2_qsys_0|M_rot_lut1[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[9]~10\, inst|nios2_qsys_0|M_shift_rot_result[9]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[9]\, inst|nios2_qsys_0|M_shift_rot_result[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9\, inst|nios2_qsys_0|M_wr_data_unfiltered[9]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src1[9]~3\, inst|nios2_qsys_0|E_src1[9]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~15\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~16\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~17\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[7]\, inst|nios2_qsys_0|M_pipe_flush_waddr[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[7]\, inst|nios2_qsys_0|F_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[7]\, inst|nios2_qsys_0|D_pc[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[4]~3\, inst|nios2_qsys_0|ic_tag_wraddress[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[4]\, inst|nios2_qsys_0|ic_fill_line[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[6]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~12\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~13\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[6]~feeder\, inst|nios2_qsys_0|E_pc[6]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[6]\, inst|nios2_qsys_0|E_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~14\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[6]\, inst|nios2_qsys_0|M_pipe_flush_waddr[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[6]\, inst|nios2_qsys_0|F_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[6]\, inst|nios2_qsys_0|D_pc[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[3]~2\, inst|nios2_qsys_0|ic_tag_wraddress[3]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[3]\, inst|nios2_qsys_0|ic_fill_line[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[12]~11\, inst|nios2_qsys_0|F_iw[12]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[12]\, inst|nios2_qsys_0|D_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[12]\, inst|nios2_qsys_0|E_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_op_eret~0\, inst|nios2_qsys_0|E_op_eret~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_hbreak_req~0\, inst|nios2_qsys_0|E_hbreak_req~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_hbreak_req\, inst|nios2_qsys_0|E_hbreak_req, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[7]~1\, inst|nios2_qsys_0|M_pipe_flush_waddr[7]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~10\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[5]\, inst|nios2_qsys_0|E_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~11\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[5]\, inst|nios2_qsys_0|M_pipe_flush_waddr[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[5]\, inst|nios2_qsys_0|F_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[5]\, inst|nios2_qsys_0|D_pc[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[2]~1\, inst|nios2_qsys_0|ic_tag_wraddress[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[2]\, inst|nios2_qsys_0|ic_fill_line[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[15]~7\, inst|nios2_qsys_0|F_iw[15]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[15]\, inst|nios2_qsys_0|D_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~1\, inst|nios2_qsys_0|Equal107~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_op_rdctl\, inst|nios2_qsys_0|D_op_rdctl, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_rdctl_inst\, inst|nios2_qsys_0|E_ctrl_rdctl_inst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result~0\, inst|nios2_qsys_0|E_alu_result~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[3]\, inst|nios2_qsys_0|D_pc_plus_one[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[3]~11\, inst|nios2_qsys_0|D_extra_pc[3]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[3]\, inst|nios2_qsys_0|E_extra_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[5]~34\, inst|nios2_qsys_0|E_alu_result[5]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[5]~35\, inst|nios2_qsys_0|E_alu_result[5]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[5]~36\, inst|nios2_qsys_0|E_alu_result[5]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[5]\, inst|nios2_qsys_0|M_alu_result[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2\, inst|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_crst\, inst|nios2_qsys_0|M_ctrl_crst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[4]~5\, inst|nios2_qsys_0|ic_tag_wraddress[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2\, inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3\, inst|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[0]\, inst|nios2_qsys_0|ic_tag_wraddress[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder\, inst|nios2_qsys_0|ic_tag_wraddress[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[1]\, inst|nios2_qsys_0|ic_tag_wraddress[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder\, inst|nios2_qsys_0|ic_tag_wraddress[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[2]\, inst|nios2_qsys_0|ic_tag_wraddress[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder\, inst|nios2_qsys_0|ic_tag_wraddress[3]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[3]\, inst|nios2_qsys_0|ic_tag_wraddress[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder\, inst|nios2_qsys_0|ic_tag_wraddress[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[4]\, inst|nios2_qsys_0|ic_tag_wraddress[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder\, inst|nios2_qsys_0|ic_tag_wraddress[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[5]\, inst|nios2_qsys_0|ic_tag_wraddress[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4\, inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5\, inst|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[6]\, inst|nios2_qsys_0|ic_tag_wraddress[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset_en~0\, inst|nios2_qsys_0|ic_fill_dp_offset_en~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_en\, inst|nios2_qsys_0|ic_fill_valid_bits_en, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[0]\, inst|nios2_qsys_0|ic_fill_valid_bits[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[1]\, inst|nios2_qsys_0|ic_fill_valid_bits[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[2]\, inst|nios2_qsys_0|ic_fill_valid_bits[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[3]\, inst|nios2_qsys_0|ic_fill_valid_bits[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[4]\, inst|nios2_qsys_0|ic_fill_valid_bits[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[5]\, inst|nios2_qsys_0|ic_fill_valid_bits[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal159~0\, inst|nios2_qsys_0|Equal159~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[6]\, inst|nios2_qsys_0|ic_fill_valid_bits[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6\, inst|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_valid_bits[7]\, inst|nios2_qsys_0|ic_fill_valid_bits[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_valid\, inst|nios2_qsys_0|W_valid, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_ctrl_crst\, inst|nios2_qsys_0|W_ctrl_crst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_inst_ram_hit~0\, inst|nios2_qsys_0|F_inst_ram_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_valid~2\, inst|nios2_qsys_0|F_ic_valid~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_valid~3\, inst|nios2_qsys_0|F_ic_valid~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_valid~0\, inst|nios2_qsys_0|F_ic_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_valid~1\, inst|nios2_qsys_0|F_ic_valid~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_inst_ram_hit~2\, inst|nios2_qsys_0|F_inst_ram_hit~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_inst_ram_hit~1\, inst|nios2_qsys_0|F_inst_ram_hit~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal155~0\, inst|nios2_qsys_0|Equal155~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_inst_ram_hit~3\, inst|nios2_qsys_0|F_inst_ram_hit~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_issue\, inst|nios2_qsys_0|F_issue, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_issue\, inst|nios2_qsys_0|D_issue, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~0\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[10]\, inst|nios2_qsys_0|E_iw[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[4]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc_plus_one[4]\, inst|nios2_qsys_0|D_pc_plus_one[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_extra_pc[4]~9\, inst|nios2_qsys_0|D_extra_pc[4]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_extra_pc[4]\, inst|nios2_qsys_0|E_extra_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~6\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~7\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[4]~feeder\, inst|nios2_qsys_0|E_pc[4]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[4]\, inst|nios2_qsys_0|E_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[4]\, inst|nios2_qsys_0|M_pipe_flush_waddr[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[4]\, inst|nios2_qsys_0|F_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[4]\, inst|nios2_qsys_0|D_pc[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress[1]~0\, inst|nios2_qsys_0|ic_tag_wraddress[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[1]\, inst|nios2_qsys_0|ic_fill_line[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_taken_waddr_partial[3]\, inst|nios2_qsys_0|D_br_taken_waddr_partial[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[3]\, inst|nios2_qsys_0|E_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~4\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[9]\, inst|nios2_qsys_0|E_iw[9], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~5\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[3]\, inst|nios2_qsys_0|M_pipe_flush_waddr[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2\, inst|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[3]\, inst|nios2_qsys_0|F_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[3]\, inst|nios2_qsys_0|D_pc[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_tag_wraddress_nxt~1\, inst|nios2_qsys_0|ic_tag_wraddress_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_line[0]\, inst|nios2_qsys_0|ic_fill_line[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[16]~9\, inst|nios2_qsys_0|F_iw[16]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[16]\, inst|nios2_qsys_0|D_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~5\, inst|nios2_qsys_0|D_ctrl_retaddr~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~6\, inst|nios2_qsys_0|D_ctrl_retaddr~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_retaddr~4\, inst|nios2_qsys_0|D_ctrl_retaddr~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_retaddr\, inst|nios2_qsys_0|E_ctrl_retaddr, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[14]~7\, inst|nios2_qsys_0|E_alu_result[14]~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[14]~8\, inst|nios2_qsys_0|E_alu_result[14]~8, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[14]~9\, inst|nios2_qsys_0|E_alu_result[14]~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[14]\, inst|nios2_qsys_0|M_alu_result[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot[14]~44\, inst|nios2_qsys_0|M_rot[14]~44, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_rot_lut1[6]~6\, inst|nios2_qsys_0|M_rot_lut1[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[14]~15\, inst|nios2_qsys_0|M_shift_rot_result[14]~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_result[14]\, inst|nios2_qsys_0|M_shift_rot_result[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|av_ld_data_aligned_or_div[14]\, inst|nios2_qsys_0|av_ld_data_aligned_or_div[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31\, inst|nios2_qsys_0|M_wr_data_unfiltered[14]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_wr_data_unfiltered[14]~32\, inst|nios2_qsys_0|M_wr_data_unfiltered[14]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_stw_data[14]~2\, inst|nios2_qsys_0|E_stw_data[14]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[14]\, inst|nios2_qsys_0|M_st_data[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~8\, inst|mm_interconnect_0|cmd_mux_003|src_payload~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal1~4\, inst|mm_interconnect_0|router_002|Equal1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~12\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[14]~39\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[14]~39, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[14]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~11\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[15]~41\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[15]~41, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[15]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal1~3\, inst|mm_interconnect_0|router_002|Equal1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[11]~9\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[11]~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~7\, inst|mm_interconnect_0|router_002|Equal2~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~6\, inst|mm_interconnect_0|router_002|Equal2~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~8\, inst|mm_interconnect_0|router_002|Equal2~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~9\, inst|mm_interconnect_0|router_002|Equal2~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~10\, inst|mm_interconnect_0|router_002|Equal2~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~11\, inst|mm_interconnect_0|router_002|Equal2~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[12]~8\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[12]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal1~0\, inst|mm_interconnect_0|router_002|Equal1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[15]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|uav_address[15]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal1~1\, inst|mm_interconnect_0|router_002|Equal1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal1~2\, inst|mm_interconnect_0|router_002|Equal1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[0]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_dest_id[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|nonposted_cmd_accepted~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[2]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|src2_valid~0\, inst|mm_interconnect_0|cmd_demux_002|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[2]~0\, inst|mm_interconnect_0|cmd_mux_002|arb|grant[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|arb|grant[2]~1\, inst|mm_interconnect_0|cmd_mux_002|arb|grant[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|saved_grant[2]\, inst|mm_interconnect_0|cmd_mux_002|saved_grant[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_002|src_payload~0\, inst|mm_interconnect_0|cmd_mux_002|src_payload~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~11\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~11, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][81], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~5\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~7\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~10\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~3\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|comb~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|comb~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~9\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7]~19\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7]~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~21\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[8]~21, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~2\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~6\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~8\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~10\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[8]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[9]~23\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[9]~23, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~14\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[9]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~12\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~10\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4]~13\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4]~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~15\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~17\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6]~17, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|LessThan0~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|LessThan0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|LessThan0~1\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|LessThan0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~0\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~4\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~13\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]\, inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][113]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][113]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][113]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~13\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][113]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~4\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][113], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|WideOr1\, inst|mm_interconnect_0|rsp_mux|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~3\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|response_sink_accepted~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~1\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|nonposted_cmd_accepted, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[1]~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|Add0~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[1]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|pending_response_count[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~1\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|has_pending_responses, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[1]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src1_valid~1\, inst|mm_interconnect_0|cmd_demux|src1_valid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|WideOr1~0\, inst|mm_interconnect_0|cmd_mux_001|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|WideOr1\, inst|mm_interconnect_0|cmd_mux_001|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|update_grant~0\, inst|mm_interconnect_0|cmd_mux_001|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[1]\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|full_adder.cout[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2]\, inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~0\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~0\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~1\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[2]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload[0]\, inst|mm_interconnect_0|cmd_mux_001|src_payload[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|next_state~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideOr0~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector3~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69], LT24_Controller, 1
instance = comp, \inst|onchip_memory2_0|wren~0\, inst|onchip_memory2_0|wren~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[11]~20\, inst|mm_interconnect_0|rsp_mux|src_data[11]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[11]\, inst|mm_interconnect_0|rsp_mux|src_data[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[11]\, inst|nios2_qsys_0|i_readdata_d1[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[26]~17\, inst|nios2_qsys_0|F_iw[26]~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[26]\, inst|nios2_qsys_0|D_iw[26], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_E~1\, inst|nios2_qsys_0|D_src2_hazard_E~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_E~0\, inst|nios2_qsys_0|D_src2_hazard_E~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_E~2\, inst|nios2_qsys_0|D_src2_hazard_E~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_src2_hazard_E\, inst|nios2_qsys_0|D_src2_hazard_E, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_src2_hazard_M\, inst|nios2_qsys_0|E_src2_hazard_M, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[14]~1\, inst|nios2_qsys_0|M_st_data[14]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_data[6]\, inst|nios2_qsys_0|M_st_data[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~14\, inst|mm_interconnect_0|cmd_mux_003|src_payload~14, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|address_dma[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~6\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|Add0~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[6]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_translator|address_register[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~3\, inst|mm_interconnect_0|router_002|Equal2~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~4\, inst|mm_interconnect_0|router_002|Equal2~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~1\, inst|mm_interconnect_0|router_002|Equal2~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~0\, inst|mm_interconnect_0|router_002|Equal2~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~2\, inst|mm_interconnect_0|router_002|Equal2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|Equal2~5\, inst|mm_interconnect_0|router_002|Equal2~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|suppress_change_dest_id~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|suppress_change_dest_id~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_waitrequest~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_waitrequest~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_waitrequest~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_agent|av_waitrequest~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector33~1\, inst|lt24_ctrl_0|LT24_Master_inst|Selector33~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector33~2\, inst|lt24_ctrl_0|LT24_Master_inst|Selector33~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_REQUEST, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_002|src_channel[1]~0\, inst|mm_interconnect_0|router_002|src_channel[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|src1_valid~0\, inst|mm_interconnect_0|cmd_demux_002|src1_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~3\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~4\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_data[71]\, inst|mm_interconnect_0|cmd_mux_001|src_data[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src0_valid~0\, inst|mm_interconnect_0|rsp_demux_001|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src0_valid~1\, inst|mm_interconnect_0|rsp_demux_001|src0_valid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[6]~48\, inst|mm_interconnect_0|rsp_mux|src_data[6]~48, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~19\, inst|mm_interconnect_0|rsp_mux|src_payload~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[6]~49\, inst|mm_interconnect_0|rsp_mux|src_data[6]~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[6]\, inst|nios2_qsys_0|i_readdata_d1[6], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[7]~28\, inst|nios2_qsys_0|F_iw[7]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[7]\, inst|nios2_qsys_0|D_iw[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[7]\, inst|nios2_qsys_0|E_iw[7], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[1]~feeder\, inst|nios2_qsys_0|E_pc[1]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[1]\, inst|nios2_qsys_0|E_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~34, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~36, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[1]\, inst|nios2_qsys_0|M_pipe_flush_waddr[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[1]\, inst|nios2_qsys_0|F_pc[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[2]~feeder\, inst|nios2_qsys_0|E_pc[2]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[2]\, inst|nios2_qsys_0|E_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~38, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[2]\, inst|nios2_qsys_0|M_pipe_flush_waddr[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[2]\, inst|nios2_qsys_0|F_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[2]\, inst|nios2_qsys_0|D_pc[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_initial_offset[2]\, inst|nios2_qsys_0|ic_fill_initial_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1\, inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2\, inst|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset[2]\, inst|nios2_qsys_0|ic_fill_dp_offset[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[3]~6\, inst|nios2_qsys_0|F_iw[3]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[3]\, inst|nios2_qsys_0|D_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[3]\, inst|nios2_qsys_0|E_iw[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[2]\, inst|nios2_qsys_0|E_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[5]~feeder\, inst|nios2_qsys_0|E_iw[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[5]\, inst|nios2_qsys_0|E_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal132~0\, inst|nios2_qsys_0|Equal132~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal132~1\, inst|nios2_qsys_0|Equal132~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_invalidate_i~0\, inst|nios2_qsys_0|E_ctrl_invalidate_i~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_invalidate_i~1\, inst|nios2_qsys_0|E_ctrl_invalidate_i~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_invalidate_i~2\, inst|nios2_qsys_0|E_ctrl_invalidate_i~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_invalidate_i\, inst|nios2_qsys_0|M_ctrl_invalidate_i, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_prevent_refill_nxt\, inst|nios2_qsys_0|ic_fill_prevent_refill_nxt, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_prevent_refill\, inst|nios2_qsys_0|ic_fill_prevent_refill, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw_valid\, inst|nios2_qsys_0|D_iw_valid, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~5\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~1\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~3\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~2\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~0\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line~4\, inst|nios2_qsys_0|F_ic_fill_same_tag_line~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_fill_same_tag_line\, inst|nios2_qsys_0|F_ic_fill_same_tag_line, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ic_fill_same_tag_line\, inst|nios2_qsys_0|D_ic_fill_same_tag_line, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ic_fill_starting~0\, inst|nios2_qsys_0|D_ic_fill_starting~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ic_fill_starting~1\, inst|nios2_qsys_0|D_ic_fill_starting~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ic_fill_starting_d1~0\, inst|nios2_qsys_0|D_ic_fill_starting_d1~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ic_fill_starting_d1\, inst|nios2_qsys_0|D_ic_fill_starting_d1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0\, inst|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset[1]\, inst|nios2_qsys_0|ic_fill_dp_offset[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[4]~5\, inst|nios2_qsys_0|F_iw[4]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[4]\, inst|nios2_qsys_0|D_iw[4], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~0\, inst|nios2_qsys_0|Equal4~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_br_pred_taken~0\, inst|nios2_qsys_0|D_br_pred_taken~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_kill\, inst|nios2_qsys_0|F_kill, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_kill\, inst|nios2_qsys_0|D_kill, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_kill~2\, inst|nios2_qsys_0|F_kill~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~32, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[0]~feeder\, inst|nios2_qsys_0|E_pc[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[0]\, inst|nios2_qsys_0|E_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[0]\, inst|nios2_qsys_0|M_pipe_flush_waddr[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1\, inst|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[0]\, inst|nios2_qsys_0|F_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[0]\, inst|nios2_qsys_0|D_pc[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_initial_offset[0]\, inst|nios2_qsys_0|ic_fill_initial_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3\, inst|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_dp_offset[0]\, inst|nios2_qsys_0|ic_fill_dp_offset[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[0]~2\, inst|nios2_qsys_0|F_iw[0]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[0]\, inst|nios2_qsys_0|D_iw[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_wr_dst_reg~17\, inst|nios2_qsys_0|D_wr_dst_reg~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2\, inst|nios2_qsys_0|D_ctrl_src2_choose_imm~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_src2_choose_imm\, inst|nios2_qsys_0|E_ctrl_src2_choose_imm, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[6]~30\, inst|nios2_qsys_0|M_mul_src2[6]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_mul_src2[6]~6\, inst|nios2_qsys_0|M_mul_src2[6]~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[6]~28\, inst|nios2_qsys_0|E_alu_result[6]~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[6]~29\, inst|nios2_qsys_0|E_alu_result[6]~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_alu_result[6]~30\, inst|nios2_qsys_0|E_alu_result[6]~30, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_alu_result[6]\, inst|nios2_qsys_0|M_alu_result[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src1_valid~2\, inst|mm_interconnect_0|cmd_demux_001|src1_valid~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src1_valid~3\, inst|mm_interconnect_0|cmd_demux_001|src1_valid~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src1_valid~4\, inst|mm_interconnect_0|cmd_demux_001|src1_valid~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum[1]\, inst|mm_interconnect_0|cmd_mux_001|arb|adder|sum[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2\, inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux_001|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_001|src_payload~1\, inst|mm_interconnect_0|cmd_mux_001|src_payload~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Selector1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|WideNor0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~19\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~19, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~7\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~9, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~10\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~13\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~13, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~15, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8]\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~16\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Add1~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|Equal0~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_bytecount_reg_zero, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~6\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~7\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~7, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~4\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0\, inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2\, inst|mm_interconnect_0|nios2_qsys_0_data_master_agent|av_readdatavalid~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router_001|Equal2~2\, inst|mm_interconnect_0|router_001|Equal2~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~0\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~5\, inst|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~1\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~2\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|sink_ready~3\, inst|mm_interconnect_0|cmd_demux_001|sink_ready~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|WideOr0~0\, inst|mm_interconnect_0|cmd_demux_001|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\, inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1\, inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\, inst|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~0\, inst|mm_interconnect_0|cmd_mux|src_payload~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~18\, inst|mm_interconnect_0|cmd_mux_003|src_payload~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent|rf_source_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_payload~2\, inst|mm_interconnect_0|rsp_mux|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[0]~4\, inst|mm_interconnect_0|rsp_mux|src_data[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux|src_data[0]~5\, inst|mm_interconnect_0|rsp_mux|src_data[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdata_d1[0]\, inst|nios2_qsys_0|i_readdata_d1[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[5]~4\, inst|nios2_qsys_0|F_iw[5]~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[5]\, inst|nios2_qsys_0|D_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_right_arith~0\, inst|nios2_qsys_0|D_ctrl_shift_right_arith~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_rot~6\, inst|nios2_qsys_0|D_ctrl_shift_rot~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~3\, inst|nios2_qsys_0|Equal107~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_shift_rot~5\, inst|nios2_qsys_0|D_ctrl_shift_rot~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_shift_rot\, inst|nios2_qsys_0|E_ctrl_shift_rot, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1\, inst|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_cnt[0]\, inst|nios2_qsys_0|M_shift_rot_cnt[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0\, inst|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_cnt[1]\, inst|nios2_qsys_0|M_shift_rot_cnt[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_stall_nxt~0\, inst|nios2_qsys_0|M_shift_rot_stall_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_stall_nxt~1\, inst|nios2_qsys_0|M_shift_rot_stall_nxt~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_shift_rot_stall\, inst|nios2_qsys_0|M_shift_rot_stall, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\, inst|nios2_qsys_0|LT24_System_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[13]~12\, inst|nios2_qsys_0|F_iw[13]~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[13]\, inst|nios2_qsys_0|D_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~17\, inst|nios2_qsys_0|D_ctrl_alu_subtract~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~18\, inst|nios2_qsys_0|D_ctrl_alu_subtract~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~3\, inst|nios2_qsys_0|Equal4~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_alu_subtract~16\, inst|nios2_qsys_0|D_ctrl_alu_subtract~16, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_alu_subtract\, inst|nios2_qsys_0|E_ctrl_alu_subtract, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66\, inst|nios2_qsys_0|Add8|auto_generated|result_int[33]~66, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~1\, inst|nios2_qsys_0|Add13~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~3\, inst|nios2_qsys_0|Add13~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~5\, inst|nios2_qsys_0|Add13~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~7\, inst|nios2_qsys_0|Add13~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~9\, inst|nios2_qsys_0|Add13~9, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~11\, inst|nios2_qsys_0|Add13~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~13\, inst|nios2_qsys_0|Add13~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~15\, inst|nios2_qsys_0|Add13~15, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~17\, inst|nios2_qsys_0|Add13~17, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~19\, inst|nios2_qsys_0|Add13~19, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~21\, inst|nios2_qsys_0|Add13~21, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~23\, inst|nios2_qsys_0|Add13~23, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~25\, inst|nios2_qsys_0|Add13~25, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~27\, inst|nios2_qsys_0|Add13~27, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~29\, inst|nios2_qsys_0|Add13~29, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~31\, inst|nios2_qsys_0|Add13~31, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~33\, inst|nios2_qsys_0|Add13~33, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~35\, inst|nios2_qsys_0|Add13~35, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~37\, inst|nios2_qsys_0|Add13~37, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~39\, inst|nios2_qsys_0|Add13~39, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~41\, inst|nios2_qsys_0|Add13~41, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~43\, inst|nios2_qsys_0|Add13~43, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~45\, inst|nios2_qsys_0|Add13~45, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~47\, inst|nios2_qsys_0|Add13~47, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~49\, inst|nios2_qsys_0|Add13~49, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~51\, inst|nios2_qsys_0|Add13~51, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~53\, inst|nios2_qsys_0|Add13~53, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~55\, inst|nios2_qsys_0|Add13~55, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~57\, inst|nios2_qsys_0|Add13~57, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~59\, inst|nios2_qsys_0|Add13~59, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~61\, inst|nios2_qsys_0|Add13~61, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~63\, inst|nios2_qsys_0|Add13~63, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Add13~64\, inst|nios2_qsys_0|Add13~64, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_br_result~0\, inst|nios2_qsys_0|E_br_result~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_br_cond\, inst|nios2_qsys_0|E_ctrl_br_cond, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_iw[21]\, inst|nios2_qsys_0|E_iw[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_nxt~2\, inst|nios2_qsys_0|M_pipe_flush_nxt~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~2\, inst|nios2_qsys_0|Equal107~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal107~4\, inst|nios2_qsys_0|Equal107~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7\, inst|nios2_qsys_0|D_ctrl_flush_pipe_always~7, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_flush_pipe_always\, inst|nios2_qsys_0|E_ctrl_flush_pipe_always, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_valid_from_D\, inst|nios2_qsys_0|E_valid_from_D, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_nxt~3\, inst|nios2_qsys_0|M_pipe_flush_nxt~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush\, inst|nios2_qsys_0|M_pipe_flush, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_valid~0\, inst|nios2_qsys_0|E_valid~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_valid~1\, inst|nios2_qsys_0|E_valid~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_valid_from_E\, inst|nios2_qsys_0|M_valid_from_E, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_stall~0\, inst|nios2_qsys_0|W_stall~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_status_reg_pie~0\, inst|nios2_qsys_0|M_status_reg_pie~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_read_nxt~0\, inst|nios2_qsys_0|d_read_nxt~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_read_nxt\, inst|nios2_qsys_0|d_read_nxt, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_read\, inst|nios2_qsys_0|d_read, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_st_stall~0\, inst|nios2_qsys_0|M_st_stall~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|W_stall\, inst|nios2_qsys_0|W_stall, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[1]~0\, inst|nios2_qsys_0|F_iw[1]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[1]\, inst|nios2_qsys_0|D_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_st~0\, inst|nios2_qsys_0|D_ctrl_st~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_st\, inst|nios2_qsys_0|E_ctrl_st, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_write_nxt\, inst|nios2_qsys_0|d_write_nxt, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|d_write\, inst|nios2_qsys_0|d_write, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~2\, inst|mm_interconnect_0|cmd_mux|src_payload~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[69], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~14\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][70], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|av_readdatavalid~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|i_readdatavalid_d1\, inst|nios2_qsys_0|i_readdatavalid_d1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[18]~18\, inst|nios2_qsys_0|F_iw[18]~18, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[18]\, inst|nios2_qsys_0|D_iw[18], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~0\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~1\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_pc[10]\, inst|nios2_qsys_0|E_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~2\, inst|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_pipe_flush_waddr[10]\, inst|nios2_qsys_0|M_pipe_flush_waddr[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[10]~0\, inst|nios2_qsys_0|F_pc_nxt[10]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc_nxt[10]~1\, inst|nios2_qsys_0|F_pc_nxt[10]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_pc[10]\, inst|nios2_qsys_0|F_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_pc[10]\, inst|nios2_qsys_0|D_pc[10], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|ic_fill_tag[0]\, inst|nios2_qsys_0|ic_fill_tag[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|router|Equal1~1\, inst|mm_interconnect_0|router|Equal1~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[0]\, inst|mm_interconnect_0|nios2_qsys_0_instruction_master_limiter|last_channel[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux|src0_valid~0\, inst|mm_interconnect_0|cmd_demux|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0\, inst|mm_interconnect_0|cmd_demux_001|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1]\, inst|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~3\, inst|mm_interconnect_0|cmd_mux|arb|grant[0]~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[0]~4\, inst|mm_interconnect_0|cmd_mux|arb|grant[0]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[0]\, inst|mm_interconnect_0|cmd_mux|saved_grant[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|WideOr1~0\, inst|mm_interconnect_0|cmd_mux|WideOr1~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|WideOr1\, inst|mm_interconnect_0|cmd_mux|WideOr1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|update_grant~0\, inst|mm_interconnect_0|cmd_mux|update_grant~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]\, inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[2]~0\, inst|mm_interconnect_0|cmd_mux|arb|grant[2]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[2]~1\, inst|mm_interconnect_0|cmd_mux|arb|grant[2]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[2]\, inst|mm_interconnect_0|cmd_mux|saved_grant[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|sink_ready~0\, inst|mm_interconnect_0|cmd_demux_002|sink_ready~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|WideOr0~0\, inst|mm_interconnect_0|cmd_demux_002|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|WideOr0\, inst|mm_interconnect_0|cmd_demux_002|WideOr0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[0]~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[0]~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_002|src2_valid~0\, inst|mm_interconnect_0|rsp_demux_002|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux_001|src2_valid~0\, inst|mm_interconnect_0|rsp_demux_001|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~2\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~3\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_demux|src2_valid~0\, inst|mm_interconnect_0|rsp_demux|src2_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~5\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|response_sink_accepted~5, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[1]~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|Add0~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|Add0~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[1]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|pending_response_count[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses~0\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses~1\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses~1, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|has_pending_responses, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[0]\, inst|mm_interconnect_0|lt24_ctrl_0_avalon_master_limiter|last_channel[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_demux_002|src0_valid~0\, inst|mm_interconnect_0|cmd_demux_002|src0_valid~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|adder|cout~0\, inst|mm_interconnect_0|cmd_mux|arb|adder|cout~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|adder|sum[1]\, inst|mm_interconnect_0|cmd_mux|arb|adder|sum[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|arb|grant[1]~2\, inst|mm_interconnect_0|cmd_mux|arb|grant[1]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux|src_payload~3\, inst|mm_interconnect_0|cmd_mux|src_payload~3, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3]\, inst|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[3]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|writedata[3], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|wait_for_one_post_bret_inst~0\, inst|nios2_qsys_0|wait_for_one_post_bret_inst~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|wait_for_one_post_bret_inst~1\, inst|nios2_qsys_0|wait_for_one_post_bret_inst~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|wait_for_one_post_bret_inst\, inst|nios2_qsys_0|wait_for_one_post_bret_inst, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|break_on_reset, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|jtag_break, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl1[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|xbrk_ctrl0[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break_hit~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_xbrk|xbrk_break, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[75], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[74]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk1[74], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[75], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[74]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|dbrk0[74], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_dbrk|dbrk_break, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_req~0\, inst|nios2_qsys_0|hbreak_req~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_req~1\, inst|nios2_qsys_0|hbreak_req~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0\, inst|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|latched_oci_tb_hbreak_req\, inst|nios2_qsys_0|latched_oci_tb_hbreak_req, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[16]~0\, inst|nios2_qsys_0|D_iw[16]~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|F_iw[2]~1\, inst|nios2_qsys_0|F_iw[2]~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_iw[2]\, inst|nios2_qsys_0|D_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|Equal4~1\, inst|nios2_qsys_0|Equal4~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_op_rdctl~0\, inst|nios2_qsys_0|D_op_rdctl~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_break~0\, inst|nios2_qsys_0|D_ctrl_break~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|D_ctrl_break~1\, inst|nios2_qsys_0|D_ctrl_break~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|E_ctrl_break\, inst|nios2_qsys_0|E_ctrl_break, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_ctrl_break\, inst|nios2_qsys_0|M_ctrl_break, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[5]~feeder\, inst|nios2_qsys_0|M_iw[5]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[5]\, inst|nios2_qsys_0|M_iw[5], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[12]\, inst|nios2_qsys_0|M_iw[12], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[11]~feeder\, inst|nios2_qsys_0|M_iw[11]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[11]\, inst|nios2_qsys_0|M_iw[11], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~1\, inst|nios2_qsys_0|hbreak_enabled~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[2]\, inst|nios2_qsys_0|M_iw[2], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[1]\, inst|nios2_qsys_0|M_iw[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[0]\, inst|nios2_qsys_0|M_iw[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~2\, inst|nios2_qsys_0|hbreak_enabled~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[15]\, inst|nios2_qsys_0|M_iw[15], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[14]~feeder\, inst|nios2_qsys_0|M_iw[14]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[14]\, inst|nios2_qsys_0|M_iw[14], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[13]\, inst|nios2_qsys_0|M_iw[13], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[16]~feeder\, inst|nios2_qsys_0|M_iw[16]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|M_iw[16]\, inst|nios2_qsys_0|M_iw[16], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~0\, inst|nios2_qsys_0|hbreak_enabled~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~3\, inst|nios2_qsys_0|hbreak_enabled~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled~4\, inst|nios2_qsys_0|hbreak_enabled~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|hbreak_enabled\, inst|nios2_qsys_0|hbreak_enabled, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~1, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~2, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~3, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~4, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~6, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[0], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~13, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~14, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[1]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[1], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype~0, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|trigbrktype, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~11, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~12, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[0], LT24_Controller, 1
instance = comp, \inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\, inst|jtag_uart_0|LT24_System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, LT24_Controller, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg~28, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[21]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_break|break_readreg[21], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~59, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr~60, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_tck|sr[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder, LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_jtag_debug_module_wrapper|the_LT24_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], LT24_Controller, 1
instance = comp, \inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest\, inst|nios2_qsys_0|the_LT24_System_nios2_qsys_0_nios2_oci|the_LT24_System_nios2_qsys_0_nios2_oci_debug|resetrequest, LT24_Controller, 1
instance = comp, \KEY_n[0]~input\, KEY_n[0]~input, LT24_Controller, 1
instance = comp, \inst|rst_controller|merged_reset~0\, inst|rst_controller|merged_reset~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|merged_reset~0clkctrl\, inst|rst_controller|merged_reset~0clkctrl, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\, inst|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[0]\, inst|rst_controller|altera_reset_synchronizer_int_chain[0], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[1]\, inst|rst_controller|altera_reset_synchronizer_int_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[2]\, inst|rst_controller|altera_reset_synchronizer_int_chain[2], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[3]\, inst|rst_controller|r_sync_rst_chain[3], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~1\, inst|rst_controller|r_sync_rst_chain~1, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[2]\, inst|rst_controller|r_sync_rst_chain[2], LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain~0\, inst|rst_controller|r_sync_rst_chain~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst_chain[1]\, inst|rst_controller|r_sync_rst_chain[1], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[3]\, inst|rst_controller|altera_reset_synchronizer_int_chain[3], LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|altera_reset_synchronizer_int_chain[4]\, inst|rst_controller|altera_reset_synchronizer_int_chain[4], LT24_Controller, 1
instance = comp, \inst|rst_controller|WideOr0~0\, inst|rst_controller|WideOr0~0, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst\, inst|rst_controller|r_sync_rst, LT24_Controller, 1
instance = comp, \inst|rst_controller|r_sync_rst~clkctrl\, inst|rst_controller|r_sync_rst~clkctrl, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0\, inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|saved_grant[1]\, inst|mm_interconnect_0|cmd_mux_003|saved_grant[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|cmd_mux_003|src_payload~0\, inst|mm_interconnect_0|cmd_mux_003|src_payload~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector34~0\, inst|lt24_ctrl_0|LT24_Master_inst|Selector34~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.READ_AVAILABLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~98\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~98, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~36\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]~36, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~38\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]~38, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~40\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]~40, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~42\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]~42, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~44\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]~44, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~46\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]~46, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~48\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]~48, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~50\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]~50, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~52\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]~52, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~54\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]~54, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~56\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]~56, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~58\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]~58, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~60\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]~60, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~62\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]~62, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~64\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]~64, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~66\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]~66, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~68\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]~68, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~70\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]~70, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~72\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]~72, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~74\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]~74, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[20]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~76\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]~76, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~78\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]~78, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[22]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~80\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]~80, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~82\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]~82, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~84\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]~84, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~86\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]~86, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~88\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]~88, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~90\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]~90, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~92\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]~92, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~94\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]~94, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[30]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~96\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]~96, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31]~feeder\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31]\, inst|lt24_ctrl_0|LT24_Slave_inst|len_dma[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31]\, inst|lt24_ctrl_0|LT24_Master_inst|len_dma_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4\, inst|lt24_ctrl_0|LT24_Master_inst|Equal0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector33~0\, inst|lt24_ctrl_0|LT24_Master_inst|Selector33~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector32~6\, inst|lt24_ctrl_0|LT24_Master_inst|Selector32~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE\, inst|lt24_ctrl_0|LT24_Master_inst|state_reg.IDLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector32~5\, inst|lt24_ctrl_0|LT24_Master_inst|Selector32~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector25~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_AVAILABLE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0\, inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n\, inst|lt24_ctrl_0|LT24_Slave_inst|data_cmd_n, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector22~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_CMD, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~94, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0\, inst|lt24_ctrl_0|LT24_Interface_inst|WideOr3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[0]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[1]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~95, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[2]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~91, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[3]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~93, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[4]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~92, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[5]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~90, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[6]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~89, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[7]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~17, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~88, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[8]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~19, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~87, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[9]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~21, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~86, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[10]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~23, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~85, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[11]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~25, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~84, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[12]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~27, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~83, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[13]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~29, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~82, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[14]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~31, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~81, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[15]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~33, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~80, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[16]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~35, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~79, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[17]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[17], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~37, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~78, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[18]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[18], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~39, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~77, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[19]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[19], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~41, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~76, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[20]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[20], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~43, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~75, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[21]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[21], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~45, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~74, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[22]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[22], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~47, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~73, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[23]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[23], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~49, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~72, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[24]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[24], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~51, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~71, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[25]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[25], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~53, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~70, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[26]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[26], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~55, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~69, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[27]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[27], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~57, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~68, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[28]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[28], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~59, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~67, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[29]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[29], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~61, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~66, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[30]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[30], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~63, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65\, inst|lt24_ctrl_0|LT24_Interface_inst|Add0~65, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31]\, inst|lt24_ctrl_0|LT24_Interface_inst|counter_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_WRITE, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.WRITE_DATA, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~6\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector24~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.DMA_TRANSFER, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector23~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|Selector32~4\, inst|lt24_ctrl_0|LT24_Master_inst|Selector32~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[0]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~5\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~7\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector21~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE\, inst|lt24_ctrl_0|LT24_Interface_inst|state_reg.IDLE, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[0]~6\, inst|mm_interconnect_0|rsp_mux_002|src_data[0]~6, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[0]~7\, inst|mm_interconnect_0|rsp_mux_002|src_data[0]~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[0], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[16]~18\, inst|mm_interconnect_0|rsp_mux_002|src_data[16]~18, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[16]~19\, inst|mm_interconnect_0|rsp_mux_002|src_data[16]~19, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[16], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5]\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_a[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]~0, LT24_Controller, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[1]~4\, inst|mm_interconnect_0|rsp_mux_002|src_data[1]~4, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[1]~5\, inst|mm_interconnect_0|rsp_mux_002|src_data[1]~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[1], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[2]~2\, inst|mm_interconnect_0|rsp_mux_002|src_data[2]~2, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[2]~3\, inst|mm_interconnect_0|rsp_mux_002|src_data[2]~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[2], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[3]~0\, inst|mm_interconnect_0|rsp_mux_002|src_data[3]~0, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[3]~1\, inst|mm_interconnect_0|rsp_mux_002|src_data[3]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[3], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[4]~8\, inst|mm_interconnect_0|rsp_mux_002|src_data[4]~8, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[4]~9\, inst|mm_interconnect_0|rsp_mux_002|src_data[4]~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[4], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[5]~20\, inst|mm_interconnect_0|rsp_mux_002|src_data[5]~20, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[5]~21\, inst|mm_interconnect_0|rsp_mux_002|src_data[5]~21, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[5], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[6]~24\, inst|mm_interconnect_0|rsp_mux_002|src_data[6]~24, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[6]~25\, inst|mm_interconnect_0|rsp_mux_002|src_data[6]~25, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[6], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[7]~28\, inst|mm_interconnect_0|rsp_mux_002|src_data[7]~28, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[7]~29\, inst|mm_interconnect_0|rsp_mux_002|src_data[7]~29, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[7], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[8]~30\, inst|mm_interconnect_0|rsp_mux_002|src_data[8]~30, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[8]~31\, inst|mm_interconnect_0|rsp_mux_002|src_data[8]~31, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[8], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[9]~32\, inst|mm_interconnect_0|rsp_mux_002|src_data[9]~32, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[9]~33\, inst|mm_interconnect_0|rsp_mux_002|src_data[9]~33, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[9], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[10]~34\, inst|mm_interconnect_0|rsp_mux_002|src_data[10]~34, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[10]~35\, inst|mm_interconnect_0|rsp_mux_002|src_data[10]~35, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[10], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~4\, inst|mm_interconnect_0|rsp_mux_002|src_payload~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[11], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[12]~36\, inst|mm_interconnect_0|rsp_mux_002|src_data[12]~36, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[12]~37\, inst|mm_interconnect_0|rsp_mux_002|src_data[12]~37, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[12], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[13]~38\, inst|mm_interconnect_0|rsp_mux_002|src_data[13]~38, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[13]~39\, inst|mm_interconnect_0|rsp_mux_002|src_data[13]~39, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[13], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[14]~40\, inst|mm_interconnect_0|rsp_mux_002|src_data[14]~40, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[14]~41\, inst|mm_interconnect_0|rsp_mux_002|src_data[14]~41, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[14], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[15]~42\, inst|mm_interconnect_0|rsp_mux_002|src_data[15]~42, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[15]~43\, inst|mm_interconnect_0|rsp_mux_002|src_data[15]~43, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[15], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[17]~16\, inst|mm_interconnect_0|rsp_mux_002|src_data[17]~16, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[17]~17\, inst|mm_interconnect_0|rsp_mux_002|src_data[17]~17, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[17], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[18]~14\, inst|mm_interconnect_0|rsp_mux_002|src_data[18]~14, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[18]~15\, inst|mm_interconnect_0|rsp_mux_002|src_data[18]~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[18], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[19]~12\, inst|mm_interconnect_0|rsp_mux_002|src_data[19]~12, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[19]~13\, inst|mm_interconnect_0|rsp_mux_002|src_data[19]~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[19], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[20]~10\, inst|mm_interconnect_0|rsp_mux_002|src_data[20]~10, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[20]~11\, inst|mm_interconnect_0|rsp_mux_002|src_data[20]~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[20], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[21]~22\, inst|mm_interconnect_0|rsp_mux_002|src_data[21]~22, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[21]~23\, inst|mm_interconnect_0|rsp_mux_002|src_data[21]~23, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[21], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[22]~26\, inst|mm_interconnect_0|rsp_mux_002|src_data[22]~26, LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_data[22]~27\, inst|mm_interconnect_0|rsp_mux_002|src_data[22]~27, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[22], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~0\, inst|mm_interconnect_0|rsp_mux_002|src_payload~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[23], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~1\, inst|mm_interconnect_0|rsp_mux_002|src_payload~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[24], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~2\, inst|mm_interconnect_0|rsp_mux_002|src_payload~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[25], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~3\, inst|mm_interconnect_0|rsp_mux_002|src_payload~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[26]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[26], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~5\, inst|mm_interconnect_0|rsp_mux_002|src_payload~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[27], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~6\, inst|mm_interconnect_0|rsp_mux_002|src_payload~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[28], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~7\, inst|mm_interconnect_0|rsp_mux_002|src_payload~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[29], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~8\, inst|mm_interconnect_0|rsp_mux_002|src_payload~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[30], LT24_Controller, 1
instance = comp, \inst|mm_interconnect_0|rsp_mux_002|src_payload~9\, inst|mm_interconnect_0|rsp_mux_002|src_payload~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31]\, inst|lt24_ctrl_0|LT24_Master_inst|write_data_reg[31], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0\, inst|lt24_ctrl_0|FIFO_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[4]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector16~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~0\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~1\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~2\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[4]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[4], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~5, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[3]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector17~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[3]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[3], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~6, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[2]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector18~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[2]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[2], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~18, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[1]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector19~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[1]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~19, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[0]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector20~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[0]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~7, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[5]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector15~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[5], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~8, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[6]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector14~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[6]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[6], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~9, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[7]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector13~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[7]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[7], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[8]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector12~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[8]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[8], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[9]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector11~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[9]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[9], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~12, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[10]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector10~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[10]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[10], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~13, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[11]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector9~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[11]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[11], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~14, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[12]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector8~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[12]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[12], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~15, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[13]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector7~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[13]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[13], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~16, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[14]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector6~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[14], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in~17, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|data_in[15]\, inst|lt24_ctrl_0|LT24_Slave_inst|data_in[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector5~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15]\, inst|lt24_ctrl_0|LT24_Interface_inst|data_reg[15], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]~feeder, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[1], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[0]\, inst|lt24_ctrl_0|LT24_Master_inst|address_dma_reg[0], LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~10, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0\, inst|lt24_ctrl_0|LT24_Interface_inst|WideNor0~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal4~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector59~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|csx_reg, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|dcx_reg, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~3, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on~4, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_on, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n\, inst|lt24_ctrl_0|LT24_Slave_inst|lcd_reset_n, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~1, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11\, inst|lt24_ctrl_0|LT24_Interface_inst|Equal0~11, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~0, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2\, inst|lt24_ctrl_0|LT24_Interface_inst|Selector60~2, LT24_Controller, 1
instance = comp, \inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg\, inst|lt24_ctrl_0|LT24_Interface_inst|wrx_reg, LT24_Controller, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, LT24_Controller, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, LT24_Controller, 1
instance = comp, \GPIO_1_D11~input\, GPIO_1_D11~input, LT24_Controller, 1
instance = comp, \GPIO_1_D3~input\, GPIO_1_D3~input, LT24_Controller, 1
instance = comp, \GPIO_1_D4~input\, GPIO_1_D4~input, LT24_Controller, 1
instance = comp, \GPIO_1_D5~input\, GPIO_1_D5~input, LT24_Controller, 1
instance = comp, \GPIO_1_D6~input\, GPIO_1_D6~input, LT24_Controller, 1
instance = comp, \GPIO_1_D12~input\, GPIO_1_D12~input, LT24_Controller, 1
instance = comp, \GPIO_1_D13~input\, GPIO_1_D13~input, LT24_Controller, 1
instance = comp, \GPIO_1_D14~input\, GPIO_1_D14~input, LT24_Controller, 1
instance = comp, \GPIO_1_D15~input\, GPIO_1_D15~input, LT24_Controller, 1
instance = comp, \GPIO_1_D16~input\, GPIO_1_D16~input, LT24_Controller, 1
instance = comp, \GPIO_1_D17~input\, GPIO_1_D17~input, LT24_Controller, 1
instance = comp, \GPIO_1_D18~input\, GPIO_1_D18~input, LT24_Controller, 1
instance = comp, \GPIO_1_D19~input\, GPIO_1_D19~input, LT24_Controller, 1
instance = comp, \GPIO_1_D20~input\, GPIO_1_D20~input, LT24_Controller, 1
instance = comp, \GPIO_1_D21~input\, GPIO_1_D21~input, LT24_Controller, 1
instance = comp, \GPIO_1_D22~input\, GPIO_1_D22~input, LT24_Controller, 1
