Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct 15 15:39:58 2019
| Host         : kiwi running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -file timing.txt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0/out__0_carry_i_7_retimeF/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.237ns (50.219%)  route 1.226ns (49.781%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 5.593 - 1.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.833     5.113    FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0/CLK_IBUF_BUFG
    SLICE_X1Y10          FDSE                                         r  FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0/out__0_carry_i_7_retimeF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.456     5.569 r  FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0/out__0_carry_i_7_retimeF/Q
                         net (fo=1, routed)           0.427     5.996    Map_T_n4_i0_opModule_0_f_in_Array_8_In_Bit___O_Array_8_Out_Bit___CLK_In_Clock__valid_up_In_Bit__valid_down_Out_Bit___inst0$Module_0_inst0$Abs_Atom_inst0$coreir_ugt8_inst0/S[1]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.653 r  Map_T_n4_i0_opModule_0_f_in_Array_8_In_Bit___O_Array_8_Out_Bit___CLK_In_Clock__valid_up_In_Bit__valid_down_Out_Bit___inst0$Module_0_inst0$Abs_Atom_inst0$coreir_ugt8_inst0/out__0_carry/CO[3]
                         net (fo=7, routed)           0.799     7.452    FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/CO[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.576 r  FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg[0]_i_1__3/O
                         net (fo=1, routed)           0.000     7.576    FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg_reg[0]_1
    SLICE_X0Y6           FDRE                                         r  FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AA9                                               0.000     1.000 r  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     1.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.656     5.593    FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/CLK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg_reg[0]/C
                         clock pessimism              0.497     6.090    
                         clock uncertainty           -0.035     6.054    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.081     6.135    FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0/outReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 -1.441    




