// Seed: 3348228342
program module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2
);
  initial id_4 <= -1 == id_4;
  wire  id_5;
  uwire id_6;
  tri1 id_7, id_8;
  for (id_9 = 1; id_6; id_6 = id_7) wire id_10;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2
);
  wand id_4 = 'b0, id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.type_11 = 0;
  wire id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_25 :
  assert property (@(posedge 1 > !1) -1'b0) $display((id_24 + -1), id_13);
endmodule
module module_3;
  integer id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_13 = 0;
endmodule
