# Learning Verilog


## Module Declaration


```
module Module1
    ...
    `include "module2.v"
    ...
endmodule
```
