

================================================================
== Vitis HLS Report for 'scale_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Jul 23 17:03:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        scale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     510|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     510|    327|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_149_p2              |         +|   0|  0|  38|          31|           1|
    |icmp_ln26_fu_143_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  81|          65|          36|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |ch_in_TDATA_blk_n        |   9|          2|    1|          2|
    |ch_out_TDATA_blk_n       |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_68                           |  31|   0|   31|          0|
    |p_tmp_data_1_reg_204              |  32|   0|   32|          0|
    |p_tmp_dest_reg_234                |   6|   0|    6|          0|
    |p_tmp_id_reg_229                  |   5|   0|    5|          0|
    |p_tmp_keep_reg_209                |   4|   0|    4|          0|
    |p_tmp_last_reg_224                |   1|   0|    1|          0|
    |p_tmp_strb_reg_214                |   4|   0|    4|          0|
    |p_tmp_user_reg_219                |   2|   0|    2|          0|
    |tmp_out_reg_239                   |  32|   0|   32|          0|
    |p_tmp_dest_reg_234                |  64|  32|    6|          0|
    |p_tmp_id_reg_229                  |  64|  32|    5|          0|
    |p_tmp_keep_reg_209                |  64|  32|    4|          0|
    |p_tmp_last_reg_224                |  64|  32|    1|          0|
    |p_tmp_strb_reg_214                |  64|  32|    4|          0|
    |p_tmp_user_reg_219                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 510| 192|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_130_p_din0   |  out|   32|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_130_p_din1   |  out|   32|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_130_p_dout0  |   in|   32|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_130_p_ce     |  out|    1|  ap_ctrl_hs|  scale_Pipeline_VITIS_LOOP_26_1|  return value|
|ch_in_TVALID        |   in|    1|        axis|                  ch_in_V_data_V|       pointer|
|ch_in_TDATA         |   in|   32|        axis|                  ch_in_V_data_V|       pointer|
|ch_out_TREADY       |   in|    1|        axis|                 ch_out_V_data_V|       pointer|
|ch_out_TDATA        |  out|   32|        axis|                 ch_out_V_data_V|       pointer|
|total_data          |   in|   32|     ap_none|                      total_data|        scalar|
|ch_in_TREADY        |  out|    1|        axis|                  ch_in_V_dest_V|       pointer|
|ch_in_TDEST         |   in|    6|        axis|                  ch_in_V_dest_V|       pointer|
|ch_in_TKEEP         |   in|    4|        axis|                  ch_in_V_keep_V|       pointer|
|ch_in_TSTRB         |   in|    4|        axis|                  ch_in_V_strb_V|       pointer|
|ch_in_TUSER         |   in|    2|        axis|                  ch_in_V_user_V|       pointer|
|ch_in_TLAST         |   in|    1|        axis|                  ch_in_V_last_V|       pointer|
|ch_in_TID           |   in|    5|        axis|                    ch_in_V_id_V|       pointer|
|scale_factor        |   in|   32|     ap_none|                    scale_factor|        scalar|
|ch_out_TVALID       |  out|    1|        axis|                 ch_out_V_dest_V|       pointer|
|ch_out_TDEST        |  out|    6|        axis|                 ch_out_V_dest_V|       pointer|
|ch_out_TKEEP        |  out|    4|        axis|                 ch_out_V_keep_V|       pointer|
|ch_out_TSTRB        |  out|    4|        axis|                 ch_out_V_strb_V|       pointer|
|ch_out_TUSER        |  out|    2|        axis|                 ch_out_V_user_V|       pointer|
|ch_out_TLAST        |  out|    1|        axis|                 ch_out_V_last_V|       pointer|
|ch_out_TID          |  out|    5|        axis|                   ch_out_V_id_V|       pointer|
+--------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, void @empty_9"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, void @empty_10"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_out_V_dest_V, i5 %ch_out_V_id_V, i1 %ch_out_V_last_V, i2 %ch_out_V_user_V, i4 %ch_out_V_strb_V, i4 %ch_out_V_keep_V, i32 %ch_out_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_in_V_dest_V, i5 %ch_in_V_id_V, i1 %ch_in_V_last_V, i2 %ch_in_V_user_V, i4 %ch_in_V_strb_V, i4 %ch_in_V_keep_V, i32 %ch_in_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%scale_factor_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale_factor"   --->   Operation 13 'read' 'scale_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%total_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_data"   --->   Operation 14 'read' 'total_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 17 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_cast, i32 %total_data_read" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 19 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 20 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 21 'add' 'add_ln26' <Predicate = (icmp_ln26)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26, i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 22 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_tmp_data_1 = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 24 'extractvalue' 'p_tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_tmp_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 25 'extractvalue' 'p_tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_tmp_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 26 'extractvalue' 'p_tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_tmp_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 27 'extractvalue' 'p_tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_tmp_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 28 'extractvalue' 'p_tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_tmp_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 29 'extractvalue' 'p_tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_tmp_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:30]   --->   Operation 30 'extractvalue' 'p_tmp_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [2/2] (6.91ns)   --->   "%tmp_out = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:32]   --->   Operation 31 'mul' 'tmp_out' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/2] (6.91ns)   --->   "%tmp_out = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:32]   --->   Operation 32 'mul' 'tmp_out' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 33 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 34 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.29ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, i32 %tmp_out, i4 %p_tmp_keep, i4 %p_tmp_strb, i2 %p_tmp_user, i1 %p_tmp_last, i5 %p_tmp_id, i6 %p_tmp_dest" [/home/jeanleo2/yuv_tp/scale.cpp:35]   --->   Operation 35 'write' 'write_ln35' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:26]   --->   Operation 36 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ scale_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
scale_factor_read       (read               ) [ 011110]
total_data_read         (read               ) [ 000000]
store_ln0               (store              ) [ 000000]
br_ln26                 (br                 ) [ 000000]
i_load                  (load               ) [ 000000]
i_cast                  (zext               ) [ 000000]
icmp_ln26               (icmp               ) [ 011110]
br_ln26                 (br                 ) [ 000000]
add_ln26                (add                ) [ 000000]
store_ln26              (store              ) [ 000000]
empty                   (read               ) [ 000000]
p_tmp_data_1            (extractvalue       ) [ 010110]
p_tmp_keep              (extractvalue       ) [ 010111]
p_tmp_strb              (extractvalue       ) [ 010111]
p_tmp_user              (extractvalue       ) [ 010111]
p_tmp_last              (extractvalue       ) [ 010111]
p_tmp_id                (extractvalue       ) [ 010111]
p_tmp_dest              (extractvalue       ) [ 010111]
tmp_out                 (mul                ) [ 010001]
specpipeline_ln26       (specpipeline       ) [ 000000]
specloopname_ln26       (specloopname       ) [ 000000]
write_ln35              (write              ) [ 000000]
br_ln26                 (br                 ) [ 000000]
ret_ln0                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_in_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_in_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale_factor">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_factor"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_out_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_out_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_out_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_out_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_out_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_out_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_out_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="scale_factor_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_factor_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="total_data_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_data_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="54" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="4" slack="0"/>
<pin id="89" dir="0" index="4" bw="2" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="5" slack="0"/>
<pin id="92" dir="0" index="7" bw="6" slack="0"/>
<pin id="93" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln35_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="4" slack="0"/>
<pin id="107" dir="0" index="4" bw="2" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="5" slack="0"/>
<pin id="110" dir="0" index="7" bw="6" slack="0"/>
<pin id="111" dir="0" index="8" bw="32" slack="1"/>
<pin id="112" dir="0" index="9" bw="4" slack="3"/>
<pin id="113" dir="0" index="10" bw="4" slack="3"/>
<pin id="114" dir="0" index="11" bw="2" slack="3"/>
<pin id="115" dir="0" index="12" bw="1" slack="3"/>
<pin id="116" dir="0" index="13" bw="5" slack="3"/>
<pin id="117" dir="0" index="14" bw="6" slack="3"/>
<pin id="118" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="32" slack="2"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_out/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="31" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln26_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln26_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln26_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="31" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_tmp_data_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="54" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_data_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_tmp_keep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="54" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_keep/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_tmp_strb_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="54" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_strb/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_tmp_user_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="54" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_user/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_tmp_last_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="54" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_last/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_tmp_id_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="54" slack="0"/>
<pin id="182" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_id/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_tmp_dest_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="54" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_dest/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="scale_factor_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_factor_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln26_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="3"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_tmp_data_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_data_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_tmp_keep_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="3"/>
<pin id="211" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_keep "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_tmp_strb_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="3"/>
<pin id="216" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_strb "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_tmp_user_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="3"/>
<pin id="221" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_user "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_tmp_last_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="3"/>
<pin id="226" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_last "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_tmp_id_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="3"/>
<pin id="231" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_id "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_tmp_dest_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="3"/>
<pin id="236" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_dest "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_out_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="84" pin="8"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="84" pin="8"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="84" pin="8"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="84" pin="8"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="84" pin="8"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="84" pin="8"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="84" pin="8"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="68" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="198"><net_src comp="72" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="203"><net_src comp="143" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="160" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="212"><net_src comp="164" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="102" pin=9"/></net>

<net id="217"><net_src comp="168" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="102" pin=10"/></net>

<net id="222"><net_src comp="172" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="227"><net_src comp="176" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="232"><net_src comp="180" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="102" pin=13"/></net>

<net id="237"><net_src comp="184" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="102" pin=14"/></net>

<net id="242"><net_src comp="127" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="102" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_in_V_data_V | {}
	Port: ch_in_V_keep_V | {}
	Port: ch_in_V_strb_V | {}
	Port: ch_in_V_user_V | {}
	Port: ch_in_V_last_V | {}
	Port: ch_in_V_id_V | {}
	Port: ch_in_V_dest_V | {}
	Port: ch_out_V_data_V | {5 }
	Port: ch_out_V_keep_V | {5 }
	Port: ch_out_V_strb_V | {5 }
	Port: ch_out_V_user_V | {5 }
	Port: ch_out_V_last_V | {5 }
	Port: ch_out_V_id_V | {5 }
	Port: ch_out_V_dest_V | {5 }
 - Input state : 
	Port: scale_Pipeline_VITIS_LOOP_26_1 : total_data | {1 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_data_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_keep_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_strb_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_user_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_last_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_id_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_in_V_dest_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : scale_factor | {1 }
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_data_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_keep_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_strb_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_user_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_last_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_id_V | {}
	Port: scale_Pipeline_VITIS_LOOP_26_1 : ch_out_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_cast : 2
		icmp_ln26 : 3
		br_ln26 : 4
		add_ln26 : 2
		store_ln26 : 3
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_127          |    3    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln26_fu_143       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln26_fu_149       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          | scale_factor_read_read_fu_72 |    0    |    0    |    0    |
|   read   |  total_data_read_read_fu_78  |    0    |    0    |    0    |
|          |       empty_read_fu_84       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln35_write_fu_102   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |         i_cast_fu_139        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_tmp_data_1_fu_160     |    0    |    0    |    0    |
|          |       p_tmp_keep_fu_164      |    0    |    0    |    0    |
|          |       p_tmp_strb_fu_168      |    0    |    0    |    0    |
|extractvalue|       p_tmp_user_fu_172      |    0    |    0    |    0    |
|          |       p_tmp_last_fu_176      |    0    |    0    |    0    |
|          |        p_tmp_id_fu_180       |    0    |    0    |    0    |
|          |       p_tmp_dest_fu_184      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   165   |   127   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_188        |   31   |
|    icmp_ln26_reg_200    |    1   |
|   p_tmp_data_1_reg_204  |   32   |
|    p_tmp_dest_reg_234   |    6   |
|     p_tmp_id_reg_229    |    5   |
|    p_tmp_keep_reg_209   |    4   |
|    p_tmp_last_reg_224   |    1   |
|    p_tmp_strb_reg_214   |    4   |
|    p_tmp_user_reg_219   |    2   |
|scale_factor_read_reg_195|   32   |
|     tmp_out_reg_239     |   32   |
+-------------------------+--------+
|          Total          |   150  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   165  |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   315  |   127  |
+-----------+--------+--------+--------+
