# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica1 Sistemas Fiables.srcs/sources_1/imports/RTL/debouncer.vhd" \
"../../../../Practica1 Sistemas Fiables.srcs/sim_1/imports/Sim/tb_debouncer.vhd" \

# Do not sort compile order
nosort
