
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007149                       # Number of seconds simulated
sim_ticks                                  7149318000                       # Number of ticks simulated
final_tick                                 7149318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42854                       # Simulator instruction rate (inst/s)
host_op_rate                                    66069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21276920                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   336.01                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5365                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7197330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40829629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48026959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7197330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7197330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7197330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40829629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48026959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7149206000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.148936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.735037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.984502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          174     23.14%     23.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          120     15.96%     39.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      7.58%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      7.18%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126     16.76%     70.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      4.79%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      3.06%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      3.32%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137     18.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          752                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7197329.871184916236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40829628.784172140062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28109000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    256994500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34961.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56346.09                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    184509750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               285103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34391.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53141.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        48.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     48.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1332564.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2870280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1514205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146284320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63189060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13544160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       463071990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       266354880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1314173940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2292851235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.709085                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6975305500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5266338500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    693634500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82529000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1015564000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2563260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1339635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16457700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43313160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4446240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       244133850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86402400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1523783160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1990049805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            278.355195                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7042697750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8621000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6282369500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    225008750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      69335000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    535383750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325850                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325850                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3046                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290162                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290162                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270427                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19735                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1819                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4909981                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110738                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           533                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625728                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7149319                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499260                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325850                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5463990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           321                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625683                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7114398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.145369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.563839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3555123     49.97%     49.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   357250      5.02%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    78084      1.10%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   148040      2.08%     58.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   232979      3.27%     61.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   118038      1.66%     63.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   295638      4.16%     67.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   510030      7.17%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1819216     25.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7114398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045578                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.028062                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   581756                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3597360                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1736523                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1195530                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3229                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350098                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3229                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1062328                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130860                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2450789                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3465180                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22336424                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   470                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 331717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2948377                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16626                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666918                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48518635                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24902939                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701197                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   153778                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5814805                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526479                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114427                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098403                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2070756                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22310545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22401149                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               854                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          110538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       152055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7114398                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.148706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.093688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              878467     12.35%     12.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              789643     11.10%     23.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1279239     17.98%     41.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1149001     16.15%     57.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1139692     16.02%     73.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              986967     13.87%     87.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              397709      5.59%     93.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              223272      3.14%     96.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              270408      3.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7114398                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39947     49.08%     49.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4499      5.53%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.02%     54.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.01%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            35705     43.87%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    660      0.81%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   444      0.55%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                85      0.10%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35553      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209368     32.18%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1161      0.01%     32.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196809     18.73%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  385      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  787      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  943      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 601      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097262      9.36%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097352      9.36%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62772      0.28%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13684      0.06%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4586618     20.47%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097624      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22401149                       # Type of FU issued
system.cpu.iq.rate                           3.133326                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       81391                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003633                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21801188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7455174                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313316                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30197753                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966174                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949198                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7327992                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15118995                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2358                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16408                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7479                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       126395                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1653                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3229                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   52597                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 69907                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22310623                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               128                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526479                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114427                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    714                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 65635                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            192                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            965                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2845                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3810                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22394290                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4647743                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6859                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6758477                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313755                       # Number of branches executed
system.cpu.iew.exec_stores                    2110734                       # Number of stores executed
system.cpu.iew.exec_rate                     3.132367                       # Inst execution rate
system.cpu.iew.wb_sent                       22264089                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262514                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13792869                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19782322                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.113935                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697232                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110675                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3065                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7097863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.127714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.453764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2211070     31.15%     31.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2135030     30.08%     61.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        27411      0.39%     61.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11284      0.16%     61.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       293319      4.13%     65.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        34260      0.48%     66.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       158383      2.23%     68.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       135342      1.91%     70.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2091764     29.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7097863                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2091764                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27316858                       # The number of ROB reads
system.cpu.rob.rob_writes                    44638230                       # The number of ROB writes
system.cpu.timesIdled                             477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.496499                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.496499                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.014101                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.014101                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25040621                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955339                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688149                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851316                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577551                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774286                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7390615                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.734682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6839622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.157034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.734682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55142597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55142597                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4680945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4680945                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106125                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6787070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6787070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6787070                       # number of overall hits
system.cpu.dcache.overall_hits::total         6787070                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        98363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         98363                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          823                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        99186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99186                       # number of overall misses
system.cpu.dcache.overall_misses::total         99186                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2953017000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2953017000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55266000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3008283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3008283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3008283000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3008283000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886256                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020581                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000391                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014403                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30021.623985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30021.623985                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67151.883354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67151.883354                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30329.713871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30329.713871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30329.713871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30329.713871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16382                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.303333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21098                       # number of writebacks
system.cpu.dcache.writebacks::total             21098                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46329                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          306                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        46635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46635                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52034                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          517                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        52551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52551                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1704327000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1704327000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1750129000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1750129000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1750129000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1750129000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007631                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32754.103086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32754.103086                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88591.876209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88591.876209                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33303.438564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33303.438564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33303.438564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33303.438564                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51525                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.329956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1982.178049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.329956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252186                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624566                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624566                       # number of overall hits
system.cpu.icache.overall_hits::total         1624566                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111353999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111353999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    111353999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111353999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111353999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111353999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625683                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99690.240824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99690.240824                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99690.240824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99690.240824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99690.240824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99690.240824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.icache.writebacks::total                94                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88212999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88212999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88212999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88212999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88212999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88212999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107576.828049                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107576.828049                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107576.828049                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107576.828049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107576.828049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107576.828049                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4466.590146                       # Cycle average of tags in use
system.l2.tags.total_refs                      104984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5365                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.568313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       749.486250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3717.103896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136310                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5309                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163727                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    845237                       # Number of tag accesses
system.l2.tags.data_accesses                   845237                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        21098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21098                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   304                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47684                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                47988                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               47988                       # number of overall hits
system.l2.overall_hits::total                   48002                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5365                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5365                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     41816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41816000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85438000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85438000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    540358000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    540358000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     85438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    582174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        667612000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85438000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    582174000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       667612000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        21098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        51833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53367                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.575419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575419                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982885                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080046                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.086795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100530                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.086795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100530                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101495.145631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101495.145631                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106266.169154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106266.169154                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130238.129670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130238.129670                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 106266.169154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127641.745231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124438.397018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106266.169154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127641.745231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124438.397018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5365                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    457378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     69358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    490954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    560312000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    490954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    560312000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.575419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.575419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080046                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.086795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.086795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100530                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81495.145631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81495.145631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86266.169154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86266.169154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110238.129670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110238.129670                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86266.169154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107641.745231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104438.397018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86266.169154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107641.745231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104438.397018                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4953                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5365                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5365000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28285750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       104990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7149318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51833                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4713408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4771776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53360     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53371                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147374000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2460000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157649000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
