// Seed: 1447326348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    output tri1 id_5
);
  wire id_7;
  assign id_5 = 1;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input  wire  id_0
    , id_3,
    output logic id_1
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always id_1 <= 1;
endmodule
