
*** Running vivado
    with args -log dsi_with_srl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dsi_with_srl.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dsi_with_srl.tcl -notrace
Command: link_design -top dsi_with_srl -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'UUT1'
INFO: [Project 1-454] Reading design checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'UUT2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.102 ; gain = 0.000 ; free physical = 359 ; free virtual = 10605
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'UUT1/inst'
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'UUT1/inst'
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'UUT1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2796.125 ; gain = 369.023 ; free physical = 170 ; free virtual = 10134
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'UUT1/inst'
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.125 ; gain = 0.000 ; free physical = 169 ; free virtual = 10133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2796.125 ; gain = 369.125 ; free physical = 170 ; free virtual = 10134
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.344 ; gain = 158.219 ; free physical = 178 ; free virtual = 10118

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5b5f9310

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2954.344 ; gain = 0.000 ; free physical = 178 ; free virtual = 10119

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f5f6e3c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 176 ; free virtual = 9962
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f5f6e3c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 175 ; free virtual = 9961
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e57a4d8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 175 ; free virtual = 9961
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e57a4d8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 175 ; free virtual = 9961
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e57a4d8f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 174 ; free virtual = 9961
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e57a4d8f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 174 ; free virtual = 9960
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 173 ; free virtual = 9960
Ending Logic Optimization Task | Checksum: bff0bc52

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3007.328 ; gain = 0.000 ; free physical = 173 ; free virtual = 9960

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bff0bc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.266 ; gain = 5.938 ; free physical = 173 ; free virtual = 9960

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bff0bc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.266 ; gain = 0.000 ; free physical = 173 ; free virtual = 9960

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.266 ; gain = 0.000 ; free physical = 173 ; free virtual = 9960
Ending Netlist Obfuscation Task | Checksum: bff0bc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.266 ; gain = 0.000 ; free physical = 173 ; free virtual = 9960
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dsi_with_srl_drc_opted.rpt -pb dsi_with_srl_drc_opted.pb -rpx dsi_with_srl_drc_opted.rpx
Command: report_drc -file dsi_with_srl_drc_opted.rpt -pb dsi_with_srl_drc_opted.pb -rpx dsi_with_srl_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.250 ; gain = 0.000 ; free physical = 178 ; free virtual = 9924
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5b25f2fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3165.250 ; gain = 0.000 ; free physical = 178 ; free virtual = 9924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.250 ; gain = 0.000 ; free physical = 178 ; free virtual = 9924

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3609c0f5

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3189.262 ; gain = 24.012 ; free physical = 182 ; free virtual = 9928

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c928fe64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3221.277 ; gain = 56.027 ; free physical = 184 ; free virtual = 9930

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c928fe64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3221.277 ; gain = 56.027 ; free physical = 184 ; free virtual = 9930
Phase 1 Placer Initialization | Checksum: c928fe64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3221.277 ; gain = 56.027 ; free physical = 184 ; free virtual = 9930

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10f2e7637

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3221.277 ; gain = 56.027 ; free physical = 182 ; free virtual = 9928

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 4d06b68c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3221.277 ; gain = 56.027 ; free physical = 182 ; free virtual = 9928

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 176 ; free virtual = 9922

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: ee06281c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 176 ; free virtual = 9922
Phase 2.3 Global Placement Core | Checksum: a116143e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 179 ; free virtual = 9926
Phase 2 Global Placement | Checksum: a116143e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 179 ; free virtual = 9926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f01393d3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9926

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178fd746e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 181 ; free virtual = 9927

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19e33ccc9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9927

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eefc6b66

Time (s): cpu = 00:01:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9927

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 165778065

Time (s): cpu = 00:01:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 179 ; free virtual = 9926

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 165778065

Time (s): cpu = 00:01:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9926

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e3223435

Time (s): cpu = 00:01:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9927
Phase 3 Detail Placement | Checksum: e3223435

Time (s): cpu = 00:01:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 180 ; free virtual = 9927

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18105edcb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-0.784 |
Phase 1 Physical Synthesis Initialization | Checksum: 16a5848d9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 179 ; free virtual = 9926
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1359483ea

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 179 ; free virtual = 9926
Phase 4.1.1.1 BUFG Insertion | Checksum: 18105edcb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 179 ; free virtual = 9926
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.055. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921
Phase 4.1 Post Commit Optimization | Checksum: d6e05780

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d6e05780

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d6e05780

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921
Phase 4.3 Placer Reporting | Checksum: d6e05780

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 170 ; free virtual = 9921

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dcb4fe2f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921
Ending Placer Task | Checksum: 8d165a3f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.281 ; gain = 64.031 ; free physical = 170 ; free virtual = 9921
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3229.281 ; gain = 69.969 ; free physical = 176 ; free virtual = 9927
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 9925
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dsi_with_srl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 165 ; free virtual = 9916
INFO: [runtcl-4] Executing : report_utilization -file dsi_with_srl_utilization_placed.rpt -pb dsi_with_srl_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dsi_with_srl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 171 ; free virtual = 9922
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 165 ; free virtual = 9918
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 31f06742 ConstDB: 0 ShapeSum: 5b25f2fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 50c72d00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 159 ; free virtual = 9878
Post Restoration Checksum: NetGraph: 32dffcd6 NumContArr: 1de7302a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 50c72d00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 164 ; free virtual = 9881

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 50c72d00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 136 ; free virtual = 9849

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 50c72d00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 137 ; free virtual = 9849
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c4f8cac7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 182 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.022 | WHS=-0.189 | THS=-2.888 |

Phase 2 Router Initialization | Checksum: 1b8d32379

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 181 ; free virtual = 9829

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 121
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 121
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b8d32379

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 178 ; free virtual = 9829
Phase 3 Initial Routing | Checksum: 19881f630

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 175 ; free virtual = 9828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.154 | TNS=-0.268 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fab8eae9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 162 ; free virtual = 9827

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 292099931

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 156 ; free virtual = 9823

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a19a7e82

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 163 ; free virtual = 9820
Phase 4 Rip-up And Reroute | Checksum: 1a19a7e82

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 163 ; free virtual = 9820

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25c2d6d7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 162 ; free virtual = 9820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 167861922

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9820

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167861922

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9820
Phase 5 Delay and Skew Optimization | Checksum: 167861922

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9820

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1389b5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e1389b5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9819
Phase 6 Post Hold Fix | Checksum: 1e1389b5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 161 ; free virtual = 9819

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0995214 %
  Global Horizontal Routing Utilization  = 0.12523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e7f94fea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 160 ; free virtual = 9821

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e7f94fea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.281 ; gain = 0.000 ; free physical = 158 ; free virtual = 9818

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 181741362

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.309 ; gain = 0.027 ; free physical = 162 ; free virtual = 9816

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 181741362

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.309 ; gain = 0.027 ; free physical = 164 ; free virtual = 9816
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.309 ; gain = 0.027 ; free physical = 196 ; free virtual = 9848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3229.309 ; gain = 0.027 ; free physical = 196 ; free virtual = 9848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3229.309 ; gain = 0.000 ; free physical = 191 ; free virtual = 9846
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dsi_with_srl_drc_routed.rpt -pb dsi_with_srl_drc_routed.pb -rpx dsi_with_srl_drc_routed.rpx
Command: report_drc -file dsi_with_srl_drc_routed.rpt -pb dsi_with_srl_drc_routed.pb -rpx dsi_with_srl_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dsi_with_srl_methodology_drc_routed.rpt -pb dsi_with_srl_methodology_drc_routed.pb -rpx dsi_with_srl_methodology_drc_routed.rpx
Command: report_methodology -file dsi_with_srl_methodology_drc_routed.rpt -pb dsi_with_srl_methodology_drc_routed.pb -rpx dsi_with_srl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment3-group-7/Lab3/Lab3.runs/impl_1/dsi_with_srl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dsi_with_srl_power_routed.rpt -pb dsi_with_srl_power_summary_routed.pb -rpx dsi_with_srl_power_routed.rpx
Command: report_power -file dsi_with_srl_power_routed.rpt -pb dsi_with_srl_power_summary_routed.pb -rpx dsi_with_srl_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dsi_with_srl_route_status.rpt -pb dsi_with_srl_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dsi_with_srl_timing_summary_routed.rpt -pb dsi_with_srl_timing_summary_routed.pb -rpx dsi_with_srl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dsi_with_srl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dsi_with_srl_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dsi_with_srl_bus_skew_routed.rpt -pb dsi_with_srl_bus_skew_routed.pb -rpx dsi_with_srl_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 20:56:55 2021...
