<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de qmi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2qmi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/qmi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : QMI</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : QSPI Memory Interface.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//                  Provides a memory-mapped interface to up to two</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//                  SPI/DSPI/QSPI flash or PSRAM devices. Also provides a serial</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//                  interface for programming and configuration of the external</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//                  device.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef _HARDWARE_REGS_QMI_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define _HARDWARE_REGS_QMI_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Register    : QMI_DIRECT_CSR</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Description : Control and status for direct serial mode</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               Direct serial mode allows the processor to send and receive raw</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               serial frames, for programming, configuration and control of</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               the external memory devices. Only SPI mode 0 (CPOL=0 CPHA=0) is</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               supported.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5841ed2cb3d0bba97a62c1d9a37c0e27">   29</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a76c0e78b2a7ca12f4fa08dbd3055e601">   30</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BITS   _u(0xffdf7ccf)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a87dfd0183d6ec21578790ea5376641a8">   31</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RESET  _u(0x01800000)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Field       : QMI_DIRECT_CSR_RXDELAY</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// Description : Delay the read data sample timing, in units of one half of a</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               system clock cycle. (Not necessarily half of an SCK cycle.)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abb21f00dc7fb5ecb127c5047445c2255">   36</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXDELAY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aed625be629459d2cbc689875c1319f99">   37</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXDELAY_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af0a000b60e47076a609504eba1e22a7e">   38</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXDELAY_MSB    _u(31)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad59bc19f29d1c634a387abf59b97bdac">   39</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXDELAY_LSB    _u(30)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9e995226fb6ae4c26e111edebad04cce">   40</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXDELAY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Field       : QMI_DIRECT_CSR_CLKDIV</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Description : Clock divisor for direct serial mode. Divisors of 1..255 are</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//               encoded directly, and the maximum divisor of 256 is encoded by</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               a value of CLKDIV=0.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               The clock divisor can be changed on-the-fly by software,</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               without halting or otherwise coordinating with the serial</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               interface. The serial interface will sample the latest clock</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               divisor each time it begins the transmission of a new byte.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a780757c11f498b50935a38bbcc325aa8">   51</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_CLKDIV_RESET  _u(0x06)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acacdd24040244014ed15125d3098b566">   52</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_CLKDIV_BITS   _u(0x3fc00000)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a11f96ce8352caaad53904c51c6f45d24">   53</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_CLKDIV_MSB    _u(29)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a83272c48bb02ede1a37d24540557627e">   54</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_CLKDIV_LSB    _u(22)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0f16f0500b386d6ce8ee683209fd5d9e">   55</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_CLKDIV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Field       : QMI_DIRECT_CSR_RXLEVEL</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// Description : Current level of DIRECT_RX FIFO</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a63ac218faa22eea1f4dde1aba6026d75">   59</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXLEVEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a17d73a5b5df616ae247b1ede06f5ddea">   60</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXLEVEL_BITS   _u(0x001c0000)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad19f4301c2607e4e2ffdaed42c725f95">   61</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXLEVEL_MSB    _u(20)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab083870b24d39d910d5276ba55758d05">   62</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXLEVEL_LSB    _u(18)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2e5a99693cab64ec7b13b492183ce182">   63</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXLEVEL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Field       : QMI_DIRECT_CSR_RXFULL</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// Description : When 1, the DIRECT_RX FIFO is currently full. The serial</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               interface will be stalled until data is popped; the interface</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               will not begin a new serial frame when the DIRECT_TX FIFO is</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               empty or the DIRECT_RX FIFO is full.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1ff6e033c67b55cf3be1317facbe1c8e">   70</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXFULL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a302d770513f24c4acb110261625b3950">   71</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXFULL_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adec57e00967162dc858fec5b0051f3d7">   72</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXFULL_MSB    _u(17)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3519fc94ee59e7c3ebcc51021d9bb908">   73</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXFULL_LSB    _u(17)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac24fd6d69392865b070c58fa61a8ab53">   74</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXFULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Field       : QMI_DIRECT_CSR_RXEMPTY</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Description : When 1, the DIRECT_RX FIFO is currently empty. If the processor</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               attempts to read more data, the FIFO state is not affected, but</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//               the value returned to the processor is undefined.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a13410be018ca423c33c582733daa42d4">   80</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXEMPTY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a475243a2ad79546167a84fb0af8ed84e">   81</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXEMPTY_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a07bc3dd41bf14ddf8b38254d754cd2ac">   82</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXEMPTY_MSB    _u(16)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a94a32fef1dfad1e5afe44d76e04a24ba">   83</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXEMPTY_LSB    _u(16)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aba16e442ac5758e9e47375068d6b1a92">   84</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_RXEMPTY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// Field       : QMI_DIRECT_CSR_TXLEVEL</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">// Description : Current level of DIRECT_TX FIFO</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2771dee26cfd91692eb3cb24c1f8304c">   88</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXLEVEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adeff96f78163ad5fada22b2c36442253">   89</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXLEVEL_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa5fe1e23279c8f77064ece787433fa0b">   90</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXLEVEL_MSB    _u(14)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeaa213cab2549bcde607f7a21b85745e">   91</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXLEVEL_LSB    _u(12)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a756e97391b66919f0ec42037ef536eb1">   92</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXLEVEL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// Field       : QMI_DIRECT_CSR_TXEMPTY</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">// Description : When 1, the DIRECT_TX FIFO is currently empty. Unless the</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//               processor pushes more data, transmission will stop and BUSY</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//               will go low once the current 8-bit serial frame completes.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adb18cf3793a8d44c3e13d700f76e43ef">   98</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXEMPTY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7330a0c6e188a225c0fb2f6658899321">   99</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXEMPTY_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1b4721c603bd43055dc346e0445ed57d">  100</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXEMPTY_MSB    _u(11)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aff4498f662d02340236abd72664269e6">  101</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXEMPTY_LSB    _u(11)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a61f2dc6a92c17c32b8b281723f758555">  102</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXEMPTY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Field       : QMI_DIRECT_CSR_TXFULL</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Description : When 1, the DIRECT_TX FIFO is currently full. If the processor</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               tries to write more data, that data will be ignored.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a54271157f2563467e6b12114e519165e">  107</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXFULL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0d8a92a333118d89b171a545fdeceba2">  108</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXFULL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a563d0d4823d62ea185ce1b47035021c1">  109</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXFULL_MSB    _u(10)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a64ca54f5584284c79f4a6d6d6c2d7dc8">  110</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXFULL_LSB    _u(10)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac349a88d3df33fd308bc0265cecf6da7">  111</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_TXFULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Field       : QMI_DIRECT_CSR_AUTO_CS1N</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// Description : When 1, automatically assert the CS1n chip select line whenever</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               the BUSY flag is set.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7bc33fbe0661f262b8d59be519a15efb">  116</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS1N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afb4c9fdd774de67f898debe32fba7fff">  117</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS1N_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a091e629c9a9c076c084f0770ea098866">  118</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS1N_MSB    _u(7)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a30b4f8fad1243a6fe72d51be10abfc43">  119</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS1N_LSB    _u(7)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae64a35c04d0feb9a02db67d3c8004eba">  120</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS1N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// Field       : QMI_DIRECT_CSR_AUTO_CS0N</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Description : When 1, automatically assert the CS0n chip select line whenever</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               the BUSY flag is set.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8792ecf80cabf0210be030964b4582d4">  125</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS0N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6ff06bb716468c798258e293a80141e3">  126</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS0N_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af97d401794e3a0c0ab5d3ec5eedf6043">  127</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS0N_MSB    _u(6)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8340599f4bed48d8018322f2a2c8f934">  128</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS0N_LSB    _u(6)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7ccfda299a6a90812a8f5cad793d6d30">  129</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_AUTO_CS0N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// Field       : QMI_DIRECT_CSR_ASSERT_CS1N</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Description : When 1, assert (i.e. drive low) the CS1n chip select line.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//               Note that this applies even when DIRECT_CSR_EN is 0.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a62183928b7a8b50c45b075914bcd4f87">  135</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS1N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a405803e910c3f0dbcf00a669d9f78fed">  136</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS1N_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a33adf4befee9dd324c91aac543ee0cde">  137</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS1N_MSB    _u(3)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a706875749a8ba5e6f1db2e5f906fbd0c">  138</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS1N_LSB    _u(3)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adb01149c60f0c6c42f903fa686ddaa88">  139</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS1N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Field       : QMI_DIRECT_CSR_ASSERT_CS0N</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Description : When 1, assert (i.e. drive low) the CS0n chip select line.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               Note that this applies even when DIRECT_CSR_EN is 0.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac81c08f839230052bd4ae0183a1eeeb3">  145</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS0N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1f0d47120f024a3dbd172292d1c46a0f">  146</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS0N_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac07ac617fa3a43eb521cdbe3e10f3c6c">  147</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS0N_MSB    _u(2)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab87a396a2c22fddaf68d946cbcfeba19">  148</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS0N_LSB    _u(2)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7edc06bf27a59aa174dc4c6c999d3efb">  149</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_ASSERT_CS0N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// Field       : QMI_DIRECT_CSR_BUSY</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">// Description : Direct mode busy flag. If 1, data is currently being shifted</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//               in/out (or would be if the interface were not stalled on the RX</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               FIFO), and the chip select must not yet be deasserted.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">//               The busy flag will also be set to 1 if a memory-mapped transfer</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">//               is still in progress when direct mode is enabled. Direct mode</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//               blocks new memory-mapped transfers, but can&#39;t halt a transfer</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//               that is already in progress. If there is a chance that memory-</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               mapped transfers may be in progress, the busy flag should be</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               polled for 0 before asserting the chip select.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//               (In practice you will usually discover this timing condition</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               through other means, because any subsequent memory-mapped</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               transfers when direct mode is enabled will return bus errors,</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               which are difficult to ignore.)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acd5f0c67e30bbc801f2f44492972b70d">  167</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a492d68761fb489878c36e9a2758ebdb3">  168</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BUSY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9ae1ed2700264fdf6ebba4cedc100905">  169</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BUSY_MSB    _u(1)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af1963769971cf624bb8ff2829cb7df51">  170</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BUSY_LSB    _u(1)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9ad22696a6616243b0459ef01640f9f0">  171</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// Field       : QMI_DIRECT_CSR_EN</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">// Description : Enable direct mode.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//               In direct mode, software controls the chip select lines, and</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">//               can perform direct SPI transfers by pushing data to the</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">//               DIRECT_TX FIFO, and popping the same amount of data from the</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//               DIRECT_RX FIFO.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//               Memory-mapped accesses will generate bus errors when direct</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               serial mode is enabled.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af98d18d844214845d63158916d59813a">  183</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a65d4301a9f682549fade9b2486bcfeca">  184</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a949a1f9ae90e0242e88f11423c654353">  185</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab6c985f6837e04de4678cc9811b3eb34">  186</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4c9c98db2c9ae0e89fdccdbbb605115f">  187</a></span><span class="preprocessor">#define QMI_DIRECT_CSR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// Register    : QMI_DIRECT_TX</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">// Description : Transmit FIFO for direct mode</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adb8d68e8a6e348a49fb46a0c1c9db4e7">  191</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac4e5111671c25163c74eed9a0cf59daa">  192</a></span><span class="preprocessor">#define QMI_DIRECT_TX_BITS   _u(0x001fffff)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3f499201ebf084fe199e7417df7b890d">  193</a></span><span class="preprocessor">#define QMI_DIRECT_TX_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Field       : QMI_DIRECT_TX_NOPUSH</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Description : Inhibit the RX FIFO push that would correspond to this TX FIFO</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               entry.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//               Useful to avoid garbage appearing in the RX FIFO when pushing</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//               the command at the beginning of a SPI transfer.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad2029a64c4a61db045be90e8b8eed0c2">  201</a></span><span class="preprocessor">#define QMI_DIRECT_TX_NOPUSH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a26e3b249fa7c62a6dadf72f9fb3f74e9">  202</a></span><span class="preprocessor">#define QMI_DIRECT_TX_NOPUSH_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7fae879ba8b8b47b0e5bc985cf88a76c">  203</a></span><span class="preprocessor">#define QMI_DIRECT_TX_NOPUSH_MSB    _u(20)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab43f68c3b322c6d2544823aaa162ab44">  204</a></span><span class="preprocessor">#define QMI_DIRECT_TX_NOPUSH_LSB    _u(20)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a583ec9a8019e7a4e12317a789c016c2b">  205</a></span><span class="preprocessor">#define QMI_DIRECT_TX_NOPUSH_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">// Field       : QMI_DIRECT_TX_OE</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// Description : Output enable (active-high). For single width (SPI), this field</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               is ignored, and SD0 is always set to output, with SD1 always</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               set to input.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">//</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               For dual and quad width (DSPI/QSPI), this sets whether the</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               relevant SDx pads are set to output whilst transferring this</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">//               FIFO record. In this case the command/address should have OE</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">//               set, and the data transfer should have OE set or clear</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//               depending on the direction of the transfer.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa0fbb81f3aca88c516f09d778e0c28ab">  217</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a104ea241534ab6c12767600a0e393a70">  218</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OE_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f71cae4830d76042aaf51e76add41a7">  219</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OE_MSB    _u(19)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a98aa8de27044658909a9dbe1b00d905f">  220</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OE_LSB    _u(19)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a561e7786854534bcecd82b694f127455">  221</a></span><span class="preprocessor">#define QMI_DIRECT_TX_OE_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// Field       : QMI_DIRECT_TX_DWIDTH</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Description : Data width. If 0, hardware will transmit the 8 LSBs of the</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               DIRECT_TX DATA field, and return an 8-bit value in the 8 LSBs</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">//               of DIRECT_RX. If 1, the full 16-bit width is used. 8-bit and</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//               16-bit transfers can be mixed freely.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1b31b1695fa31678e33e74c98fd86a72">  228</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DWIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a744f49018962bd05d7760c0c4a478e29">  229</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DWIDTH_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a04b9a44bfec802a9e4382a1e7d36722d">  230</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DWIDTH_MSB    _u(18)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abe5324139561dafb9c0e74af4fe8c6fd">  231</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DWIDTH_LSB    _u(18)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9f16b6d651f9978d4f9aaa3691fa1364">  232</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DWIDTH_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// Field       : QMI_DIRECT_TX_IWIDTH</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// Description : Configure whether this FIFO record is transferred with</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">//               single/dual/quad interface width (0/1/2). Different widths can</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">//               be mixed freely.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4d196e7f452fdc2e29850bb44e39ed7e">  241</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af69d4883cf1b4188d52cec40873425aa">  242</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a75f1f82e1bb3e376101266c5c8655c18">  243</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_MSB    _u(17)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab288c1e92207443cd9fbe739aabb80e9">  244</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_LSB    _u(16)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a913f9fb4ccf7ea52399a87d1b117f625">  245</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0ea8a1c8ad22e5362c6d53d78045f33a">  246</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a27bf68ab94640941ada7c5d3ef46875e">  247</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad6a8bb4e272384ad7e3ee3061fd3a481">  248</a></span><span class="preprocessor">#define QMI_DIRECT_TX_IWIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Field       : QMI_DIRECT_TX_DATA</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Description : Data pushed here will be clocked out falling edges of SCK (or</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">//               before the very first rising edge of SCK, if this is the first</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               pulse). For each byte clocked out, the interface will</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               simultaneously sample one byte, on rising edges of SCK, and</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               push this to the DIRECT_RX FIFO.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//               For 16-bit data, the least-significant byte is transmitted</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//               first.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a27494e58cad3dfeade2aa37775f99889">  259</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DATA_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3767d8d5f91d459680e6c6669d8af07d">  260</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DATA_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab21f4f1a67bb5a93f1c40b8de862a6ac">  261</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DATA_MSB    _u(15)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a94947a26f6c1c9caf89d0ba5eb8268cf">  262</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0eb2d811cade6d9670a83d9c17568a9d">  263</a></span><span class="preprocessor">#define QMI_DIRECT_TX_DATA_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// Register    : QMI_DIRECT_RX</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Description : Receive FIFO for direct mode</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               With each byte clocked out on the serial interface, one byte</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">//               will simultaneously be clocked in, and will appear in this</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">//               FIFO. The serial interface will stall when this FIFO is full,</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               to avoid dropping data.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               When 16-bit data is pushed into the TX FIFO, the corresponding</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">//               RX FIFO push will also contain 16 bits of data. The least-</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">//               significant byte is the first one received.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaff80ddfa2eec0439d09ab7a1bb6fcbd">  275</a></span><span class="preprocessor">#define QMI_DIRECT_RX_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8ca7b920f53bfa5166a1022d0ed22459">  276</a></span><span class="preprocessor">#define QMI_DIRECT_RX_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a897978ddfb97d9ee7992d52221709936">  277</a></span><span class="preprocessor">#define QMI_DIRECT_RX_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ace417488c96bdcfa71587b1447eb2477">  278</a></span><span class="preprocessor">#define QMI_DIRECT_RX_MSB    _u(15)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad877082daeefb1eaca74a899f7fe2e35">  279</a></span><span class="preprocessor">#define QMI_DIRECT_RX_LSB    _u(0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af3f0366050074392ad2eeeec781e4e53">  280</a></span><span class="preprocessor">#define QMI_DIRECT_RX_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// Register    : QMI_M0_TIMING</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Description : Timing configuration register for memory address window 0.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a354826cbdb9d2e0dcae28f9a2fe50dd1">  284</a></span><span class="preprocessor">#define QMI_M0_TIMING_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3a13ab0abb7bebd89600b928e95706eb">  285</a></span><span class="preprocessor">#define QMI_M0_TIMING_BITS   _u(0xf3fff7ff)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2c37e512d8fb0542f400b3c177e3c4a8">  286</a></span><span class="preprocessor">#define QMI_M0_TIMING_RESET  _u(0x40000004)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// Field       : QMI_M0_TIMING_COOLDOWN</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Description : Chip select cooldown period. When a memory transfer finishes,</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">//               the chip select remains asserted for 64 x COOLDOWN system clock</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">//               cycles, plus half an SCK clock period (rounded up for odd SCK</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">//               divisors). After this cooldown expires, the chip select is</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">//               always deasserted to save power.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">//</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//               If the next memory access arrives within the cooldown period,</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//               the QMI may be able to append more SCK cycles to the currently</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">//               ongoing SPI transfer, rather than starting a new transfer. This</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">//               reduces access latency and increases bus throughput.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               Specifically, the next access must be in the same direction</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               (read/write), access the same memory window (chip select 0/1),</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               and follow sequentially the address of the last transfer. If</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               any of these are false, the new access will first deassert the</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               chip select, then begin a new transfer.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">//</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">//               If COOLDOWN is 0, the address alignment configured by PAGEBREAK</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//               has been reached, or the total chip select assertion limit</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">//               MAX_SELECT has been reached, the cooldown period is skipped,</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//               and the chip select will always be deasserted one half SCK</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">//               period after the transfer finishes.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4bdff65171e1658b1ca2bd718e5bc0a3">  311</a></span><span class="preprocessor">#define QMI_M0_TIMING_COOLDOWN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a81e42dca001aba17536f7d7b890151cf">  312</a></span><span class="preprocessor">#define QMI_M0_TIMING_COOLDOWN_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a168a67c377d1977f6882ec8bcf1e2a7a">  313</a></span><span class="preprocessor">#define QMI_M0_TIMING_COOLDOWN_MSB    _u(31)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ade8b5d5016c8424d4f504ebbf430561c">  314</a></span><span class="preprocessor">#define QMI_M0_TIMING_COOLDOWN_LSB    _u(30)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a29681cf024b44646eab6142e21792de7">  315</a></span><span class="preprocessor">#define QMI_M0_TIMING_COOLDOWN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">// Field       : QMI_M0_TIMING_PAGEBREAK</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">// Description : When page break is enabled, chip select will automatically</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">//               deassert when crossing certain power-of-2-aligned address</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//               boundaries. The next access will always begin a new read/write</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//               SPI burst, even if the address of the next access follows in</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               sequence with the last access before the page boundary.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//               Some flash and PSRAM devices forbid crossing page boundaries</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">//               with a single read/write transfer, or restrict the operating</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">//               frequency for transfers that do cross page a boundary. This</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">//               option allows the QMI to safely support those devices.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               This field has no effect when COOLDOWN is disabled.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               0x0 -&gt; No page boundary is enforced</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               0x1 -&gt; Break bursts crossing a 256-byte page boundary</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               0x2 -&gt; Break bursts crossing a 1024-byte quad-page boundary</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               0x3 -&gt; Break bursts crossing a 4096-byte sector boundary</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2de9de461c83756f8d25b533ff0673bb">  334</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a07bde01c3b24c5fc124a7e41ac21d089">  335</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afa18d9c3875b1e34b297713d7f5fb804">  336</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_MSB    _u(29)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae846c2b91e1fa1f85be2d0d18ad7b0ea">  337</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_LSB    _u(28)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2f70859525e0fa6ad6281126477ee9fa">  338</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0056005ba5f2134407f7dc3270d0469c">  339</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3b637d9b4bc542eb00fc7e93f3047cc3">  340</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_VALUE_256 _u(0x1)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9fb3e8659c514581f6fc652ee79ca045">  341</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_VALUE_1024 _u(0x2)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa36248ef75b76ee8ddabde1a343f70d5">  342</a></span><span class="preprocessor">#define QMI_M0_TIMING_PAGEBREAK_VALUE_4096 _u(0x3)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// Field       : QMI_M0_TIMING_SELECT_SETUP</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// Description : Add up to one additional system clock cycle of setup between</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               chip select assertion and the first rising edge of SCK.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               The default setup time is one half SCK period, which is usually</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               sufficient except for very high SCK frequencies with some flash</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//               devices.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a25d18711a1c982784aeb3d3b5d03ad76">  351</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_SETUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a338065c1ae6f7e9422914bcd08d6e514">  352</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_SETUP_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a32ccc3d5991bb0301916f899433b3013">  353</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_SETUP_MSB    _u(25)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1cb641fcde941c816e9c8c823e6fe902">  354</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_SETUP_LSB    _u(25)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab9aed67c05c8ac34410783b93836d04a">  355</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_SETUP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Field       : QMI_M0_TIMING_SELECT_HOLD</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// Description : Add up to three additional system clock cycles of active hold</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">//               between the last falling edge of SCK and the deassertion of</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">//               this window&#39;s chip select.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">//</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">//               The default hold time is one system clock cycle. Note that</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">//               flash datasheets usually give chip select active hold time from</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//               the last *rising* edge of SCK, and so even zero hold from the</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               last falling edge would be safe.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//               Note that this is a minimum hold time guaranteed by the QMI:</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">//               the actual chip select active hold may be slightly longer for</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">//               read transfers with low clock divisors and/or high sample</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">//               delays. Specifically, if the point two cycles after the last RX</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">//               data sample is later than the last SCK falling edge, then the</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">//               hold time is measured from *this* point.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//               Note also that, in case the final SCK pulse is masked to save</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//               energy (true for non-DTR reads when COOLDOWN is disabled or</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">//               PAGE_BREAK is reached), all of QMI&#39;s timing logic behaves as</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//               though the clock pulse were still present. The SELECT_HOLD time</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//               is applied from the point where the last SCK falling edge would</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">//               be if the clock pulse were not masked.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8cabee2ee55700f05d6236497fb4f3e0">  380</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_HOLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0964b1e28451c7ef2011c37b13fe5d2f">  381</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_HOLD_BITS   _u(0x01800000)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a567c8215b09a52bcfcbf0730d8e65522">  382</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_HOLD_MSB    _u(24)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a62b435306eb4c054724819778c9e398a">  383</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_HOLD_LSB    _u(23)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af72dce469656b3ca4654617b5749fee8">  384</a></span><span class="preprocessor">#define QMI_M0_TIMING_SELECT_HOLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Field       : QMI_M0_TIMING_MAX_SELECT</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// Description : Enforce a maximum assertion duration for this window&#39;s chip</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">//               select, in units of 64 system clock cycles. If 0, the QMI is</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//               permitted to keep the chip select asserted indefinitely when</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//               servicing sequential memory accesses (see COOLDOWN).</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">//</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//               This feature is required to meet timing constraints of PSRAM</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//               devices, which specify a maximum chip select assertion so they</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               can perform DRAM refresh cycles. See also MIN_DESELECT, which</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               can enforce a minimum deselect time.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">//</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">//               If a memory access is in progress at the time MAX_SELECT is</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">//               reached, the QMI will wait for the access to complete before</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">//               deasserting the chip select. This additional time must be</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">//               accounted for to calculate a safe MAX_SELECT value. In the</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">//               worst case, this may be a fully-formed serial transfer,</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">//               including command prefix and address, with a data payload as</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">//               large as one cache line.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeb4327ac6803514d5ea47892a803e1c6">  404</a></span><span class="preprocessor">#define QMI_M0_TIMING_MAX_SELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae31ccf7c958e17622e7403c8962cb8d1">  405</a></span><span class="preprocessor">#define QMI_M0_TIMING_MAX_SELECT_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afb76a0b2d26794878bef21770ea62215">  406</a></span><span class="preprocessor">#define QMI_M0_TIMING_MAX_SELECT_MSB    _u(22)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaacfaf010c6ac27eef0372e5a1381bb7">  407</a></span><span class="preprocessor">#define QMI_M0_TIMING_MAX_SELECT_LSB    _u(17)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7a087f746f078b7f515c228713f18669">  408</a></span><span class="preprocessor">#define QMI_M0_TIMING_MAX_SELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// Field       : QMI_M0_TIMING_MIN_DESELECT</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// Description : After this window&#39;s chip select is deasserted, it remains</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">//               deasserted for half an SCK cycle (rounded up to an integer</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">//               number of system clock cycles), plus MIN_DESELECT additional</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">//               system clock cycles, before the QMI reasserts either chip</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">//               select pin.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">//</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">//               Nonzero values may be required for PSRAM devices which enforce</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">//               a longer minimum CS deselect time, so that they can perform</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//               internal DRAM refresh cycles whilst deselected.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a36eb6bd5a32254066c0d6ca3a40b5175">  420</a></span><span class="preprocessor">#define QMI_M0_TIMING_MIN_DESELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a355d06009e6295e59102352218f13c0e">  421</a></span><span class="preprocessor">#define QMI_M0_TIMING_MIN_DESELECT_BITS   _u(0x0001f000)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acbd5c1486667c5b5ea6e953bba10c297">  422</a></span><span class="preprocessor">#define QMI_M0_TIMING_MIN_DESELECT_MSB    _u(16)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7ef748ff9d03cf24cd9b0b9e4b87e0f7">  423</a></span><span class="preprocessor">#define QMI_M0_TIMING_MIN_DESELECT_LSB    _u(12)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae451de6e7a4cabe82b5389cf50da7549">  424</a></span><span class="preprocessor">#define QMI_M0_TIMING_MIN_DESELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : QMI_M0_TIMING_RXDELAY</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Description : Delay the read data sample timing, in units of one half of a</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//               system clock cycle. (Not necessarily half of an SCK cycle.) An</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//               RXDELAY of 0 means the sample is captured at the SDI input</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">//               registers simultaneously with the rising edge of SCK launched</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               from the SCK output register.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//               At higher SCK frequencies, RXDELAY may need to be increased to</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//               account for the round trip delay of the pads, and the clock-</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//               to-Q delay of the QSPI memory device.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afecd452317d52ef4c2fe17f587b4a009">  436</a></span><span class="preprocessor">#define QMI_M0_TIMING_RXDELAY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acd74a39aae3fd31fdc78f7a4a7ecc1d9">  437</a></span><span class="preprocessor">#define QMI_M0_TIMING_RXDELAY_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3d6f4d61a154ebd18946651ea873172a">  438</a></span><span class="preprocessor">#define QMI_M0_TIMING_RXDELAY_MSB    _u(10)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a68df2e8d92030f0d39131b8a1d245e43">  439</a></span><span class="preprocessor">#define QMI_M0_TIMING_RXDELAY_LSB    _u(8)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a591c1d06f5946bb7e45ff6ae741b2dda">  440</a></span><span class="preprocessor">#define QMI_M0_TIMING_RXDELAY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Field       : QMI_M0_TIMING_CLKDIV</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Description : Clock divisor. Odd and even divisors are supported. Defines the</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               SCK clock period in units of 1 system clock cycle. Divisors</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               1..255 are encoded directly, and a divisor of 256 is encoded</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               with a value of CLKDIV=0.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//               The clock divisor can be changed on-the-fly, even when the QMI</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//               is currently accessing memory in this address window. All other</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">//               parameters must only be changed when the QMI is idle.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">//</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">//               If software is increasing CLKDIV in anticipation of an increase</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">//               in the system clock frequency, a dummy access to either memory</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//               window (and appropriate processor barriers/fences) must be</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//               inserted after the Mx_TIMING write to ensure the SCK divisor</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">//               change is in effect _before_ the system clock is changed.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1ea2ba063aad1b0b9c184df2ecd93410">  457</a></span><span class="preprocessor">#define QMI_M0_TIMING_CLKDIV_RESET  _u(0x04)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af239143bbcc96201735cc08bcda200be">  458</a></span><span class="preprocessor">#define QMI_M0_TIMING_CLKDIV_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8113a260f1a627307f82906f623b4239">  459</a></span><span class="preprocessor">#define QMI_M0_TIMING_CLKDIV_MSB    _u(7)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5ecbaea3e1f4ebcca171220913c29712">  460</a></span><span class="preprocessor">#define QMI_M0_TIMING_CLKDIV_LSB    _u(0)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1e6bb7825dd84341f916f24b6ad7eeea">  461</a></span><span class="preprocessor">#define QMI_M0_TIMING_CLKDIV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Register    : QMI_M0_RFMT</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : Read transfer format configuration for memory address window 0.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">//               Configure the bus width of each transfer phase individually,</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">//               and configure the length or presence of the command prefix,</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">//               command suffix and dummy/turnaround transfer phases. Only</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//               24-bit addresses are supported.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               The reset value of the M0_RFMT register is configured to</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               support a basic 03h serial read transfer with no additional</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae5b7919d1531e6da1f2ba25f8f80ac1f">  474</a></span><span class="preprocessor">#define QMI_M0_RFMT_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0a1053213cba02fbd8dd9d26ec2836b6">  475</a></span><span class="preprocessor">#define QMI_M0_RFMT_BITS   _u(0x1007d3ff)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae29758ec2de533b53dfa533097c671f5">  476</a></span><span class="preprocessor">#define QMI_M0_RFMT_RESET  _u(0x00001000)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// Field       : QMI_M0_RFMT_DTR</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// Description : Enable double transfer rate (DTR) for read commands: address,</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">//               suffix and read data phases are active on both edges of SCK.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//               SDO data is launched centre-aligned on each SCK edge, and SDI</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               data is captured on the SCK edge that follows its launch.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               DTR is implemented by halving the clock rate; SCK has a period</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               of 2 x CLK_DIV throughout the transfer. The prefix and dummy</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               phases are still single transfer rate.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//               If the suffix is quad-width, it must be 0 or 8 bits in length,</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               to ensure an even number of SCK edges.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a444c9e15a47b319bab0fd18f1999fc26">  490</a></span><span class="preprocessor">#define QMI_M0_RFMT_DTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae8b06dce6740d365512fa81186056b6c">  491</a></span><span class="preprocessor">#define QMI_M0_RFMT_DTR_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae04b5543591bdde662a6fa2eb6064e08">  492</a></span><span class="preprocessor">#define QMI_M0_RFMT_DTR_MSB    _u(28)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8deb61cd4f4c06b2a8faf0eb1da10bd3">  493</a></span><span class="preprocessor">#define QMI_M0_RFMT_DTR_LSB    _u(28)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4a02f47f020c95a2df75c4fa13227d56">  494</a></span><span class="preprocessor">#define QMI_M0_RFMT_DTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// Field       : QMI_M0_RFMT_DUMMY_LEN</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Description : Length of dummy phase between command suffix and data phase, in</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">//               units of 4 bits. (i.e. 1 cycle for quad width, 2 for dual, 4</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//               for single)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">//               0x0 -&gt; No dummy phase</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//               0x1 -&gt; 4 dummy bits</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//               0x2 -&gt; 8 dummy bits</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">//               0x3 -&gt; 12 dummy bits</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">//               0x4 -&gt; 16 dummy bits</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">//               0x5 -&gt; 20 dummy bits</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               0x6 -&gt; 24 dummy bits</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               0x7 -&gt; 28 dummy bits</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae6a1aeeb5cf24f8e166b24a168d7efe1">  508</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5fd91c02776252e1819eaf951a0cc0c4">  509</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac4af55c5d02c60d16e6cacec00abcf65">  510</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_MSB    _u(18)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a86cfe54618910bd0937bb3f0b4e6cb1d">  511</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_LSB    _u(16)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a981d1a9d6d0c9b1a25d42abfe99840fd">  512</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afe87c58957821677735d43044dd4875b">  513</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7b072b0f308b95533b047a7dbbec5aa7">  514</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_4 _u(0x1)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7bd8cdd4ca8f11db84140dccf47d6e36">  515</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0ea0013abf45f92d9a15ee110ed22f69">  516</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_12 _u(0x3)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1a6137050536e06fc704015b36d0e431">  517</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_16 _u(0x4)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6252e8966d9fc903c0e2b60ede9b5a30">  518</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_20 _u(0x5)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab2589ddacd58e6ab81255dfff6bfe326">  519</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_24 _u(0x6)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af53200ee6a463f4d830afd7f63515316">  520</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_LEN_VALUE_28 _u(0x7)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// Field       : QMI_M0_RFMT_SUFFIX_LEN</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// Description : Length of post-address command suffix, in units of 4 bits.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">//               (i.e. 1 cycle for quad width, 2 for dual, 4 for single)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">//</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">//               Only values of 0 and 8 bits are supported.</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">//               0x0 -&gt; No suffix</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">//               0x2 -&gt; 8-bit suffix</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a92274e08d1a540b9212cf33d1a7310ec">  529</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a49bc1c86f8d0b344b4be0eff77650496">  530</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a239b1b85d875d2efa4c72886295d9420">  531</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_MSB    _u(15)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8b06f1fb124d86b43d725a17a646efbf">  532</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_LSB    _u(14)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abad5cbdbe55abfd52084f23a956275e3">  533</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aae07660b1e476cd768fea38709fab461">  534</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abbd39567c2827a6e8ed10c20fd42719a">  535</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// Field       : QMI_M0_RFMT_PREFIX_LEN</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Description : Length of command prefix, in units of 8 bits. (i.e. 2 cycles</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">//               for quad width, 4 for dual, 8 for single)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">//               0x0 -&gt; No prefix</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//               0x1 -&gt; 8-bit prefix</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#add22e6ae19320a9d41fc749ecd90951c">  542</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab198971cd8e61ebd240c981d15310e7d">  543</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afd7ca2a3dad9234795a1a9a05d5e711c">  544</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_MSB    _u(12)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac3481784cd5a7b38d193e6ecdf8321ab">  545</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_LSB    _u(12)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ada54798b8fb5440ec354ae73f5c6276d">  546</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af4fc175440faa79316556e99bd832bcb">  547</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa58171ae3ca40831a5ab70ee6f0da966">  548</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_LEN_VALUE_8 _u(0x1)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Field       : QMI_M0_RFMT_DATA_WIDTH</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Description : The width used for the data transfer</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaadef5a8d4b3f3bdb61d1939f27cc3c6">  555</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af3633930980a5ec151577514cffb9748">  556</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0f4c6fabeb6d1d3c5852f4d86110f2f8">  557</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_MSB    _u(9)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad94d3a1881caabd20e8c2475ceaf4c74">  558</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_LSB    _u(8)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2c5b7b4c29074955834fbcab481ee146">  559</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5e2523f67392027fbda73b2616ad6bde">  560</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae42cc30be76cd3d32b8dedde801a3137">  561</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ada49d4eea85ac1a3c7813ecb961be17a">  562</a></span><span class="preprocessor">#define QMI_M0_RFMT_DATA_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// Field       : QMI_M0_RFMT_DUMMY_WIDTH</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// Description : The width used for the dummy phase, if any.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">//</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">//               If width is single, SD0/MOSI is held asserted low during the</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">//               dummy phase, and SD1...SD3 are tristated. If width is</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">//               dual/quad, all IOs are tristated during the dummy phase.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae842cca6f3b913b68c25c86a8b5b30c7">  573</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a51375d4e687568bcadae759dbac28c46">  574</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8e2b76e1f6b19e839894e1d823d10716">  575</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_MSB    _u(7)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3d4e9205abfbb1492d9f53be785c743a">  576</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_LSB    _u(6)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa81f7c666aa2caf8c30a884ce56c9c41">  577</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9f2311ba6709df11e39abc576f7e05d8">  578</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaee15430477adf71d4039417da0da3d8">  579</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aca05e238de42b8d47229eca51f918484">  580</a></span><span class="preprocessor">#define QMI_M0_RFMT_DUMMY_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">// Field       : QMI_M0_RFMT_SUFFIX_WIDTH</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// Description : The width used for the post-address command suffix, if any</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adbb2d50286c84197d5f6d03d523d0e1c">  587</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8eed49dac9eeb0ab6c00a52f6e9b0aac">  588</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6a52ef79e7ec957d570d1579011bdb10">  589</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_MSB    _u(5)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a336bacf073b6242da43b0b77a1af2ff9">  590</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_LSB    _u(4)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0ddd47ddb96918dbd8cca03fcae10a7a">  591</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a402fcde665457948e49a1793c373a7c0">  592</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aee294b0575f4711005474c5a51e87bfe">  593</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0a1f7f7527aa3604225b371fdf894f7f">  594</a></span><span class="preprocessor">#define QMI_M0_RFMT_SUFFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// Field       : QMI_M0_RFMT_ADDR_WIDTH</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// Description : The transfer width used for the address. The address phase</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">//               always transfers 24 bits in total.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a352d78be947901fbd77cd8f27dcd6965">  602</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aad471f3c406938c757de42613cf5462a">  603</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2630b465c6b887c459c2cb01f050e314">  604</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_MSB    _u(3)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9c25d34a3b857045a72db9ee9ab6a665">  605</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_LSB    _u(2)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4e3b709b131a99de1f3f86a5601c4df2">  606</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3f9511e59c01440cf88b7fcce24a18ae">  607</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2c7bf7af2b8a520a8d491b8be237d653">  608</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a583680a16170e1d0b9a90ec907f4530b">  609</a></span><span class="preprocessor">#define QMI_M0_RFMT_ADDR_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">// Field       : QMI_M0_RFMT_PREFIX_WIDTH</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">// Description : The transfer width used for the command prefix, if any</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a616c2b9d35a7e428214b5b3b7b43bbcf">  616</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a08a41d9bee64daa742317b2de3c1eba4">  617</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af7caee689284649e7ab8cf6e35be0a80">  618</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_MSB    _u(1)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a31b90d4b88551189b8405de602d39ec2">  619</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_LSB    _u(0)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a81a9bb33071fa809b8b2c0dd82ef8035">  620</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a854cb839187151909214f4ae643cfd37">  621</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad932e51e2f6307548ae1014a09761d95">  622</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa4342ec2c154f4598433b287311b3ee9">  623</a></span><span class="preprocessor">#define QMI_M0_RFMT_PREFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// Register    : QMI_M0_RCMD</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// Description : Command constants used for reads from memory address window 0.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               The reset value of the M0_RCMD register is configured to</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               support a basic 03h serial read transfer with no additional</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae7c1b76998977e8d3f46d8771df6f8d5">  631</a></span><span class="preprocessor">#define QMI_M0_RCMD_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6f64771b711827c098d1282d5940644c">  632</a></span><span class="preprocessor">#define QMI_M0_RCMD_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a829b4ccd314d4f7c7b03f1cc8d760d5e">  633</a></span><span class="preprocessor">#define QMI_M0_RCMD_RESET  _u(0x0000a003)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// Field       : QMI_M0_RCMD_SUFFIX</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// Description : The command suffix bits following the address, if</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               Mx_RFMT_SUFFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f28a5258537503b961ad36956e89a45">  638</a></span><span class="preprocessor">#define QMI_M0_RCMD_SUFFIX_RESET  _u(0xa0)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a722ac74d59e3c1c552901055a7650023">  639</a></span><span class="preprocessor">#define QMI_M0_RCMD_SUFFIX_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1fee34ec30c5c82345e1487a6afa21a4">  640</a></span><span class="preprocessor">#define QMI_M0_RCMD_SUFFIX_MSB    _u(15)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abfc9e7e9576eca694c942f75462283a0">  641</a></span><span class="preprocessor">#define QMI_M0_RCMD_SUFFIX_LSB    _u(8)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae983bf34b9f40106fced3614e04fca7c">  642</a></span><span class="preprocessor">#define QMI_M0_RCMD_SUFFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">// Field       : QMI_M0_RCMD_PREFIX</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">// Description : The command prefix bits to prepend on each new transfer, if</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">//               Mx_RFMT_PREFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1feee2c2a1b638242db296590f1e50dc">  647</a></span><span class="preprocessor">#define QMI_M0_RCMD_PREFIX_RESET  _u(0x03)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa74367d50763db09ee23be8d031d447b">  648</a></span><span class="preprocessor">#define QMI_M0_RCMD_PREFIX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a27bfed552f2077e60632c07780d0f40d">  649</a></span><span class="preprocessor">#define QMI_M0_RCMD_PREFIX_MSB    _u(7)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2ebc6868211b922efa6dd84669fb5119">  650</a></span><span class="preprocessor">#define QMI_M0_RCMD_PREFIX_LSB    _u(0)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#accaf604757079150dff55867db5728de">  651</a></span><span class="preprocessor">#define QMI_M0_RCMD_PREFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">// Register    : QMI_M0_WFMT</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">// Description : Write transfer format configuration for memory address window</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//               0.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               Configure the bus width of each transfer phase individually,</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">//               and configure the length or presence of the command prefix,</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//               command suffix and dummy/turnaround transfer phases. Only</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               24-bit addresses are supported.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">//               The reset value of the M0_WFMT register is configured to</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">//               support a basic 02h serial write transfer. However, writes to</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">//               this window must first be enabled via the XIP_CTRL_WRITABLE_M0</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">//               bit, as XIP memory is read-only by default.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a34a14512bd8faaf3d15ff49329d55e33">  666</a></span><span class="preprocessor">#define QMI_M0_WFMT_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af17e7e827a4f14f472d01d56600bbb51">  667</a></span><span class="preprocessor">#define QMI_M0_WFMT_BITS   _u(0x1007d3ff)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3a613d7c660b9806ddaee7a6af7330f7">  668</a></span><span class="preprocessor">#define QMI_M0_WFMT_RESET  _u(0x00001000)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">// Field       : QMI_M0_WFMT_DTR</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// Description : Enable double transfer rate (DTR) for write commands: address,</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">//               suffix and write data phases are active on both edges of SCK.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">//               SDO data is launched centre-aligned on each SCK edge, and SDI</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">//               data is captured on the SCK edge that follows its launch.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">//</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">//               DTR is implemented by halving the clock rate; SCK has a period</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">//               of 2 x CLK_DIV throughout the transfer. The prefix and dummy</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">//               phases are still single transfer rate.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//               If the suffix is quad-width, it must be 0 or 8 bits in length,</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">//               to ensure an even number of SCK edges.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6edef392f53602a5316ed2b50574db50">  682</a></span><span class="preprocessor">#define QMI_M0_WFMT_DTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad1bb9691f3a1d8f7e61f7bd094b4c668">  683</a></span><span class="preprocessor">#define QMI_M0_WFMT_DTR_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af0a51e57c2116c7860bc72866c3febe9">  684</a></span><span class="preprocessor">#define QMI_M0_WFMT_DTR_MSB    _u(28)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5b30ad64a6b168f4618582992534a2c3">  685</a></span><span class="preprocessor">#define QMI_M0_WFMT_DTR_LSB    _u(28)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f1d8dc3a928c79aa042f64daeecc324">  686</a></span><span class="preprocessor">#define QMI_M0_WFMT_DTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// Field       : QMI_M0_WFMT_DUMMY_LEN</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Description : Length of dummy phase between command suffix and data phase, in</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">//               units of 4 bits. (i.e. 1 cycle for quad width, 2 for dual, 4</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">//               for single)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">//               0x0 -&gt; No dummy phase</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//               0x1 -&gt; 4 dummy bits</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">//               0x2 -&gt; 8 dummy bits</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">//               0x3 -&gt; 12 dummy bits</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">//               0x4 -&gt; 16 dummy bits</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">//               0x5 -&gt; 20 dummy bits</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">//               0x6 -&gt; 24 dummy bits</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//               0x7 -&gt; 28 dummy bits</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a27e02eef7178e53ebf90dce5a346f68e">  700</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8050aacceb221e8d06efd076fee6b85f">  701</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4fd06abeeef6bfd78e4a0ebb9050a964">  702</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_MSB    _u(18)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5ccd09b42f446f2acca3e16544af4117">  703</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_LSB    _u(16)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aac34a9419baba89e90d8dc61487a17b2">  704</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9778aa6cc96b7a0f0d3fdf1fb6910d3a">  705</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6aa68d88e68d51f7cb01d853a517d85e">  706</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_4 _u(0x1)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aebd291bfdb99c7b60fb41449e78511a0">  707</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a518d58cf334e4ef94fdfcd49bbeadd8b">  708</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_12 _u(0x3)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a153b409e1589ebb471580c1388c7db1f">  709</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_16 _u(0x4)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a85337b54067701e6f5c0496b17b7fa79">  710</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_20 _u(0x5)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a18eeca27ff0f5668741cba1e581fe086">  711</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_24 _u(0x6)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4c979d7ef46fe2db48a139edb44faef8">  712</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_LEN_VALUE_28 _u(0x7)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Field       : QMI_M0_WFMT_SUFFIX_LEN</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// Description : Length of post-address command suffix, in units of 4 bits.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">//               (i.e. 1 cycle for quad width, 2 for dual, 4 for single)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">//</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//               Only values of 0 and 8 bits are supported.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">//               0x0 -&gt; No suffix</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">//               0x2 -&gt; 8-bit suffix</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a672b07f76f3f7609fba007506e36bfc0">  721</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad785bc6421a36000a7c62afe1249dd38">  722</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8a602d447e3910e3f18ab0c84bc1a056">  723</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_MSB    _u(15)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8a809a386d241197e0c5dce29abce765">  724</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_LSB    _u(14)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af7fd12fc9174fbdea3186c3fca318e11">  725</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3b4e7ea962fd932d3a3d27827d25a230">  726</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a13f99f6d485d0369a03cab60796820d2">  727</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// Field       : QMI_M0_WFMT_PREFIX_LEN</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// Description : Length of command prefix, in units of 8 bits. (i.e. 2 cycles</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               for quad width, 4 for dual, 8 for single)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">//               0x0 -&gt; No prefix</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">//               0x1 -&gt; 8-bit prefix</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae11644b7b2b6fc9fd39d0333535b5ce3">  734</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7a3d7c55eb3ba2ab5666dd7794f714cb">  735</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1becc65369218b2506deb4387d886178">  736</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_MSB    _u(12)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a962e933da45425c98af6d91a972f49f8">  737</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_LSB    _u(12)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a93871e51a26f7abe1461c396b3334ee1">  738</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaf701433b3347a7c3910ec233c71c3ac">  739</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af88fd086fa0d6e9e98ae845702bc7c31">  740</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_LEN_VALUE_8 _u(0x1)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">// Field       : QMI_M0_WFMT_DATA_WIDTH</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">// Description : The width used for the data transfer</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a62fb1a34d0f1f84a801b5e56d889afd9">  747</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9dcbbd76a10989c0b953aacd98143f98">  748</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae76b3f80f17f9c49776a15e2e473b6bd">  749</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_MSB    _u(9)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae9ec21f57d2aec6235798435e2a82421">  750</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_LSB    _u(8)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaf99d87ee2271dfaacf5daaaa581d3d0">  751</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab86c6a3fd7c58d581877c738e0c88fb9">  752</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aecf2173b89d37c3eb6db764ec5cf89bd">  753</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4e3054274caaf891ee9359dae8ecf185">  754</a></span><span class="preprocessor">#define QMI_M0_WFMT_DATA_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Field       : QMI_M0_WFMT_DUMMY_WIDTH</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">// Description : The width used for the dummy phase, if any.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">//</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">//               If width is single, SD0/MOSI is held asserted low during the</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">//               dummy phase, and SD1...SD3 are tristated. If width is</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">//               dual/quad, all IOs are tristated during the dummy phase.</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0a3b36b5abb603e759446fb02c740eac">  765</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af408b801a6da0bc7e70d8b0063efce39">  766</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9bb47780a2a9503428773fab993f9e90">  767</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_MSB    _u(7)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a032bb925ad55c21f6bd8f93defdd9047">  768</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_LSB    _u(6)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2bc9b6c8a462b57b8e7bf9c860d434c4">  769</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abbc1d80c1ef2bfb7ea00e1805bd305fe">  770</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aea2604acc632ab005089ddf3ecbb8f87">  771</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa90c5d14cb98b0ccec418ad759df6b5b">  772</a></span><span class="preprocessor">#define QMI_M0_WFMT_DUMMY_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">// Field       : QMI_M0_WFMT_SUFFIX_WIDTH</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">// Description : The width used for the post-address command suffix, if any</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f74387c21132062824c33743bf63cac">  779</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae3b77c1e8808dc1f886af873aa442cf1">  780</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa9dab6312f1c70a6b414eb66a99f3cb1">  781</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_MSB    _u(5)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a159b3eda5a302f8911d0395c53562b23">  782</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_LSB    _u(4)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a74a97284aa9b8087b9878af4b27cccee">  783</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a57087e5b609a4c3263a5b2b86770d4b5">  784</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a98824b96c0e91c335bb016bfd50e7f6e">  785</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5cc6c0668107d3c54e1468440cfa8639">  786</a></span><span class="preprocessor">#define QMI_M0_WFMT_SUFFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// Field       : QMI_M0_WFMT_ADDR_WIDTH</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Description : The transfer width used for the address. The address phase</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">//               always transfers 24 bits in total.</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae7af86351563f2dff3281e7a48e2f2af">  794</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a52919bc56c80fad3ad4563ecd140cfe3">  795</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a436f61c6a096617729e196e4207b91eb">  796</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_MSB    _u(3)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a55fd82b6b5bb4a885a7bf950723e8d4c">  797</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_LSB    _u(2)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1281644de076dd587557b410b31f6cff">  798</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9734e891693f54da131ab465361cf00e">  799</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3319c1d5ad1a4b2ad7d0c066a312c436">  800</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeff8a322fe350377ec104a879277eff6">  801</a></span><span class="preprocessor">#define QMI_M0_WFMT_ADDR_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">// Field       : QMI_M0_WFMT_PREFIX_WIDTH</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// Description : The transfer width used for the command prefix, if any</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a74c11f42311d44d74bdbc6315fbdadc9">  808</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4c06e694c6c61e900d92b3109da2b9f9">  809</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acabbfd6e1f9c458b4af6c8e12ca63002">  810</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_MSB    _u(1)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a20a9c709074c720100dab4bd24f63f72">  811</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_LSB    _u(0)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a459deb694b3fa84c4dd608f4390c7676">  812</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a366322cf4ac70e079f64a7a8e305bc24">  813</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac81183c69009ab05bb6e4bf0150ba2d4">  814</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abee4bb4474e10e586bec7276b1c42787">  815</a></span><span class="preprocessor">#define QMI_M0_WFMT_PREFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Register    : QMI_M0_WCMD</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Description : Command constants used for writes to memory address window 0.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">//</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">//               The reset value of the M0_WCMD register is configured to</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">//               support a basic 02h serial write transfer with no additional</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab17281e0f7d7fd388cc2ac32ad94eeec">  823</a></span><span class="preprocessor">#define QMI_M0_WCMD_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0789f073407689b26729b931f5d0e273">  824</a></span><span class="preprocessor">#define QMI_M0_WCMD_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a99879e65f46d25a9eec827a7daf34683">  825</a></span><span class="preprocessor">#define QMI_M0_WCMD_RESET  _u(0x0000a002)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">// Field       : QMI_M0_WCMD_SUFFIX</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">// Description : The command suffix bits following the address, if</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">//               Mx_WFMT_SUFFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa46c84b40d1b3d5b51abc7311c300fcc">  830</a></span><span class="preprocessor">#define QMI_M0_WCMD_SUFFIX_RESET  _u(0xa0)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad0ba5e80dbe992775024be8e3579bd25">  831</a></span><span class="preprocessor">#define QMI_M0_WCMD_SUFFIX_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9fb9f86de0786d375af3ce00a0783fb0">  832</a></span><span class="preprocessor">#define QMI_M0_WCMD_SUFFIX_MSB    _u(15)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab6399b126956d579e5f1612643c7c084">  833</a></span><span class="preprocessor">#define QMI_M0_WCMD_SUFFIX_LSB    _u(8)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad443f6b29f400d514118d8231c123bc1">  834</a></span><span class="preprocessor">#define QMI_M0_WCMD_SUFFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">// Field       : QMI_M0_WCMD_PREFIX</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">// Description : The command prefix bits to prepend on each new transfer, if</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">//               Mx_WFMT_PREFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaa875c88e980a54d0155f1eb8383e893">  839</a></span><span class="preprocessor">#define QMI_M0_WCMD_PREFIX_RESET  _u(0x02)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a368db0ce4f199eccb816095c50bd8c68">  840</a></span><span class="preprocessor">#define QMI_M0_WCMD_PREFIX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a935d3800ad262058882c7704f7e2469b">  841</a></span><span class="preprocessor">#define QMI_M0_WCMD_PREFIX_MSB    _u(7)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aec6d1e0b376a590078a8fe76da23444b">  842</a></span><span class="preprocessor">#define QMI_M0_WCMD_PREFIX_LSB    _u(0)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9af7dc109ebe7d4a4f79bea8d4303477">  843</a></span><span class="preprocessor">#define QMI_M0_WCMD_PREFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">// Register    : QMI_M1_TIMING</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// Description : Timing configuration register for memory address window 1.</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa33ec2c24cfd0878a435d57e9e426e4c">  847</a></span><span class="preprocessor">#define QMI_M1_TIMING_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4caad45f4b809901d5b064db94609fe4">  848</a></span><span class="preprocessor">#define QMI_M1_TIMING_BITS   _u(0xf3fff7ff)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6bc0ee6cfd03f687b51cb94c7033a7b2">  849</a></span><span class="preprocessor">#define QMI_M1_TIMING_RESET  _u(0x40000004)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">// Field       : QMI_M1_TIMING_COOLDOWN</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// Description : Chip select cooldown period. When a memory transfer finishes,</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">//               the chip select remains asserted for 64 x COOLDOWN system clock</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               cycles, plus half an SCK clock period (rounded up for odd SCK</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">//               divisors). After this cooldown expires, the chip select is</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">//               always deasserted to save power.</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">//</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">//               If the next memory access arrives within the cooldown period,</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//               the QMI may be able to append more SCK cycles to the currently</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">//               ongoing SPI transfer, rather than starting a new transfer. This</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">//               reduces access latency and increases bus throughput.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">//</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               Specifically, the next access must be in the same direction</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">//               (read/write), access the same memory window (chip select 0/1),</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">//               and follow sequentially the address of the last transfer. If</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">//               any of these are false, the new access will first deassert the</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">//               chip select, then begin a new transfer.</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">//</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">//               If COOLDOWN is 0, the address alignment configured by PAGEBREAK</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">//               has been reached, or the total chip select assertion limit</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">//               MAX_SELECT has been reached, the cooldown period is skipped,</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//               and the chip select will always be deasserted one half SCK</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">//               period after the transfer finishes.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a756c8efdc83a760ba251a64dc316b47a">  874</a></span><span class="preprocessor">#define QMI_M1_TIMING_COOLDOWN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa04b1bd23da491bdba9323a3d51b4bee">  875</a></span><span class="preprocessor">#define QMI_M1_TIMING_COOLDOWN_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a441b5df0c6c828ed8c4c6ef5a9848e7e">  876</a></span><span class="preprocessor">#define QMI_M1_TIMING_COOLDOWN_MSB    _u(31)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a22dcfeba00c9dd87ab204009d0f315b2">  877</a></span><span class="preprocessor">#define QMI_M1_TIMING_COOLDOWN_LSB    _u(30)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3cd79d0f33b247293d92b7a2055c4bbe">  878</a></span><span class="preprocessor">#define QMI_M1_TIMING_COOLDOWN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">// Field       : QMI_M1_TIMING_PAGEBREAK</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">// Description : When page break is enabled, chip select will automatically</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">//               deassert when crossing certain power-of-2-aligned address</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">//               boundaries. The next access will always begin a new read/write</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">//               SPI burst, even if the address of the next access follows in</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">//               sequence with the last access before the page boundary.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">//</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">//               Some flash and PSRAM devices forbid crossing page boundaries</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">//               with a single read/write transfer, or restrict the operating</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">//               frequency for transfers that do cross page a boundary. This</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">//               option allows the QMI to safely support those devices.</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">//</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">//               This field has no effect when COOLDOWN is disabled.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">//               0x0 -&gt; No page boundary is enforced</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">//               0x1 -&gt; Break bursts crossing a 256-byte page boundary</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">//               0x2 -&gt; Break bursts crossing a 1024-byte quad-page boundary</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">//               0x3 -&gt; Break bursts crossing a 4096-byte sector boundary</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9424bc65a6071881cd914aa5e910e5b6">  897</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afd6621765fb1faa046c4cb5027d6574d">  898</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a670578e3451fa49806ebb0917cc5a94d">  899</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_MSB    _u(29)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8624061b2eb96ebb9a5ae8c0669ee0b5">  900</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_LSB    _u(28)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0b407cf555003fbf714f4c7bf8eba854">  901</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaeaf3cf154812b32023183af054165cc">  902</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab713acad09805073b7718510d5c24840">  903</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_VALUE_256 _u(0x1)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a33dd59b49c9cbbde2a9fc050d6a15bdc">  904</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_VALUE_1024 _u(0x2)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a486db89224ae9f6011fd30fcdb3676cb">  905</a></span><span class="preprocessor">#define QMI_M1_TIMING_PAGEBREAK_VALUE_4096 _u(0x3)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// Field       : QMI_M1_TIMING_SELECT_SETUP</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">// Description : Add up to one additional system clock cycle of setup between</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">//               chip select assertion and the first rising edge of SCK.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">//</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">//               The default setup time is one half SCK period, which is usually</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">//               sufficient except for very high SCK frequencies with some flash</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">//               devices.</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a26040c0500879d7fad4246902dbaf54a">  914</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_SETUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aee4091eb8476d83a5c3e71552f733222">  915</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_SETUP_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab4c215a7cd9afbc4d563a381166527d8">  916</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_SETUP_MSB    _u(25)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5d422c7d493272c8082bf55d5d643a66">  917</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_SETUP_LSB    _u(25)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acce8fa171fc1c172fb3f5f20cf820730">  918</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_SETUP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">// Field       : QMI_M1_TIMING_SELECT_HOLD</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">// Description : Add up to three additional system clock cycles of active hold</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">//               between the last falling edge of SCK and the deassertion of</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">//               this window&#39;s chip select.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">//</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">//               The default hold time is one system clock cycle. Note that</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">//               flash datasheets usually give chip select active hold time from</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">//               the last *rising* edge of SCK, and so even zero hold from the</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">//               last falling edge would be safe.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">//</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">//               Note that this is a minimum hold time guaranteed by the QMI:</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">//               the actual chip select active hold may be slightly longer for</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">//               read transfers with low clock divisors and/or high sample</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">//               delays. Specifically, if the point two cycles after the last RX</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">//               data sample is later than the last SCK falling edge, then the</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">//               hold time is measured from *this* point.</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">//</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">//               Note also that, in case the final SCK pulse is masked to save</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               energy (true for non-DTR reads when COOLDOWN is disabled or</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//               PAGE_BREAK is reached), all of QMI&#39;s timing logic behaves as</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//               though the clock pulse were still present. The SELECT_HOLD time</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               is applied from the point where the last SCK falling edge would</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">//               be if the clock pulse were not masked.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a331a6649cbe906371c4071a3c4b9268d">  943</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_HOLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad3c342339cd5888280887e46d1580e3c">  944</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_HOLD_BITS   _u(0x01800000)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4707eb2b4184d0c9cda0272fba327d17">  945</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_HOLD_MSB    _u(24)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac230c3e3e859e6bd822e7f77383486f1">  946</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_HOLD_LSB    _u(23)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af3d43b30c0d625fc33b0b84ed648b0e9">  947</a></span><span class="preprocessor">#define QMI_M1_TIMING_SELECT_HOLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">// Field       : QMI_M1_TIMING_MAX_SELECT</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">// Description : Enforce a maximum assertion duration for this window&#39;s chip</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">//               select, in units of 64 system clock cycles. If 0, the QMI is</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">//               permitted to keep the chip select asserted indefinitely when</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">//               servicing sequential memory accesses (see COOLDOWN).</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">//</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">//               This feature is required to meet timing constraints of PSRAM</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">//               devices, which specify a maximum chip select assertion so they</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">//               can perform DRAM refresh cycles. See also MIN_DESELECT, which</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">//               can enforce a minimum deselect time.</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">//</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">//               If a memory access is in progress at the time MAX_SELECT is</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">//               reached, the QMI will wait for the access to complete before</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               deasserting the chip select. This additional time must be</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//               accounted for to calculate a safe MAX_SELECT value. In the</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               worst case, this may be a fully-formed serial transfer,</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">//               including command prefix and address, with a data payload as</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">//               large as one cache line.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6ffb294224ab7d46be2c97b57ffd7676">  967</a></span><span class="preprocessor">#define QMI_M1_TIMING_MAX_SELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9f9111ab0abdbcc074977964dcaffdf6">  968</a></span><span class="preprocessor">#define QMI_M1_TIMING_MAX_SELECT_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a909e1c547f84a2b98200eaf5c78fd44c">  969</a></span><span class="preprocessor">#define QMI_M1_TIMING_MAX_SELECT_MSB    _u(22)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab0d034db0d0bfe09a1305842d8662c38">  970</a></span><span class="preprocessor">#define QMI_M1_TIMING_MAX_SELECT_LSB    _u(17)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeb084ccdae18f3180baa6fbf3710f287">  971</a></span><span class="preprocessor">#define QMI_M1_TIMING_MAX_SELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">// Field       : QMI_M1_TIMING_MIN_DESELECT</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">// Description : After this window&#39;s chip select is deasserted, it remains</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">//               deasserted for half an SCK cycle (rounded up to an integer</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">//               number of system clock cycles), plus MIN_DESELECT additional</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">//               system clock cycles, before the QMI reasserts either chip</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">//               select pin.</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">//</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               Nonzero values may be required for PSRAM devices which enforce</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">//               a longer minimum CS deselect time, so that they can perform</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               internal DRAM refresh cycles whilst deselected.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a98994370745fc3e712757ac794b35253">  983</a></span><span class="preprocessor">#define QMI_M1_TIMING_MIN_DESELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afe64a59b35105243d741d1b9cb70a06d">  984</a></span><span class="preprocessor">#define QMI_M1_TIMING_MIN_DESELECT_BITS   _u(0x0001f000)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a05848e1cf3eede68d93b6eea1ea74623">  985</a></span><span class="preprocessor">#define QMI_M1_TIMING_MIN_DESELECT_MSB    _u(16)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a026c280ad6774a95c855902cd1336e99">  986</a></span><span class="preprocessor">#define QMI_M1_TIMING_MIN_DESELECT_LSB    _u(12)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a71205e51f06b22d0f00239869fcce0e4">  987</a></span><span class="preprocessor">#define QMI_M1_TIMING_MIN_DESELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">// Field       : QMI_M1_TIMING_RXDELAY</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">// Description : Delay the read data sample timing, in units of one half of a</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               system clock cycle. (Not necessarily half of an SCK cycle.) An</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//               RXDELAY of 0 means the sample is captured at the SDI input</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">//               registers simultaneously with the rising edge of SCK launched</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">//               from the SCK output register.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">//               At higher SCK frequencies, RXDELAY may need to be increased to</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">//               account for the round trip delay of the pads, and the clock-</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">//               to-Q delay of the QSPI memory device.</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a26da30e41ca6d7ea6528bfbaf8c192f7">  999</a></span><span class="preprocessor">#define QMI_M1_TIMING_RXDELAY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a78305d27a9ee7a5a4de8ecf9a566c6ab"> 1000</a></span><span class="preprocessor">#define QMI_M1_TIMING_RXDELAY_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7ec511c776bd22458101db0674984f34"> 1001</a></span><span class="preprocessor">#define QMI_M1_TIMING_RXDELAY_MSB    _u(10)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3dd87d20f0de0d7ef8b011349aa8461f"> 1002</a></span><span class="preprocessor">#define QMI_M1_TIMING_RXDELAY_LSB    _u(8)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3f7afa14a9ad20856f8a92015e3a686a"> 1003</a></span><span class="preprocessor">#define QMI_M1_TIMING_RXDELAY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">// Field       : QMI_M1_TIMING_CLKDIV</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">// Description : Clock divisor. Odd and even divisors are supported. Defines the</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">//               SCK clock period in units of 1 system clock cycle. Divisors</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">//               1..255 are encoded directly, and a divisor of 256 is encoded</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">//               with a value of CLKDIV=0.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">//</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">//               The clock divisor can be changed on-the-fly, even when the QMI</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">//               is currently accessing memory in this address window. All other</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">//               parameters must only be changed when the QMI is idle.</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">//</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">//               If software is increasing CLKDIV in anticipation of an increase</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">//               in the system clock frequency, a dummy access to either memory</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">//               window (and appropriate processor barriers/fences) must be</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">//               inserted after the Mx_TIMING write to ensure the SCK divisor</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">//               change is in effect _before_ the system clock is changed.</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a26a7e56839c54de5ac1cc005a5c9cf0c"> 1020</a></span><span class="preprocessor">#define QMI_M1_TIMING_CLKDIV_RESET  _u(0x04)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a872ba73d40b0be7b4d0061d499245906"> 1021</a></span><span class="preprocessor">#define QMI_M1_TIMING_CLKDIV_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4f65ab44f5a326bcd7c77401be479fd8"> 1022</a></span><span class="preprocessor">#define QMI_M1_TIMING_CLKDIV_MSB    _u(7)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7d7f315129681c607eb2ea1235b128c8"> 1023</a></span><span class="preprocessor">#define QMI_M1_TIMING_CLKDIV_LSB    _u(0)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7dc84acbf24ddd9d2b384fa5346f1a4f"> 1024</a></span><span class="preprocessor">#define QMI_M1_TIMING_CLKDIV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// Register    : QMI_M1_RFMT</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// Description : Read transfer format configuration for memory address window 1.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">//</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">//               Configure the bus width of each transfer phase individually,</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">//               and configure the length or presence of the command prefix,</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">//               command suffix and dummy/turnaround transfer phases. Only</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">//               24-bit addresses are supported.</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">//</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">//               The reset value of the M1_RFMT register is configured to</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">//               support a basic 03h serial read transfer with no additional</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6782dfe4818fd35bd33446e5de74e450"> 1037</a></span><span class="preprocessor">#define QMI_M1_RFMT_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1a60f171486606e826c0b28b53f2d14e"> 1038</a></span><span class="preprocessor">#define QMI_M1_RFMT_BITS   _u(0x1007d3ff)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a39658c098e97b06fc541e9a5738a5011"> 1039</a></span><span class="preprocessor">#define QMI_M1_RFMT_RESET  _u(0x00001000)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// Field       : QMI_M1_RFMT_DTR</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// Description : Enable double transfer rate (DTR) for read commands: address,</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">//               suffix and read data phases are active on both edges of SCK.</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">//               SDO data is launched centre-aligned on each SCK edge, and SDI</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">//               data is captured on the SCK edge that follows its launch.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">//</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               DTR is implemented by halving the clock rate; SCK has a period</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">//               of 2 x CLK_DIV throughout the transfer. The prefix and dummy</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">//               phases are still single transfer rate.</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">//</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">//               If the suffix is quad-width, it must be 0 or 8 bits in length,</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">//               to ensure an even number of SCK edges.</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a601bd58e585508388129831a6fb7d71f"> 1053</a></span><span class="preprocessor">#define QMI_M1_RFMT_DTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1d1b36f8a0bea214fcb4c81c6af0d313"> 1054</a></span><span class="preprocessor">#define QMI_M1_RFMT_DTR_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac2a3c2acf5d9fef0ec2cf094ebb1b407"> 1055</a></span><span class="preprocessor">#define QMI_M1_RFMT_DTR_MSB    _u(28)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a581e887af12d57445e4959972def709f"> 1056</a></span><span class="preprocessor">#define QMI_M1_RFMT_DTR_LSB    _u(28)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4c3598eecda29abea6a59319c39c788f"> 1057</a></span><span class="preprocessor">#define QMI_M1_RFMT_DTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// Field       : QMI_M1_RFMT_DUMMY_LEN</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">// Description : Length of dummy phase between command suffix and data phase, in</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">//               units of 4 bits. (i.e. 1 cycle for quad width, 2 for dual, 4</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">//               for single)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">//               0x0 -&gt; No dummy phase</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">//               0x1 -&gt; 4 dummy bits</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">//               0x2 -&gt; 8 dummy bits</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">//               0x3 -&gt; 12 dummy bits</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">//               0x4 -&gt; 16 dummy bits</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">//               0x5 -&gt; 20 dummy bits</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">//               0x6 -&gt; 24 dummy bits</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">//               0x7 -&gt; 28 dummy bits</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4ee37a169373ba84aa4a85329207aeea"> 1071</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8f6719c650cb9bc042e58740eb6575da"> 1072</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1018e63270637527df8cf27c71a70383"> 1073</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_MSB    _u(18)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a95cc6b3fb9a39393bf16e4c9383b4b4a"> 1074</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_LSB    _u(16)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3de008a188a5952775c15b97cb106790"> 1075</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0b68a5d249364f4f553842efea04f66c"> 1076</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae4b18b33876e6c0dc35033b638463f7c"> 1077</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_4 _u(0x1)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1359eb0816765c5e81b33bce33292148"> 1078</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9ad3446f9d5de03bc65856097b4072ee"> 1079</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_12 _u(0x3)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8a9f7125b89a3041ef01f19712283567"> 1080</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_16 _u(0x4)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a898c7b58be2a65cfea95c13b5baaa370"> 1081</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_20 _u(0x5)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3e21f1f0dc291e87884d8791dcb3cd7d"> 1082</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_24 _u(0x6)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af12bb071bea2cca681e4115e473ec876"> 1083</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_LEN_VALUE_28 _u(0x7)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// Field       : QMI_M1_RFMT_SUFFIX_LEN</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Description : Length of post-address command suffix, in units of 4 bits.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">//               (i.e. 1 cycle for quad width, 2 for dual, 4 for single)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">//</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">//               Only values of 0 and 8 bits are supported.</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">//               0x0 -&gt; No suffix</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">//               0x2 -&gt; 8-bit suffix</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a318905a808adb491a3682f9537c0a7aa"> 1092</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a41da9ad447ff0dbbca32623f03abcc1f"> 1093</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abf6a34d26820b5426461a7cf71ee8680"> 1094</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_MSB    _u(15)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a96ece468ed42f45b31e48be5cd4e9263"> 1095</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_LSB    _u(14)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acf1cd45c9deaea9120c37b42d4962870"> 1096</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a68e9bddb6aa969c37e700480bc170d23"> 1097</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9503bcd44ad6bccc8940fdbba2b26176"> 1098</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">// Field       : QMI_M1_RFMT_PREFIX_LEN</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">// Description : Length of command prefix, in units of 8 bits. (i.e. 2 cycles</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">//               for quad width, 4 for dual, 8 for single)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">//               0x0 -&gt; No prefix</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">//               0x1 -&gt; 8-bit prefix</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abb84bfecaeb9c6114accac7feb7a1baa"> 1105</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5edf2a588fdb4dc54a39b097951c6d91"> 1106</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac1ea7e172e79b4a47a8959a0470e1c0c"> 1107</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_MSB    _u(12)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a21eea82b0e8b37971a7e94f60a68e70c"> 1108</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_LSB    _u(12)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adf44c32b0a4d5b74be9f08d88b8d87b7"> 1109</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a216f2f26dbb50a2a674a169569e95e9f"> 1110</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a60a1cfe151f45342fc17a092e205d77c"> 1111</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_LEN_VALUE_8 _u(0x1)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// Field       : QMI_M1_RFMT_DATA_WIDTH</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">// Description : The width used for the data transfer</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4621eb6d744f0c9b2409bfab34e57c9b"> 1118</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9ce921e4d04dbdd6304ea683c130dfd8"> 1119</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac33fb81419c5d2ea6025f1af37d1cdd3"> 1120</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_MSB    _u(9)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a90d5229d78d5e9e6d222f4b1a1e4db4d"> 1121</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_LSB    _u(8)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2e3c812dca7037218164096122da5f78"> 1122</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a816009fd78159b9d6f4f12d9b52c247b"> 1123</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a407ba213807535267e475ba3cf5e5429"> 1124</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae88b410a16bbf1d62d2bc6d1d2644684"> 1125</a></span><span class="preprocessor">#define QMI_M1_RFMT_DATA_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">// Field       : QMI_M1_RFMT_DUMMY_WIDTH</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">// Description : The width used for the dummy phase, if any.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">//</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">//               If width is single, SD0/MOSI is held asserted low during the</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">//               dummy phase, and SD1...SD3 are tristated. If width is</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">//               dual/quad, all IOs are tristated during the dummy phase.</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acf8f83961be870aa923222cf091ba1b5"> 1136</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae736985c3b47260c9a9e2504bf7f12a8"> 1137</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a06d86bf4a8385fc5d0cd8891cd2631d8"> 1138</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_MSB    _u(7)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6ddfd85d32687230da88ea33373d00c2"> 1139</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_LSB    _u(6)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8c7b85fd2977cf1205418e4a271b8a4b"> 1140</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a715472e2b1b83345ba0aef8bb4998d58"> 1141</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0cc6efb78e2e51b64cd2bbbe67582918"> 1142</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a781deedd923f46cccb66b0808d198751"> 1143</a></span><span class="preprocessor">#define QMI_M1_RFMT_DUMMY_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">// Field       : QMI_M1_RFMT_SUFFIX_WIDTH</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">// Description : The width used for the post-address command suffix, if any</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4fc9247f0c9168f5ce207eda853466b1"> 1150</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5424970d395603c02035ccbac7324758"> 1151</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a20dfb237ed758ec797f97386a7209078"> 1152</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_MSB    _u(5)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a250fd71360f8439ce049c13cdbbe219a"> 1153</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_LSB    _u(4)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aac818896d4da276e2abcc43d833a294b"> 1154</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6d4bc7369eda9a327c5afcad21f0cfde"> 1155</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a28022e4177c72dd1fe99c8d03881f161"> 1156</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8487565086a0ee028286f7fb620a7d00"> 1157</a></span><span class="preprocessor">#define QMI_M1_RFMT_SUFFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">// Field       : QMI_M1_RFMT_ADDR_WIDTH</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">// Description : The transfer width used for the address. The address phase</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">//               always transfers 24 bits in total.</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8984751a78a5f092bf158021231e3835"> 1165</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac6be3f1fd5356f5a950682b0071d1b47"> 1166</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0a1db05ced1051caa2a301ae5c156016"> 1167</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_MSB    _u(3)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a62318bc1c8ea39a467740e12de0ebf22"> 1168</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_LSB    _u(2)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a416b24e3ff06508aa35aea7e61d9ffab"> 1169</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a64d68dc7144e30c9fb208b0cbf20aac4"> 1170</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1e2bca41d3aac941284d4825b8fb5493"> 1171</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a10fb095485abaabca22338768b4ce2cc"> 1172</a></span><span class="preprocessor">#define QMI_M1_RFMT_ADDR_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">// Field       : QMI_M1_RFMT_PREFIX_WIDTH</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">// Description : The transfer width used for the command prefix, if any</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa8d5d6d818b3888b3b9e983d610c1ddd"> 1179</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a545114c5bf026e19834ec7dcc26ad579"> 1180</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae18fa9d6441385040fee1cf92c125714"> 1181</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_MSB    _u(1)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a39107b88b63752c11235220bfffd82eb"> 1182</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_LSB    _u(0)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a39bc4e0f6f164c9df18193a919e90898"> 1183</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7269a9e985ad9892df8a2e7669ed76bc"> 1184</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aecd8440448705df80c3086d86f0e4ed0"> 1185</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1d377cc98030d538145c160c35162fe6"> 1186</a></span><span class="preprocessor">#define QMI_M1_RFMT_PREFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">// Register    : QMI_M1_RCMD</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">// Description : Command constants used for reads from memory address window 1.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">//</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">//               The reset value of the M1_RCMD register is configured to</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">//               support a basic 03h serial read transfer with no additional</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa9e68b527a62987dadf71a7ad3f8b733"> 1194</a></span><span class="preprocessor">#define QMI_M1_RCMD_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a04b891ba4b69465c993b81f288339e67"> 1195</a></span><span class="preprocessor">#define QMI_M1_RCMD_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0e3d9f747bbbac822e7561aac28e5f03"> 1196</a></span><span class="preprocessor">#define QMI_M1_RCMD_RESET  _u(0x0000a003)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">// Field       : QMI_M1_RCMD_SUFFIX</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">// Description : The command suffix bits following the address, if</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">//               Mx_RFMT_SUFFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9d8a5160260049c5a261b0f0883ca5a2"> 1201</a></span><span class="preprocessor">#define QMI_M1_RCMD_SUFFIX_RESET  _u(0xa0)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac130400c4109738ee7aa435b73d82f19"> 1202</a></span><span class="preprocessor">#define QMI_M1_RCMD_SUFFIX_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac4c98e2a4f30b709d523b0935869eb3d"> 1203</a></span><span class="preprocessor">#define QMI_M1_RCMD_SUFFIX_MSB    _u(15)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7abe65dc98702fdb1ad5bb0665e81235"> 1204</a></span><span class="preprocessor">#define QMI_M1_RCMD_SUFFIX_LSB    _u(8)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa7247463b9af1f04aa7d1add8b2dcf76"> 1205</a></span><span class="preprocessor">#define QMI_M1_RCMD_SUFFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">// Field       : QMI_M1_RCMD_PREFIX</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Description : The command prefix bits to prepend on each new transfer, if</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               Mx_RFMT_PREFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a81b844ffce0e466164e0b65467fafac6"> 1210</a></span><span class="preprocessor">#define QMI_M1_RCMD_PREFIX_RESET  _u(0x03)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a68fff786ba1c1483233a03716fce6ae4"> 1211</a></span><span class="preprocessor">#define QMI_M1_RCMD_PREFIX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a8a37e5c616b5afe5f471ccedcd988d20"> 1212</a></span><span class="preprocessor">#define QMI_M1_RCMD_PREFIX_MSB    _u(7)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a785bd160033026af0a18d8a2c6575800"> 1213</a></span><span class="preprocessor">#define QMI_M1_RCMD_PREFIX_LSB    _u(0)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5f55e1659e2c2001d62fcab0bbbb6655"> 1214</a></span><span class="preprocessor">#define QMI_M1_RCMD_PREFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">// Register    : QMI_M1_WFMT</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// Description : Write transfer format configuration for memory address window</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               1.</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">//</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               Configure the bus width of each transfer phase individually,</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//               and configure the length or presence of the command prefix,</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">//               command suffix and dummy/turnaround transfer phases. Only</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">//               24-bit addresses are supported.</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">//</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">//               The reset value of the M1_WFMT register is configured to</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">//               support a basic 02h serial write transfer. However, writes to</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">//               this window must first be enabled via the XIP_CTRL_WRITABLE_M1</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">//               bit, as XIP memory is read-only by default.</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a74d83647470c0165a7192b2132346e95"> 1229</a></span><span class="preprocessor">#define QMI_M1_WFMT_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afeed9984fef7a7e2625742ce1b8944d3"> 1230</a></span><span class="preprocessor">#define QMI_M1_WFMT_BITS   _u(0x1007d3ff)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a69319a7e2fc5fe3409c2e0ecb2724829"> 1231</a></span><span class="preprocessor">#define QMI_M1_WFMT_RESET  _u(0x00001000)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// Field       : QMI_M1_WFMT_DTR</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">// Description : Enable double transfer rate (DTR) for write commands: address,</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">//               suffix and write data phases are active on both edges of SCK.</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">//               SDO data is launched centre-aligned on each SCK edge, and SDI</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">//               data is captured on the SCK edge that follows its launch.</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">//</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">//               DTR is implemented by halving the clock rate; SCK has a period</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">//               of 2 x CLK_DIV throughout the transfer. The prefix and dummy</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">//               phases are still single transfer rate.</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">//</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">//               If the suffix is quad-width, it must be 0 or 8 bits in length,</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">//               to ensure an even number of SCK edges.</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a80bab0fd1333b89ea83c3eaeeb63a42c"> 1245</a></span><span class="preprocessor">#define QMI_M1_WFMT_DTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a709601d20acac1c01686a9e62b90d2eb"> 1246</a></span><span class="preprocessor">#define QMI_M1_WFMT_DTR_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae1ff66e67b0dc9c072d6a44e49fc9566"> 1247</a></span><span class="preprocessor">#define QMI_M1_WFMT_DTR_MSB    _u(28)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa8cf4f10e1bcadcc1ac3e2a6f1762882"> 1248</a></span><span class="preprocessor">#define QMI_M1_WFMT_DTR_LSB    _u(28)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1f8d35592c84f5896acfaae78a6ef6de"> 1249</a></span><span class="preprocessor">#define QMI_M1_WFMT_DTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">// Field       : QMI_M1_WFMT_DUMMY_LEN</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">// Description : Length of dummy phase between command suffix and data phase, in</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">//               units of 4 bits. (i.e. 1 cycle for quad width, 2 for dual, 4</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">//               for single)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">//               0x0 -&gt; No dummy phase</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">//               0x1 -&gt; 4 dummy bits</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">//               0x2 -&gt; 8 dummy bits</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">//               0x3 -&gt; 12 dummy bits</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">//               0x4 -&gt; 16 dummy bits</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">//               0x5 -&gt; 20 dummy bits</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">//               0x6 -&gt; 24 dummy bits</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">//               0x7 -&gt; 28 dummy bits</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a96eaf3871cea66cf69d53de6c1668103"> 1263</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a51e0c6a4d03aca648b2f0ecfedb6c54a"> 1264</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4643142483e8be0134c0aa70a79eff9f"> 1265</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_MSB    _u(18)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a66ce720536c04b68f793f987ac9e617f"> 1266</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_LSB    _u(16)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a52a2a607a52c8f39b91614f56b778344"> 1267</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a481868a85e81d973d6ed806e6fb9d332"> 1268</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5b5d3f25d8caad27f8c085fc136c9cbf"> 1269</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_4 _u(0x1)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a757eeeef3bf59cee027791f7046bdce5"> 1270</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3c27af87b82d8630f8f0348b4c3c448c"> 1271</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_12 _u(0x3)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae7ee88219b1a8a94f716a9ce287bee77"> 1272</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_16 _u(0x4)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af56cd64787b03b58e85adb7fae9b6296"> 1273</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_20 _u(0x5)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acab6c8f41b36ca4294d28ace7f1143d1"> 1274</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_24 _u(0x6)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a62be13ce93ff025738a725d5c8975b88"> 1275</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_LEN_VALUE_28 _u(0x7)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">// Field       : QMI_M1_WFMT_SUFFIX_LEN</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">// Description : Length of post-address command suffix, in units of 4 bits.</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">//               (i.e. 1 cycle for quad width, 2 for dual, 4 for single)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">//</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">//               Only values of 0 and 8 bits are supported.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">//               0x0 -&gt; No suffix</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">//               0x2 -&gt; 8-bit suffix</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a84751c9b50f71eae418d2ccd3beb39d2"> 1284</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0365df9de134cd926b4f33c083d11d9b"> 1285</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7852dc3e55f227b062402e73db415311"> 1286</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_MSB    _u(15)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afea766ee40c20e31561d8825254377b1"> 1287</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_LSB    _u(14)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aef8c2a3a26b4414f1f8ca2e44ed33938"> 1288</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f3fe3afc98defe77bf7feae6eda351f"> 1289</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a80461d735263312f08c3841b08d1a6fa"> 1290</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_LEN_VALUE_8 _u(0x2)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">// Field       : QMI_M1_WFMT_PREFIX_LEN</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">// Description : Length of command prefix, in units of 8 bits. (i.e. 2 cycles</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">//               for quad width, 4 for dual, 8 for single)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">//               0x0 -&gt; No prefix</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">//               0x1 -&gt; 8-bit prefix</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adb2c4285ab2cc0f255e5e7e4ed8a7e60"> 1297</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4991bc4091594b45093d3b46207c316b"> 1298</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abbb79e1135855d6c27f1bced311058ae"> 1299</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_MSB    _u(12)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aca2b158813e4f771b028d732cacdfcbc"> 1300</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_LSB    _u(12)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7f3a71faa63fb938e08bbf54105bd720"> 1301</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7c79926ac0a4605295a3b4c4d3092bf5"> 1302</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_VALUE_NONE _u(0x0)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a110dc21f4086bab644b3fd7c330d3171"> 1303</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_LEN_VALUE_8 _u(0x1)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">// Field       : QMI_M1_WFMT_DATA_WIDTH</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">// Description : The width used for the data transfer</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af529fd33f2e2e148e6c4dbc89e910764"> 1310</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae4eeb153c5af77f3c60d6749017ede83"> 1311</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5b46f7cb0e5dc028854fc00f1ebc2aae"> 1312</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_MSB    _u(9)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae1f7151f025da34100963d0ee74bb3f3"> 1313</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_LSB    _u(8)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeedd064cb3c1934a3f4354141710c2db"> 1314</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a90b3751b97a59dd4cf42ddd09a204076"> 1315</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a426a5357bb7d5c0eb8ff7f601aa8a714"> 1316</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aef05e4980cc24473887d401c6f9f1ab3"> 1317</a></span><span class="preprocessor">#define QMI_M1_WFMT_DATA_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">// Field       : QMI_M1_WFMT_DUMMY_WIDTH</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">// Description : The width used for the dummy phase, if any.</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">//</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">//               If width is single, SD0/MOSI is held asserted low during the</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">//               dummy phase, and SD1...SD3 are tristated. If width is</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">//               dual/quad, all IOs are tristated during the dummy phase.</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a140e0b814a696d5f464533547e11d03a"> 1328</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae4eb7413275daf82b21b452bfad095c0"> 1329</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab2fc69985c362f796ec319248ce246b9"> 1330</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_MSB    _u(7)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a64be94b6a2ae681e4f68fbb871985f0b"> 1331</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_LSB    _u(6)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a579aaa840bd735082e3430798693c195"> 1332</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7e5158afce23652e37b54389e7f01e50"> 1333</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9d25143a085c8faa879801fa1903162c"> 1334</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac0b86f851842f52ea07a11dc0e6f8e52"> 1335</a></span><span class="preprocessor">#define QMI_M1_WFMT_DUMMY_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">// Field       : QMI_M1_WFMT_SUFFIX_WIDTH</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">// Description : The width used for the post-address command suffix, if any</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a613ed52bcb120649497475a8a365e02f"> 1342</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acd38d47920eced56f12b53a29f824cc0"> 1343</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a280aabf2f4cbeb7556c9ab96c1a4e205"> 1344</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_MSB    _u(5)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5a25cd2519ff1509cb7af3ccddccddf9"> 1345</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_LSB    _u(4)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3e7a2a4c61fbf24867ed313c205d5dd9"> 1346</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a04701f66fd2eeec5129bde37380649bf"> 1347</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aeb38d00c0d23522e29de983da37fed3e"> 1348</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acfd6cd6a5aa482ecd3895d818ab4cdf0"> 1349</a></span><span class="preprocessor">#define QMI_M1_WFMT_SUFFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">// Field       : QMI_M1_WFMT_ADDR_WIDTH</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">// Description : The transfer width used for the address. The address phase</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">//               always transfers 24 bits in total.</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae958eaf0b1bb1afa3f2e557dd8302065"> 1357</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a15d0c26c0aa9b9a1ba80620b977a1395"> 1358</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a88064ca76eb432eaf0e26ddbd073f218"> 1359</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_MSB    _u(3)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a758509c2c048176d50d43a1e47d09104"> 1360</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_LSB    _u(2)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0bb91a85b3acf7af02b9137819b6cbf6"> 1361</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af4e9eae4fac72e38a7dd71e62cf25306"> 1362</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2117a92bf05c4e392174c0a7b00a1306"> 1363</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5ab1df8281d226602236b00f4dd89b69"> 1364</a></span><span class="preprocessor">#define QMI_M1_WFMT_ADDR_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">// Field       : QMI_M1_WFMT_PREFIX_WIDTH</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// Description : The transfer width used for the command prefix, if any</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">//               0x0 -&gt; Single width</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">//               0x1 -&gt; Dual width</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">//               0x2 -&gt; Quad width</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae0511b86b71c496b5fa2b81d16821aae"> 1371</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa8b89fdb4d9230fe788dd28e13b58d72"> 1372</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#addac021223d3aa1743df188e7d913330"> 1373</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_MSB    _u(1)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad11590999c9108d539dc149b04cb4e8d"> 1374</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_LSB    _u(0)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac45886731b028b31c6d31229026cd457"> 1375</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afd8e24444e22a3859e4b7e4304a68a62"> 1376</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_VALUE_S _u(0x0)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0c5c4fac6ec2c0bded51e0b0f3ba08d9"> 1377</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_VALUE_D _u(0x1)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adf1c8f186c4d2a85897df105e264fed6"> 1378</a></span><span class="preprocessor">#define QMI_M1_WFMT_PREFIX_WIDTH_VALUE_Q _u(0x2)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">// Register    : QMI_M1_WCMD</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">// Description : Command constants used for writes to memory address window 1.</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">//</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">//               The reset value of the M1_WCMD register is configured to</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">//               support a basic 02h serial write transfer with no additional</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">//               configuration.</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a114bd83af70650d7712a57cd80094453"> 1386</a></span><span class="preprocessor">#define QMI_M1_WCMD_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab9455fddd181aae08404b87f95a8f78f"> 1387</a></span><span class="preprocessor">#define QMI_M1_WCMD_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa991867bc8cd7a1d79c892c679b448bb"> 1388</a></span><span class="preprocessor">#define QMI_M1_WCMD_RESET  _u(0x0000a002)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">// Field       : QMI_M1_WCMD_SUFFIX</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">// Description : The command suffix bits following the address, if</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">//               Mx_WFMT_SUFFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a36980bbf2150bb6e4ed8455e6ed35759"> 1393</a></span><span class="preprocessor">#define QMI_M1_WCMD_SUFFIX_RESET  _u(0xa0)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a354c55a4353d219ccd41e368e6313296"> 1394</a></span><span class="preprocessor">#define QMI_M1_WCMD_SUFFIX_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa8a8e076a13757bc51dfa1902cdc9f8a"> 1395</a></span><span class="preprocessor">#define QMI_M1_WCMD_SUFFIX_MSB    _u(15)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4f4f301c6baaf7628508b56eaf54db49"> 1396</a></span><span class="preprocessor">#define QMI_M1_WCMD_SUFFIX_LSB    _u(8)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aae7a56fefa29025cf8795d6e2d796465"> 1397</a></span><span class="preprocessor">#define QMI_M1_WCMD_SUFFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">// Field       : QMI_M1_WCMD_PREFIX</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">// Description : The command prefix bits to prepend on each new transfer, if</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">//               Mx_WFMT_PREFIX_LEN is nonzero.</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac35388b1adc2dc0efb3c5ff29795d7bf"> 1402</a></span><span class="preprocessor">#define QMI_M1_WCMD_PREFIX_RESET  _u(0x02)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a874b8b4d7c5f417f2703b21bf40279d4"> 1403</a></span><span class="preprocessor">#define QMI_M1_WCMD_PREFIX_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4cbb6eb50dc8ba08742e1f9cb79a5117"> 1404</a></span><span class="preprocessor">#define QMI_M1_WCMD_PREFIX_MSB    _u(7)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acedceade4539d4803907596748ee0665"> 1405</a></span><span class="preprocessor">#define QMI_M1_WCMD_PREFIX_LSB    _u(0)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a940b45b6705fe5d318da9f684f23befa"> 1406</a></span><span class="preprocessor">#define QMI_M1_WCMD_PREFIX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">// Register    : QMI_ATRANS0</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">//               0x000000 through 0x3fffff (a 4 MiB window starting at +0 MiB).</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">//</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">//</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">//</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1e989c8e2fac867048ecd0c81f27b1c4"> 1423</a></span><span class="preprocessor">#define QMI_ATRANS0_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0383c96d639174934386544875f11f0f"> 1424</a></span><span class="preprocessor">#define QMI_ATRANS0_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2f82286c09bc1fc2a9a90d97825dc2a7"> 1425</a></span><span class="preprocessor">#define QMI_ATRANS0_RESET  _u(0x04000000)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">// Field       : QMI_ATRANS0_SIZE</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">//</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad0304fcfa6ba4f392de5b7a9d0f72242"> 1434</a></span><span class="preprocessor">#define QMI_ATRANS0_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7837c240e1fff24f22a5fc75fc390245"> 1435</a></span><span class="preprocessor">#define QMI_ATRANS0_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a403f4d1b59fafaf7ba42b0fe38b07a1b"> 1436</a></span><span class="preprocessor">#define QMI_ATRANS0_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acd70768028da288cc260624d20c5b73c"> 1437</a></span><span class="preprocessor">#define QMI_ATRANS0_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab24aa876c4cd024b634dbfb71d248c91"> 1438</a></span><span class="preprocessor">#define QMI_ATRANS0_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">// Field       : QMI_ATRANS0_BASE</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">//</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a19cb52079a307cbedef8f26a871da311"> 1448</a></span><span class="preprocessor">#define QMI_ATRANS0_BASE_RESET  _u(0x000)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1d15148f27e302a7fbefabbd25e7ad5a"> 1449</a></span><span class="preprocessor">#define QMI_ATRANS0_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae0e339745e1cfad0daf9ebcabc5bb93b"> 1450</a></span><span class="preprocessor">#define QMI_ATRANS0_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9b8a5b02fb5d2dc970ba98256c66293e"> 1451</a></span><span class="preprocessor">#define QMI_ATRANS0_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac34810bf038156c2fbc7a0cf73c9ced0"> 1452</a></span><span class="preprocessor">#define QMI_ATRANS0_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">// Register    : QMI_ATRANS1</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">//               0x400000 through 0x7fffff (a 4 MiB window starting at +4 MiB).</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">//</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">//</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">//</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae4aa6ec10316581be42a58061eb0958f"> 1469</a></span><span class="preprocessor">#define QMI_ATRANS1_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a169ab4bfcd344cca8c8ee228f6f86921"> 1470</a></span><span class="preprocessor">#define QMI_ATRANS1_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a23cfa1a1a4f5e214233dd94b8107494d"> 1471</a></span><span class="preprocessor">#define QMI_ATRANS1_RESET  _u(0x04000400)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">// Field       : QMI_ATRANS1_SIZE</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">//</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa40886246eb1f4cd59bd82c2008f9d49"> 1480</a></span><span class="preprocessor">#define QMI_ATRANS1_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5e090ed72f05b6f2059ff5828ba98ce1"> 1481</a></span><span class="preprocessor">#define QMI_ATRANS1_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2d2c84dac0408fdfdd009d434c0d9908"> 1482</a></span><span class="preprocessor">#define QMI_ATRANS1_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a9dae7959a992f232e61501c83c7560d4"> 1483</a></span><span class="preprocessor">#define QMI_ATRANS1_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aca79d78198a6319ba9206145abfa791e"> 1484</a></span><span class="preprocessor">#define QMI_ATRANS1_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">// Field       : QMI_ATRANS1_BASE</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">//</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a116aff9b78befcb5a18541df7404c9ad"> 1494</a></span><span class="preprocessor">#define QMI_ATRANS1_BASE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae36c8139e7ce06d3a38560ced037b399"> 1495</a></span><span class="preprocessor">#define QMI_ATRANS1_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4992185e33b596c1f21e24da188cf558"> 1496</a></span><span class="preprocessor">#define QMI_ATRANS1_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac87e9ebdc5d944dd17b0f7dab831e4c3"> 1497</a></span><span class="preprocessor">#define QMI_ATRANS1_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aaf058e8dd92f7a3bad5d53b3897c3d92"> 1498</a></span><span class="preprocessor">#define QMI_ATRANS1_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">// Register    : QMI_ATRANS2</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">//               0x800000 through 0xbfffff (a 4 MiB window starting at +8 MiB).</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">//</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">//</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">//</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3e72a8ecc8f07f69acaac1f54897a1d7"> 1515</a></span><span class="preprocessor">#define QMI_ATRANS2_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a225682fd3f83cae3bc22a18e6821895a"> 1516</a></span><span class="preprocessor">#define QMI_ATRANS2_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#adf1be7400171d03bd341bd99f608067e"> 1517</a></span><span class="preprocessor">#define QMI_ATRANS2_RESET  _u(0x04000800)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">// Field       : QMI_ATRANS2_SIZE</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">//</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac2577eab4d79f8116be1887e10453b46"> 1526</a></span><span class="preprocessor">#define QMI_ATRANS2_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a0329161d6c4b7eddf3773149b5c1a889"> 1527</a></span><span class="preprocessor">#define QMI_ATRANS2_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac86fff10ea3a523a2fca9096b024ad76"> 1528</a></span><span class="preprocessor">#define QMI_ATRANS2_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a48ace94d9519c5ef196917dd1ec5911c"> 1529</a></span><span class="preprocessor">#define QMI_ATRANS2_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a600fc0ed265c3a1d673d45cdb2ed3e64"> 1530</a></span><span class="preprocessor">#define QMI_ATRANS2_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// Field       : QMI_ATRANS2_BASE</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">//</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5da988cf5a39bcc9384335bc8bd9b8fc"> 1540</a></span><span class="preprocessor">#define QMI_ATRANS2_BASE_RESET  _u(0x800)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5bbec027b127597c061259c923b67b7a"> 1541</a></span><span class="preprocessor">#define QMI_ATRANS2_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae28d106d1ee8df67cb0222dbd145a272"> 1542</a></span><span class="preprocessor">#define QMI_ATRANS2_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad15a973abdef49a64f475884bbdb9f25"> 1543</a></span><span class="preprocessor">#define QMI_ATRANS2_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae06b7e6c7e5258d7ff96a33380bcc031"> 1544</a></span><span class="preprocessor">#define QMI_ATRANS2_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">// Register    : QMI_ATRANS3</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">//               0xc00000 through 0xffffff (a 4 MiB window starting at +12 MiB).</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">//</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">//</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">//</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a43672cded7b90af6e74840bfd5683ec5"> 1561</a></span><span class="preprocessor">#define QMI_ATRANS3_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afbd5eac7b01419f463cdc84f96eef2a7"> 1562</a></span><span class="preprocessor">#define QMI_ATRANS3_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a21e7805e8b9427b8c958ba9e5d42ce20"> 1563</a></span><span class="preprocessor">#define QMI_ATRANS3_RESET  _u(0x04000c00)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">// Field       : QMI_ATRANS3_SIZE</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">//</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae3515a66247c37b4f107e9de6251cf07"> 1572</a></span><span class="preprocessor">#define QMI_ATRANS3_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae95e7553335df1028c5d8940976539ec"> 1573</a></span><span class="preprocessor">#define QMI_ATRANS3_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a174dfd1f2bde098e246a1a7d04d7d1dd"> 1574</a></span><span class="preprocessor">#define QMI_ATRANS3_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1fb215fb98b3d4a06c10540c1f165822"> 1575</a></span><span class="preprocessor">#define QMI_ATRANS3_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6761e3469be0192a531baf63111d4cbf"> 1576</a></span><span class="preprocessor">#define QMI_ATRANS3_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// Field       : QMI_ATRANS3_BASE</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a059ca0023b27e4e046f63981ea7ccf5d"> 1586</a></span><span class="preprocessor">#define QMI_ATRANS3_BASE_RESET  _u(0xc00)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afd5eb57969c80b41865f16c6aad88417"> 1587</a></span><span class="preprocessor">#define QMI_ATRANS3_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac52d24c12f631119cc0eeb487cb92e84"> 1588</a></span><span class="preprocessor">#define QMI_ATRANS3_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a379742d4f8d9a60f1aa3f6adb2319698"> 1589</a></span><span class="preprocessor">#define QMI_ATRANS3_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae407fd2a6e6a769726427deddd18ad75"> 1590</a></span><span class="preprocessor">#define QMI_ATRANS3_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">// Register    : QMI_ATRANS4</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">//               0x1000000 through 0x13fffff (a 4 MiB window starting at +16</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">//               MiB).</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">//</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">//</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">//</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a102723ad0b5fecb84bf49a78ac06a428"> 1608</a></span><span class="preprocessor">#define QMI_ATRANS4_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3e983fd5cf63f8078c348d08dc75aba9"> 1609</a></span><span class="preprocessor">#define QMI_ATRANS4_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af5ae0ab9d7cb5593251690709fbf35a4"> 1610</a></span><span class="preprocessor">#define QMI_ATRANS4_RESET  _u(0x04000000)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">// Field       : QMI_ATRANS4_SIZE</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">//</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a48db9ddf9912205f131f314897c1ae35"> 1619</a></span><span class="preprocessor">#define QMI_ATRANS4_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa5ed97b31f3dd582c030d54adbb7550a"> 1620</a></span><span class="preprocessor">#define QMI_ATRANS4_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a02b4b1d6493def15071de4864ac4e3f0"> 1621</a></span><span class="preprocessor">#define QMI_ATRANS4_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab4653ece0ada887ec6fd2eec51ac0d34"> 1622</a></span><span class="preprocessor">#define QMI_ATRANS4_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a176201da48d2a6a5aa9983ef38b77386"> 1623</a></span><span class="preprocessor">#define QMI_ATRANS4_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">// Field       : QMI_ATRANS4_BASE</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">//</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ade6d2b4318c4e872aadbb7f1e71266c3"> 1633</a></span><span class="preprocessor">#define QMI_ATRANS4_BASE_RESET  _u(0x000)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#afa602ee51e59d14511e6992a0166677e"> 1634</a></span><span class="preprocessor">#define QMI_ATRANS4_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae866d1ff8aae71045dea8b68e4ea13e0"> 1635</a></span><span class="preprocessor">#define QMI_ATRANS4_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a331dceb86e821cc7e3f20d0b10420ba6"> 1636</a></span><span class="preprocessor">#define QMI_ATRANS4_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a69e4d452fca8a6153ee493e20a432e9e"> 1637</a></span><span class="preprocessor">#define QMI_ATRANS4_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">// Register    : QMI_ATRANS5</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">//               0x1400000 through 0x17fffff (a 4 MiB window starting at +20</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">//               MiB).</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">//</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">//</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">//</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a972a049fa1d43bc138dc0e38d1950444"> 1655</a></span><span class="preprocessor">#define QMI_ATRANS5_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1e6fa3386795c6362f536ebc0a3310c8"> 1656</a></span><span class="preprocessor">#define QMI_ATRANS5_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a3bf64c7e40fbbbc40cdf0cc1b005cd83"> 1657</a></span><span class="preprocessor">#define QMI_ATRANS5_RESET  _u(0x04000400)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">// Field       : QMI_ATRANS5_SIZE</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">//</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a35fe2554f93e2831b36868eae5dd88c6"> 1666</a></span><span class="preprocessor">#define QMI_ATRANS5_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af522013b43cbb814ecc8e9c6a39eb89f"> 1667</a></span><span class="preprocessor">#define QMI_ATRANS5_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4be63e7b6edbb62094acac1f2c7194c7"> 1668</a></span><span class="preprocessor">#define QMI_ATRANS5_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6aab65b0434ef661031f93c0510c0315"> 1669</a></span><span class="preprocessor">#define QMI_ATRANS5_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aed9b3ac43aa8f96f3f07b75f84e62888"> 1670</a></span><span class="preprocessor">#define QMI_ATRANS5_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">// Field       : QMI_ATRANS5_BASE</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">//</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a06ccd0a706662d6466f1f0054bec1047"> 1680</a></span><span class="preprocessor">#define QMI_ATRANS5_BASE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1ce03fe1b5a1247976fb55d07eb9dfe8"> 1681</a></span><span class="preprocessor">#define QMI_ATRANS5_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac64612350d0dc6e4dca8bdd28321a53e"> 1682</a></span><span class="preprocessor">#define QMI_ATRANS5_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ad81168f19174a5e29aa944ec7a4cb484"> 1683</a></span><span class="preprocessor">#define QMI_ATRANS5_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acb880aa882fb92d85a60d7045e916733"> 1684</a></span><span class="preprocessor">#define QMI_ATRANS5_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">// Register    : QMI_ATRANS6</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">//               0x1800000 through 0x1bfffff (a 4 MiB window starting at +24</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">//               MiB).</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">//</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">//</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">//</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6fffb567d7116e4f8c57e38e9b6c38b6"> 1702</a></span><span class="preprocessor">#define QMI_ATRANS6_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a34272ebae98f9f8eeb032cb8de5e34b6"> 1703</a></span><span class="preprocessor">#define QMI_ATRANS6_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a5c4126b86100efd549402d9ef4b8d79c"> 1704</a></span><span class="preprocessor">#define QMI_ATRANS6_RESET  _u(0x04000800)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">// Field       : QMI_ATRANS6_SIZE</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">//</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7591d5cf11f9fee6cccdd4a256c50abf"> 1713</a></span><span class="preprocessor">#define QMI_ATRANS6_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acae3fc137c68b24fa09cb67e2212fc33"> 1714</a></span><span class="preprocessor">#define QMI_ATRANS6_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acfa9172ccac0b0ed0a088c2e8fe49011"> 1715</a></span><span class="preprocessor">#define QMI_ATRANS6_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#af8b3aeb397acd00b2610da6011a3ae2c"> 1716</a></span><span class="preprocessor">#define QMI_ATRANS6_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7b29c4f4bb56fb140c7388a20e4c369e"> 1717</a></span><span class="preprocessor">#define QMI_ATRANS6_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">// Field       : QMI_ATRANS6_BASE</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">//</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#aa3691977482710476be962927e3c03fa"> 1727</a></span><span class="preprocessor">#define QMI_ATRANS6_BASE_RESET  _u(0x800)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a01e25539cc4dda88c5ac1d7f227610d3"> 1728</a></span><span class="preprocessor">#define QMI_ATRANS6_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a2a6a44d4e71c8baf8ed8b5b0d498bce3"> 1729</a></span><span class="preprocessor">#define QMI_ATRANS6_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab49d6a52c94975c4de9d1a05ba32d03d"> 1730</a></span><span class="preprocessor">#define QMI_ATRANS6_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a61c359002d76071ba7e2961174901b2e"> 1731</a></span><span class="preprocessor">#define QMI_ATRANS6_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">// Register    : QMI_ATRANS7</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// Description : Configure address translation for XIP virtual addresses</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">//               0x1c00000 through 0x1ffffff (a 4 MiB window starting at +28</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">//               MiB).</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">//</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">//               Address translation allows a program image to be executed in</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">//               place at multiple physical flash addresses (for example, a</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">//               double-buffered flash image for over-the-air updates), without</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">//               the overhead of position-independent code.</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">//</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">//               At reset, the address translation registers are initialised to</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">//               an identity mapping, so that they can be ignored if address</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">//               translation is not required.</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment">//</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">//               Note that the XIP cache is fully virtually addressed, so a</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">//               cache flush is required after changing the address translation.</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a4f3f8951b6d8eb9cb409271b21237770"> 1749</a></span><span class="preprocessor">#define QMI_ATRANS7_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a7aebb46255fe8c91fa018da9ef59365b"> 1750</a></span><span class="preprocessor">#define QMI_ATRANS7_BITS   _u(0x07ff0fff)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a63ced1ad846a06c183da6340dea50e3f"> 1751</a></span><span class="preprocessor">#define QMI_ATRANS7_RESET  _u(0x04000c00)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">// Field       : QMI_ATRANS7_SIZE</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">// Description : Translation aperture size for this virtual address range, in</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">//               units of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">//</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">//               Bits 21:12 of the virtual address are compared to SIZE. Offsets</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">//               greater than SIZE return a bus error, and do not cause a QSPI</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment">//               access.</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ab386e38f6dc180c28bb7d2058999a1ce"> 1760</a></span><span class="preprocessor">#define QMI_ATRANS7_SIZE_RESET  _u(0x400)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ae4b7cd9fdf96b0d88ff4344f9b81f297"> 1761</a></span><span class="preprocessor">#define QMI_ATRANS7_SIZE_BITS   _u(0x07ff0000)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a778a83c2e4823d4262767e3083cdf031"> 1762</a></span><span class="preprocessor">#define QMI_ATRANS7_SIZE_MSB    _u(26)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#abeaec7010eefa08a196d3d905f55a2f7"> 1763</a></span><span class="preprocessor">#define QMI_ATRANS7_SIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#ac19acf7dec1fc3fb0689a9a1d50624ed"> 1764</a></span><span class="preprocessor">#define QMI_ATRANS7_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">// Field       : QMI_ATRANS7_BASE</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">// Description : Physical address base for this virtual address range, in units</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">//               of 4 kiB (one flash sector).</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">//</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">//               Taking a 24-bit virtual address, firstly bits 23:22 (the two</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">//               MSBs) are masked to zero, and then BASE is added to bits 23:12</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">//               (the upper 12 bits) to form the physical address. Translation</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">//               wraps on a 16 MiB boundary.</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a59cf1176dfa6711cf8d594d6d9319c44"> 1774</a></span><span class="preprocessor">#define QMI_ATRANS7_BASE_RESET  _u(0xc00)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a13bf129d0bd7081bb3237e018d968805"> 1775</a></span><span class="preprocessor">#define QMI_ATRANS7_BASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a6e82a53a8a45b28a72005077225fbb0c"> 1776</a></span><span class="preprocessor">#define QMI_ATRANS7_BASE_MSB    _u(11)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#acd80533dc7695e5fa4d7416238ee22f1"> 1777</a></span><span class="preprocessor">#define QMI_ATRANS7_BASE_LSB    _u(0)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html#a1128f54f5b559d2149c697bfca4d4718"> 1778</a></span><span class="preprocessor">#define QMI_ATRANS7_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_QMI_H</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2qmi_8h.html">qmi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
