// Seed: 4249327645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
  assign id_4 = 1;
  specify
    (id_9 => id_10) = 1;
    specparam id_11 = id_10;
  endspecify
  logic id_12;
  assign id_3 = 1'b0;
  initial begin
    id_2 = id_12 + 1'b0;
  end
endmodule
