#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun  4 09:09:04 2023
# Process ID: 25084
# Current directory: D:/MyFiles/Vivado_workplace/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17636 D:\MyFiles\Vivado_workplace\project_8\project_8.xpr
# Log file: D:/MyFiles/Vivado_workplace/project_8/vivado.log
# Journal file: D:/MyFiles/Vivado_workplace/project_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyFiles/Vivado_workplace/project_8/project_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/MyPrograms/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 758.781 ; gain = 120.348
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FZ' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/clk_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Blue_teeth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_DDS_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_DDS_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_TIme_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_TIme_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_low_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_low_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_get_f_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_get_f_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_receiver_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_receiver_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FZ
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pause' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'message' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub_Frequency_div
Compiling module xil_defaultlib.sub_7seg_translate
Compiling module xil_defaultlib.sub_get_f_BCD
Compiling module xil_defaultlib.sub_TIme_cal
Compiling module xil_defaultlib.sub_7seg
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sub_DDS_sine
Compiling module xil_defaultlib.clk_ut
Compiling module xil_defaultlib.sub_cal_freq
Compiling module xil_defaultlib.sub_cal_low_freq
Compiling module xil_defaultlib.sub_receiver_8
Compiling module xil_defaultlib.sub_bt_transfer
Compiling module xil_defaultlib.sub_Blue_teeth
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.FZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot FZ_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/xsim.dir/FZ_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/xsim.dir/FZ_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun  4 09:18:12 2023. For additional details about this file, please refer to the WebTalk help file at D:/MyPrograms/Vivado/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.977 ; gain = 13.438
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  4 09:18:12 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 881.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FZ_behav -key {Behavioral:sim_1:Functional:FZ} -tclbatch {FZ.tcl} -view {D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg
WARNING: Simulation object /FZ/t1/c2/T_1 was not found in the design.
source FZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FZ.t1.sin1.rom_addr_douta.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 881.961 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 881.961 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MyFiles/Vivado_workplace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun  4 09:20:11 2023] Launched synth_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8/project_8.runs/synth_1/runme.log
close [ open D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v w ]
add_files D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 917.383 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FZ' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/clk_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Blue_teeth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_DDS_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_DDS_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_TIme_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_TIme_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_low_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_low_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_get_f_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_get_f_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_receiver_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_receiver_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FZ
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pause' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'message' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub_Frequency_div
Compiling module xil_defaultlib.sub_7seg_translate
Compiling module xil_defaultlib.sub_get_f_BCD
Compiling module xil_defaultlib.sub_TIme_cal
Compiling module xil_defaultlib.sub_7seg
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sub_DDS_sine
Compiling module xil_defaultlib.clk_ut
Compiling module xil_defaultlib.sub_cal_freq
Compiling module xil_defaultlib.sub_cal_low_freq
Compiling module xil_defaultlib.sub_receiver_8
Compiling module xil_defaultlib.sub_bt_transfer
Compiling module xil_defaultlib.sub_Blue_teeth
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.FZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot FZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FZ_behav -key {Behavioral:sim_1:Functional:FZ} -tclbatch {FZ.tcl} -view {D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg
WARNING: Simulation object /FZ/t1/c2/T_1 was not found in the design.
source FZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FZ.t1.sin1.rom_addr_douta.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 917.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 917.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FZ' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mesureFreq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ_blue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mesureFreq
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mesureFreq' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/clk_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Blue_teeth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_DDS_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_DDS_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_TIme_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_TIme_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_low_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_low_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_get_f_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_get_f_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_receiver_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_receiver_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pause' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'message' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub_Frequency_div
Compiling module xil_defaultlib.sub_7seg_translate
Compiling module xil_defaultlib.sub_get_f_BCD
Compiling module xil_defaultlib.sub_TIme_cal
Compiling module xil_defaultlib.sub_7seg
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sub_DDS_sine
Compiling module xil_defaultlib.clk_ut
Compiling module xil_defaultlib.sub_cal_freq
Compiling module xil_defaultlib.sub_cal_low_freq
Compiling module xil_defaultlib.sub_receiver_8
Compiling module xil_defaultlib.sub_bt_transfer
Compiling module xil_defaultlib.sub_Blue_teeth
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.FZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot FZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FZ_behav -key {Behavioral:sim_1:Functional:FZ} -tclbatch {FZ.tcl} -view {D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg
WARNING: Simulation object /FZ/t1/c2/T_1 was not found in the design.
source FZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FZ.t1.sin1.rom_addr_douta.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 917.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 917.383 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FZ' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mesureFreq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ_blue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mesureFreq
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mesureFreq' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/clk_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Blue_teeth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_DDS_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_DDS_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_TIme_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_TIme_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_bt_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_cal_low_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_low_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_get_f_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_get_f_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_receiver_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_receiver_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pause' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_7seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'message' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/sub_Blue_teeth.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/Top_module.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub_Frequency_div
Compiling module xil_defaultlib.sub_7seg_translate
Compiling module xil_defaultlib.sub_get_f_BCD
Compiling module xil_defaultlib.sub_TIme_cal
Compiling module xil_defaultlib.sub_7seg
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sub_DDS_sine
Compiling module xil_defaultlib.clk_ut
Compiling module xil_defaultlib.sub_cal_freq
Compiling module xil_defaultlib.sub_cal_low_freq
Compiling module xil_defaultlib.sub_receiver_8
Compiling module xil_defaultlib.sub_bt_transfer
Compiling module xil_defaultlib.sub_Blue_teeth
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.FZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot FZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FZ_behav -key {Behavioral:sim_1:Functional:FZ} -tclbatch {FZ.tcl} -view {D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/MyFiles/Vivado_workplace/project_8/FZ_behav.wcfg
WARNING: Simulation object /FZ/t1/c2/T_1 was not found in the design.
source FZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FZ.t1.sin1.rom_addr_douta.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 917.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 917.383 ; gain = 0.000
set_property top mesureFreq [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mesureFreq' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mesureFreq_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mesureFreq_behav xil_defaultlib.mesureFreq xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mesureFreq_behav xil_defaultlib.mesureFreq xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mult_gen_AxA> not found while processing module instance <AxA> [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v:170]
ERROR: [VRFC 10-2063] Module <mult_gen_BxB> not found while processing module instance <BxB> [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v:179]
ERROR: [VRFC 10-2063] Module <div_gen_signalFreq> not found while processing module instance <div_gen_signalFreq> [D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/new/TEST.v:216]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 917.383 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 917.383 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  6 00:30:55 2023...
