<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: SAMS70Q20 definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SAMS70Q20 definitions</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file defines all structures and symbols for SAMS70Q20:  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SAMS70Q20 definitions:</div>
<div class="dyncontent">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group___s_a_m_s70_q20__definitions.svg" width="430" height="307"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___s_a_m_s70_q20__cmsis"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__cmsis.xhtml">CMSIS Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m_s70_q20__api"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__api.xhtml">Peripheral Software API</a></td></tr>
<tr class="memdesc:group___s_a_m_s70_q20__api"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOFTWARE PERIPHERAL API DEFINITION FOR SAMS70Q20. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m_s70_q20__reg"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__reg.xhtml">Registers Access Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m_s70_q20__id"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__id.xhtml">Peripheral Ids Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m_s70_q20__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__base.xhtml">Peripheral Base Address Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m_s70_q20__pio"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__pio.xhtml">Peripheral Pio Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf3926ff9df5112765b9c0ba5fe35dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaf3926ff9df5112765b9c0ba5fe35dca4">IFLASH_SIZE</a>&#160;&#160;&#160;(0x100000u)</td></tr>
<tr class="separator:gaf3926ff9df5112765b9c0ba5fe35dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3590a1a94c23edbe3a3cb89f75dec5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga3590a1a94c23edbe3a3cb89f75dec5e8">IFLASH_PAGE_SIZE</a>&#160;&#160;&#160;(512u)</td></tr>
<tr class="separator:ga3590a1a94c23edbe3a3cb89f75dec5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b3f02aa8cd17f6aa1c1336faf92685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga63b3f02aa8cd17f6aa1c1336faf92685">IFLASH_LOCK_REGION_SIZE</a>&#160;&#160;&#160;(8192u)</td></tr>
<tr class="separator:ga63b3f02aa8cd17f6aa1c1336faf92685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d23d7693981f556b4d75e8f77b924b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga3d23d7693981f556b4d75e8f77b924b2">IFLASH_NB_OF_PAGES</a>&#160;&#160;&#160;(2048u)</td></tr>
<tr class="separator:ga3d23d7693981f556b4d75e8f77b924b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade349ef020cab93cdfbf09515999e781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gade349ef020cab93cdfbf09515999e781">IFLASH_NB_OF_LOCK_BITS</a>&#160;&#160;&#160;(64u)</td></tr>
<tr class="separator:gade349ef020cab93cdfbf09515999e781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4775852a1e015079ff229262a49be918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga4775852a1e015079ff229262a49be918">IRAM_SIZE</a>&#160;&#160;&#160;(0x60000u)</td></tr>
<tr class="separator:ga4775852a1e015079ff229262a49be918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734ea303e6a31af0830c6292896910db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga734ea303e6a31af0830c6292896910db">QSPIMEM_ADDR</a>&#160;&#160;&#160;(0x80000000u)</td></tr>
<tr class="memdesc:ga734ea303e6a31af0830c6292896910db"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Memory base address.  <a href="#ga734ea303e6a31af0830c6292896910db">More...</a><br /></td></tr>
<tr class="separator:ga734ea303e6a31af0830c6292896910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb7cc681bf5e7fbce5e3635b72a330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga2fb7cc681bf5e7fbce5e3635b72a330a">AXIMX_ADDR</a>&#160;&#160;&#160;(0xA0000000u)</td></tr>
<tr class="memdesc:ga2fb7cc681bf5e7fbce5e3635b72a330a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Bus <a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> base address.  <a href="#ga2fb7cc681bf5e7fbce5e3635b72a330a">More...</a><br /></td></tr>
<tr class="separator:ga2fb7cc681bf5e7fbce5e3635b72a330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41363af92c67fc5e2843fcef07f30022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga41363af92c67fc5e2843fcef07f30022">ITCM_ADDR</a>&#160;&#160;&#160;(0x00000000u)</td></tr>
<tr class="memdesc:ga41363af92c67fc5e2843fcef07f30022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Tightly Coupled Memory base address.  <a href="#ga41363af92c67fc5e2843fcef07f30022">More...</a><br /></td></tr>
<tr class="separator:ga41363af92c67fc5e2843fcef07f30022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152118156c60a6889a31eccb521cfe3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga152118156c60a6889a31eccb521cfe3a">IFLASH_ADDR</a>&#160;&#160;&#160;(0x00400000u)</td></tr>
<tr class="memdesc:ga152118156c60a6889a31eccb521cfe3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Flash base address.  <a href="#ga152118156c60a6889a31eccb521cfe3a">More...</a><br /></td></tr>
<tr class="separator:ga152118156c60a6889a31eccb521cfe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694212ffb8c2786bacee3d0ad6020bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga694212ffb8c2786bacee3d0ad6020bda">IROM_ADDR</a>&#160;&#160;&#160;(0x00800000u)</td></tr>
<tr class="memdesc:ga694212ffb8c2786bacee3d0ad6020bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal ROM base address.  <a href="#ga694212ffb8c2786bacee3d0ad6020bda">More...</a><br /></td></tr>
<tr class="separator:ga694212ffb8c2786bacee3d0ad6020bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26626a425f7ebb3a0c2dbc276f0d9f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga26626a425f7ebb3a0c2dbc276f0d9f78">DTCM_ADDR</a>&#160;&#160;&#160;(0x20000000u)</td></tr>
<tr class="memdesc:ga26626a425f7ebb3a0c2dbc276f0d9f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Tightly Coupled Memory base address.  <a href="#ga26626a425f7ebb3a0c2dbc276f0d9f78">More...</a><br /></td></tr>
<tr class="separator:ga26626a425f7ebb3a0c2dbc276f0d9f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae45ac2ef16942159481c767ac4805cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaae45ac2ef16942159481c767ac4805cf">IRAM_ADDR</a>&#160;&#160;&#160;(0x20400000u)</td></tr>
<tr class="memdesc:gaae45ac2ef16942159481c767ac4805cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal RAM base address.  <a href="#gaae45ac2ef16942159481c767ac4805cf">More...</a><br /></td></tr>
<tr class="separator:gaae45ac2ef16942159481c767ac4805cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcbb97ddae3b2cc5e2c9613d33f66b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">EBI_CS0_ADDR</a>&#160;&#160;&#160;(0x60000000u)</td></tr>
<tr class="memdesc:ga9bcbb97ddae3b2cc5e2c9613d33f66b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EBI Chip Select 0 base address.  <a href="#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">More...</a><br /></td></tr>
<tr class="separator:ga9bcbb97ddae3b2cc5e2c9613d33f66b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddd9fdbbc77c9aced5308819f502a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaaddd9fdbbc77c9aced5308819f502a26">EBI_CS1_ADDR</a>&#160;&#160;&#160;(0x61000000u)</td></tr>
<tr class="memdesc:gaaddd9fdbbc77c9aced5308819f502a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">EBI Chip Select 1 base address.  <a href="#gaaddd9fdbbc77c9aced5308819f502a26">More...</a><br /></td></tr>
<tr class="separator:gaaddd9fdbbc77c9aced5308819f502a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058a35f9991487dc2dd12ada792d0730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga058a35f9991487dc2dd12ada792d0730">EBI_CS2_ADDR</a>&#160;&#160;&#160;(0x62000000u)</td></tr>
<tr class="memdesc:ga058a35f9991487dc2dd12ada792d0730"><td class="mdescLeft">&#160;</td><td class="mdescRight">EBI Chip Select 2 base address.  <a href="#ga058a35f9991487dc2dd12ada792d0730">More...</a><br /></td></tr>
<tr class="separator:ga058a35f9991487dc2dd12ada792d0730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66ebdd0fc33ec3cf85dbaa14bbf05d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">EBI_CS3_ADDR</a>&#160;&#160;&#160;(0x63000000u)</td></tr>
<tr class="memdesc:gad66ebdd0fc33ec3cf85dbaa14bbf05d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EBI Chip Select 3 base address.  <a href="#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">More...</a><br /></td></tr>
<tr class="separator:gad66ebdd0fc33ec3cf85dbaa14bbf05d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b7db25daf759c2a2beb6e5a0b57a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga61b7db25daf759c2a2beb6e5a0b57a84">SDRAM_CS_ADDR</a>&#160;&#160;&#160;(0x70000000u)</td></tr>
<tr class="memdesc:ga61b7db25daf759c2a2beb6e5a0b57a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Chip Select base address.  <a href="#ga61b7db25daf759c2a2beb6e5a0b57a84">More...</a><br /></td></tr>
<tr class="separator:ga61b7db25daf759c2a2beb6e5a0b57a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509eeb3745bd4057d342dd132dd2cecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga509eeb3745bd4057d342dd132dd2cecf">USBHS_RAM_ADDR</a>&#160;&#160;&#160;(0xA0100000u)</td></tr>
<tr class="memdesc:ga509eeb3745bd4057d342dd132dd2cecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB RAM base address.  <a href="#ga509eeb3745bd4057d342dd132dd2cecf">More...</a><br /></td></tr>
<tr class="separator:ga509eeb3745bd4057d342dd132dd2cecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa614519778eec0df55d3eeab3223e3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaa614519778eec0df55d3eeab3223e3f6">CHIP_JTAGID</a>&#160;&#160;&#160;(0x05B3D03FUL)</td></tr>
<tr class="separator:gaa614519778eec0df55d3eeab3223e3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1ae44dd9269a8a98c1d7e7a60e9fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga1e1ae44dd9269a8a98c1d7e7a60e9fbd">CHIP_CIDR</a>&#160;&#160;&#160;(0xA1120C00UL)</td></tr>
<tr class="separator:ga1e1ae44dd9269a8a98c1d7e7a60e9fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35123717aa86b76bb6b73cf3adc4c2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga35123717aa86b76bb6b73cf3adc4c2e6">CHIP_EXID</a>&#160;&#160;&#160;(0x00000002UL)</td></tr>
<tr class="separator:ga35123717aa86b76bb6b73cf3adc4c2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e868bf27426399dfdcb3a9dfc3733c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga0e868bf27426399dfdcb3a9dfc3733c4">CHIP_FREQ_SLCK_RC_MIN</a>&#160;&#160;&#160;(20000UL)</td></tr>
<tr class="separator:ga0e868bf27426399dfdcb3a9dfc3733c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de2f058a0254e9b117154f849ada7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga3de2f058a0254e9b117154f849ada7cc">CHIP_FREQ_SLCK_RC</a>&#160;&#160;&#160;(32000UL)</td></tr>
<tr class="separator:ga3de2f058a0254e9b117154f849ada7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd36c2831859a2de64e3dfcb753e8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaecd36c2831859a2de64e3dfcb753e8b2">CHIP_FREQ_SLCK_RC_MAX</a>&#160;&#160;&#160;(44000UL)</td></tr>
<tr class="separator:gaecd36c2831859a2de64e3dfcb753e8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cfccba0dc1e84357cc7613e25886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaa86cfccba0dc1e84357cc7613e25886f">CHIP_FREQ_MAINCK_RC_4MHZ</a>&#160;&#160;&#160;(4000000UL)</td></tr>
<tr class="separator:gaa86cfccba0dc1e84357cc7613e25886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e66cb0661306ff744015ae138967f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaa47e66cb0661306ff744015ae138967f">CHIP_FREQ_MAINCK_RC_8MHZ</a>&#160;&#160;&#160;(8000000UL)</td></tr>
<tr class="separator:gaa47e66cb0661306ff744015ae138967f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2395f8d0e2096afe77da9a88a86bba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga2395f8d0e2096afe77da9a88a86bba81">CHIP_FREQ_MAINCK_RC_12MHZ</a>&#160;&#160;&#160;(12000000UL)</td></tr>
<tr class="separator:ga2395f8d0e2096afe77da9a88a86bba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bd749d7d9adf95f2248e77ea244ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga715bd749d7d9adf95f2248e77ea244ac">CHIP_FREQ_CPU_MAX</a>&#160;&#160;&#160;(300000000UL)</td></tr>
<tr class="separator:ga715bd749d7d9adf95f2248e77ea244ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ec308087884d119d47f4e419bc421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga78ec308087884d119d47f4e419bc421c">CHIP_FREQ_XTAL_32K</a>&#160;&#160;&#160;(32768UL)</td></tr>
<tr class="separator:ga78ec308087884d119d47f4e419bc421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1760b80c5c7b36ef94de72a49f8f4c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga1760b80c5c7b36ef94de72a49f8f4c46">CHIP_FREQ_XTAL_12M</a>&#160;&#160;&#160;(12000000UL)</td></tr>
<tr class="separator:ga1760b80c5c7b36ef94de72a49f8f4c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ddf468bca8bc9e67c826f33423c620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga94ddf468bca8bc9e67c826f33423c620">CHIP_FREQ_FWS_0</a>&#160;&#160;&#160;(20000000UL)</td></tr>
<tr class="memdesc:ga94ddf468bca8bc9e67c826f33423c620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 0.  <a href="#ga94ddf468bca8bc9e67c826f33423c620">More...</a><br /></td></tr>
<tr class="separator:ga94ddf468bca8bc9e67c826f33423c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac722a9c637c30b3275ae098e30a031d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gac722a9c637c30b3275ae098e30a031d0">CHIP_FREQ_FWS_1</a>&#160;&#160;&#160;(40000000UL)</td></tr>
<tr class="memdesc:gac722a9c637c30b3275ae098e30a031d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 1.  <a href="#gac722a9c637c30b3275ae098e30a031d0">More...</a><br /></td></tr>
<tr class="separator:gac722a9c637c30b3275ae098e30a031d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gaebc6aea85c4eb9226373a3793ef22d3d">CHIP_FREQ_FWS_2</a>&#160;&#160;&#160;(60000000UL)</td></tr>
<tr class="memdesc:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 2.  <a href="#gaebc6aea85c4eb9226373a3793ef22d3d">More...</a><br /></td></tr>
<tr class="separator:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#gae97a46f0a1b7942a74ebb5fefcbcc61d">CHIP_FREQ_FWS_3</a>&#160;&#160;&#160;(80000000UL)</td></tr>
<tr class="memdesc:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 3.  <a href="#gae97a46f0a1b7942a74ebb5fefcbcc61d">More...</a><br /></td></tr>
<tr class="separator:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09456be0d374dbb940d5046c6892fa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga09456be0d374dbb940d5046c6892fa1b">CHIP_FREQ_FWS_4</a>&#160;&#160;&#160;(100000000UL)</td></tr>
<tr class="memdesc:ga09456be0d374dbb940d5046c6892fa1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 4.  <a href="#ga09456be0d374dbb940d5046c6892fa1b">More...</a><br /></td></tr>
<tr class="separator:ga09456be0d374dbb940d5046c6892fa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b66824f858591135877b369f98d48a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70_q20__definitions.xhtml#ga3b66824f858591135877b369f98d48a5">CHIP_FREQ_FWS_5</a>&#160;&#160;&#160;(123000000UL)</td></tr>
<tr class="memdesc:ga3b66824f858591135877b369f98d48a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 5.  <a href="#ga3b66824f858591135877b369f98d48a5">More...</a><br /></td></tr>
<tr class="separator:ga3b66824f858591135877b369f98d48a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This file defines all structures and symbols for SAMS70Q20: </p>
<ul>
<li>registers and bitfields</li>
<li>peripheral base address</li>
<li>peripheral ID</li>
<li>PIO definitions </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2fb7cc681bf5e7fbce5e3635b72a330a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fb7cc681bf5e7fbce5e3635b72a330a">&sect;&nbsp;</a></span>AXIMX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXIMX_ADDR&#160;&#160;&#160;(0xA0000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Bus <a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> base address. </p>

</div>
</div>
<a id="ga1e1ae44dd9269a8a98c1d7e7a60e9fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1ae44dd9269a8a98c1d7e7a60e9fbd">&sect;&nbsp;</a></span>CHIP_CIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_CIDR&#160;&#160;&#160;(0xA1120C00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35123717aa86b76bb6b73cf3adc4c2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35123717aa86b76bb6b73cf3adc4c2e6">&sect;&nbsp;</a></span>CHIP_EXID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_EXID&#160;&#160;&#160;(0x00000002UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga715bd749d7d9adf95f2248e77ea244ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715bd749d7d9adf95f2248e77ea244ac">&sect;&nbsp;</a></span>CHIP_FREQ_CPU_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_CPU_MAX&#160;&#160;&#160;(300000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga94ddf468bca8bc9e67c826f33423c620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ddf468bca8bc9e67c826f33423c620">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_0&#160;&#160;&#160;(20000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 0. </p>

</div>
</div>
<a id="gac722a9c637c30b3275ae098e30a031d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac722a9c637c30b3275ae098e30a031d0">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_1&#160;&#160;&#160;(40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 1. </p>

</div>
</div>
<a id="gaebc6aea85c4eb9226373a3793ef22d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc6aea85c4eb9226373a3793ef22d3d">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_2&#160;&#160;&#160;(60000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 2. </p>

</div>
</div>
<a id="gae97a46f0a1b7942a74ebb5fefcbcc61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97a46f0a1b7942a74ebb5fefcbcc61d">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_3&#160;&#160;&#160;(80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 3. </p>

</div>
</div>
<a id="ga09456be0d374dbb940d5046c6892fa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09456be0d374dbb940d5046c6892fa1b">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_4&#160;&#160;&#160;(100000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 4. </p>

</div>
</div>
<a id="ga3b66824f858591135877b369f98d48a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b66824f858591135877b369f98d48a5">&sect;&nbsp;</a></span>CHIP_FREQ_FWS_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_5&#160;&#160;&#160;(123000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 5. </p>

</div>
</div>
<a id="ga2395f8d0e2096afe77da9a88a86bba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2395f8d0e2096afe77da9a88a86bba81">&sect;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_12MHZ&#160;&#160;&#160;(12000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa86cfccba0dc1e84357cc7613e25886f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86cfccba0dc1e84357cc7613e25886f">&sect;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_4MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_4MHZ&#160;&#160;&#160;(4000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa47e66cb0661306ff744015ae138967f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47e66cb0661306ff744015ae138967f">&sect;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_8MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_8MHZ&#160;&#160;&#160;(8000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3de2f058a0254e9b117154f849ada7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de2f058a0254e9b117154f849ada7cc">&sect;&nbsp;</a></span>CHIP_FREQ_SLCK_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC&#160;&#160;&#160;(32000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecd36c2831859a2de64e3dfcb753e8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd36c2831859a2de64e3dfcb753e8b2">&sect;&nbsp;</a></span>CHIP_FREQ_SLCK_RC_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC_MAX&#160;&#160;&#160;(44000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e868bf27426399dfdcb3a9dfc3733c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e868bf27426399dfdcb3a9dfc3733c4">&sect;&nbsp;</a></span>CHIP_FREQ_SLCK_RC_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC_MIN&#160;&#160;&#160;(20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1760b80c5c7b36ef94de72a49f8f4c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1760b80c5c7b36ef94de72a49f8f4c46">&sect;&nbsp;</a></span>CHIP_FREQ_XTAL_12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_XTAL_12M&#160;&#160;&#160;(12000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78ec308087884d119d47f4e419bc421c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ec308087884d119d47f4e419bc421c">&sect;&nbsp;</a></span>CHIP_FREQ_XTAL_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_XTAL_32K&#160;&#160;&#160;(32768UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa614519778eec0df55d3eeab3223e3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa614519778eec0df55d3eeab3223e3f6">&sect;&nbsp;</a></span>CHIP_JTAGID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_JTAGID&#160;&#160;&#160;(0x05B3D03FUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26626a425f7ebb3a0c2dbc276f0d9f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26626a425f7ebb3a0c2dbc276f0d9f78">&sect;&nbsp;</a></span>DTCM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DTCM_ADDR&#160;&#160;&#160;(0x20000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Tightly Coupled Memory base address. </p>

</div>
</div>
<a id="ga9bcbb97ddae3b2cc5e2c9613d33f66b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">&sect;&nbsp;</a></span>EBI_CS0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS0_ADDR&#160;&#160;&#160;(0x60000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EBI Chip Select 0 base address. </p>

</div>
</div>
<a id="gaaddd9fdbbc77c9aced5308819f502a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddd9fdbbc77c9aced5308819f502a26">&sect;&nbsp;</a></span>EBI_CS1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS1_ADDR&#160;&#160;&#160;(0x61000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EBI Chip Select 1 base address. </p>

</div>
</div>
<a id="ga058a35f9991487dc2dd12ada792d0730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058a35f9991487dc2dd12ada792d0730">&sect;&nbsp;</a></span>EBI_CS2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS2_ADDR&#160;&#160;&#160;(0x62000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EBI Chip Select 2 base address. </p>

</div>
</div>
<a id="gad66ebdd0fc33ec3cf85dbaa14bbf05d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">&sect;&nbsp;</a></span>EBI_CS3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS3_ADDR&#160;&#160;&#160;(0x63000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EBI Chip Select 3 base address. </p>

</div>
</div>
<a id="ga152118156c60a6889a31eccb521cfe3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152118156c60a6889a31eccb521cfe3a">&sect;&nbsp;</a></span>IFLASH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_ADDR&#160;&#160;&#160;(0x00400000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal Flash base address. </p>

</div>
</div>
<a id="ga63b3f02aa8cd17f6aa1c1336faf92685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63b3f02aa8cd17f6aa1c1336faf92685">&sect;&nbsp;</a></span>IFLASH_LOCK_REGION_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_LOCK_REGION_SIZE&#160;&#160;&#160;(8192u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade349ef020cab93cdfbf09515999e781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade349ef020cab93cdfbf09515999e781">&sect;&nbsp;</a></span>IFLASH_NB_OF_LOCK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_NB_OF_LOCK_BITS&#160;&#160;&#160;(64u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d23d7693981f556b4d75e8f77b924b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d23d7693981f556b4d75e8f77b924b2">&sect;&nbsp;</a></span>IFLASH_NB_OF_PAGES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_NB_OF_PAGES&#160;&#160;&#160;(2048u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3590a1a94c23edbe3a3cb89f75dec5e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3590a1a94c23edbe3a3cb89f75dec5e8">&sect;&nbsp;</a></span>IFLASH_PAGE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_PAGE_SIZE&#160;&#160;&#160;(512u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3926ff9df5112765b9c0ba5fe35dca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3926ff9df5112765b9c0ba5fe35dca4">&sect;&nbsp;</a></span>IFLASH_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_SIZE&#160;&#160;&#160;(0x100000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae45ac2ef16942159481c767ac4805cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae45ac2ef16942159481c767ac4805cf">&sect;&nbsp;</a></span>IRAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM_ADDR&#160;&#160;&#160;(0x20400000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal RAM base address. </p>

</div>
</div>
<a id="ga4775852a1e015079ff229262a49be918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4775852a1e015079ff229262a49be918">&sect;&nbsp;</a></span>IRAM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM_SIZE&#160;&#160;&#160;(0x60000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga694212ffb8c2786bacee3d0ad6020bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694212ffb8c2786bacee3d0ad6020bda">&sect;&nbsp;</a></span>IROM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IROM_ADDR&#160;&#160;&#160;(0x00800000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal ROM base address. </p>

</div>
</div>
<a id="ga41363af92c67fc5e2843fcef07f30022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41363af92c67fc5e2843fcef07f30022">&sect;&nbsp;</a></span>ITCM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITCM_ADDR&#160;&#160;&#160;(0x00000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction Tightly Coupled Memory base address. </p>

</div>
</div>
<a id="ga734ea303e6a31af0830c6292896910db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga734ea303e6a31af0830c6292896910db">&sect;&nbsp;</a></span>QSPIMEM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIMEM_ADDR&#160;&#160;&#160;(0x80000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Memory base address. </p>

</div>
</div>
<a id="ga61b7db25daf759c2a2beb6e5a0b57a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b7db25daf759c2a2beb6e5a0b57a84">&sect;&nbsp;</a></span>SDRAM_CS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_CS_ADDR&#160;&#160;&#160;(0x70000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Chip Select base address. </p>

</div>
</div>
<a id="ga509eeb3745bd4057d342dd132dd2cecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509eeb3745bd4057d342dd132dd2cecf">&sect;&nbsp;</a></span>USBHS_RAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBHS_RAM_ADDR&#160;&#160;&#160;(0xA0100000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB RAM base address. </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
