#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jan 25 17:26:37 2025
# Process ID: 635267
# Current directory: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim
# Command line: xsim -log simulate.log -mode tcl -source {xsim.dir/axi_dma_tb_top_behav/xsim_script.tcl}
# Log file: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim/simulate.log
# Journal file: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim/xsim.jou
# Running On: noman-10x, OS: Linux, CPU Frequency: 3942.820 MHz, CPU Physical cores: 12, Host memory: 16050 MB
#-----------------------------------------------------------
source xsim.dir/axi_dma_tb_top_behav/xsim_script.tcl
# xsim {axi_dma_tb_top_behav} -testplusarg UVM_TESTNAME=slave_error_test -view {{/home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_tb_top_behav.wcfg}} -tclbatch {axi_dma_tb_top.tcl} -key {Behavioral:sim_1:Functional:axi_dma_tb_top}
Time resolution is 1 ps
open_wave_config /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_tb_top_behav.wcfg
source axi_dma_tb_top.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run all
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module axi_dma_tb_top.memory.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test slave_error_test...
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------
Name                       Type                         Size  Value
-------------------------------------------------------------------
uvm_test_top               slave_error_test             -     @342 
  env                      environment                  -     @367 
    axi_cov_mon            axi_monitor                  -     @673 
      ap                   uvm_analysis_port            -     @795 
    axi_lite_agt           axi_lite_agent               -     @401 
      driver               axi_lite_driver              -     @806 
        rsp_port           uvm_analysis_port            -     @825 
        seq_item_port      uvm_seq_item_pull_port       -     @815 
      monitor              axi_lite_monitor             -     @835 
        ap                 uvm_analysis_port            -     @983 
      sequencer            axi_lite_sequencer           -     @844 
        rsp_export         uvm_analysis_export          -     @853 
        seq_item_export    uvm_seq_item_pull_imp        -     @971 
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axi_lite_cov           axi_lite_coverage            -     @737 
      analysis_imp         uvm_analysis_imp             -     @746 
    axis_r_agt             axis_read_agent              -     @687 
      driver               axis_read_driver             -     @1000
        rsp_port           uvm_analysis_port            -     @1019
        seq_item_port      uvm_seq_item_pull_port       -     @1009
      monitor              axis_read_monitor            -     @1166
        mm2s_read          uvm_analysis_port            -     @1176
      sequencer            uvm_sequencer                -     @1029
        rsp_export         uvm_analysis_export          -     @1038
        seq_item_export    uvm_seq_item_pull_imp        -     @1156
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axis_read_cov          axis_read_coverage           -     @756 
      analysis_imp         uvm_analysis_imp             -     @765 
    axis_wr_agt            axis_write_agent             -     @699 
      driver               axis_write_driver            -     @1194
        rsp_port           uvm_analysis_port            -     @1213
        seq_item_port      uvm_seq_item_pull_port       -     @1203
      monitor              axis_write_monitor           -     @1360
        s2mm_write         uvm_analysis_port            -     @1370
      sequencer            uvm_sequencer                -     @1223
        rsp_export         uvm_analysis_export          -     @1232
        seq_item_export    uvm_seq_item_pull_imp        -     @1350
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axis_write_cov         axis_write_coverage          -     @775 
      analysis_imp         uvm_analysis_imp             -     @784 
    sco                    scoreboard                   -     @708 
      read_export          uvm_analysis_imp_mm2s_read   -     @717 
      write_export         uvm_analysis_imp_s2mm_write  -     @727 
    vseqr                  virtual_sequencer            -     @415 
      rsp_export           uvm_analysis_export          -     @424 
      seq_item_export      uvm_seq_item_pull_imp        -     @542 
      arbitration_queue    array                        0     -    
      lock_queue           array                        0     -    
      num_last_reqs        integral                     32    'd1  
      num_last_rsps        integral                     32    'd1  
-------------------------------------------------------------------

UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(46) @ 0: uvm_test_top.env.axis_wr_agt.monitor [uvm_test_top.env.axis_wr_agt.monitor] AXIS Write Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(46) @ 0: uvm_test_top.env.axis_r_agt.monitor [uvm_test_top.env.axis_r_agt.monitor] AXIS Read Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_monitor.sv(49) @ 0: uvm_test_top.env.axi_lite_agt.monitor [uvm_test_top.env.axi_lite_agt.monitor] Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/axi_coverage_monitor/axi_monitor.sv(49) @ 0: uvm_test_top.env.axi_cov_mon [uvm_test_top.env.axi_cov_mon] AXI Monitor Started
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axi_dma_tb_top.DUT.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /axi_dma_tb_top/DUT/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_530  Scope: axi_dma_tb_top.DUT.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/xe-user106/vivado/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 10000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 30000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 50000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 70000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 90000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 310000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 530000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 610000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 630000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 650000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 670000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 690000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 710000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 710000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 730000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 750000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 770000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 790000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 810000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 830000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 850000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 870000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 890000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 890000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 890000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 910000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 930000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 950000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 970000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 990000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1010000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1030000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1050000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1070000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1090000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18], Act Data[0x7], Exp Data[0x7]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c], Act Data[0x8], Exp Data[0x8]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1d], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1e], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1f], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x20], Act Data[0x9], Exp Data[0x9]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x21], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x22], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x23], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x24], Act Data[0x10], Exp Data[0x10]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x25], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x26], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x27], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x28], Act Data[0x11], Exp Data[0x11]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x29], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2a], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2b], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2c], Act Data[0x12], Exp Data[0x12]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2d], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2e], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2f], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x30], Act Data[0x13], Exp Data[0x13]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x31], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x32], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x33], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x34], Act Data[0x14], Exp Data[0x14]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x35], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x36], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x37], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x38], Act Data[0x15], Exp Data[0x15]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x39], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3a], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3b], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3c], Act Data[0x16], Exp Data[0x16]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3d], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3e], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x3f], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x40], Act Data[0x1a], Exp Data[0x1a]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x41], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x42], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x43], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x44], Act Data[0x1b], Exp Data[0x1b]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x45], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x46], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x47], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x48], Act Data[0x1c], Exp Data[0x1c]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x49], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4a], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4b], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4c], Act Data[0x1d], Exp Data[0x1d]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4d], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4e], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x4f], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x50], Act Data[0x1e], Exp Data[0x1e]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x51], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x52], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x53], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x54], Act Data[0x1f], Exp Data[0x1f]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x55], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x56], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x57], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x58], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x59], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1610000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1610000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1610000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x5f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x60], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x61], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1630000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1630000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1630000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x62], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x63], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x64], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x65], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1650000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1650000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1650000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x66], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x67], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x68], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x69], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1670000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1670000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1670000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1690000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1690000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1690000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x6f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x70], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x71], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1710000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1710000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1710000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x72], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x73], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x74], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x75], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1730000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1730000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1730000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x76], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x77], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x78], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x79], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1750000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1750000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1750000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1770000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1770000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1770000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x7f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x80], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x81], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1790000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1790000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1790000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x82], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x83], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x84], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x85], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1810000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1810000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1810000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x86], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x87], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x88], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x89], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1830000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1830000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1830000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1850000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1850000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1850000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x8f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x90], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x91], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1870000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1870000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1870000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x92], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x93], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x94], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x95], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1890000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1890000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1890000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x96], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x97], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x98], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x99], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1910000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1910000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1910000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1930000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1930000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1930000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x9f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1950000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1950000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1950000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1970000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1970000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1970000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xa9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1990000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 1990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1990000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1990000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xaa], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xab], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xac], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xad], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2010000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2010000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2010000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xae], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xaf], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2030000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2030000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2030000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2050000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2050000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2050000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xb9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2070000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2070000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2070000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xba], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xbb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xbc], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xbd], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2090000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2090000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2090000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xbe], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xbf], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xc9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xca], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xcb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xcc], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xcd], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xce], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xcf], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xd9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xda], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xdb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xdc], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xdd], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xde], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xdf], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xe9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xea], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xeb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xec], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xed], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xee], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xef], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xf9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xfa], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xfb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xfc], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xfd], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xfe], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0xff], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x100], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x101], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x102], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x103], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x104], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2430000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x105], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x106], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x107], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x108], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2450000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x109], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2470000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x10f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x110], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2490000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x111], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x112], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x113], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x114], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2510000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x115], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x116], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x117], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x118], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2530000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x119], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2550000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x11f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x120], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2570000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x121], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x122], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x123], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x124], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2590000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x125], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2610000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2610000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2610000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x126], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x127], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x128], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2610000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x129], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2630000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2630000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2630000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2630000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2650000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2650000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2650000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x12f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x130], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2650000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x131], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2670000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2670000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2670000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x132], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x133], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x134], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2670000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x135], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2690000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2690000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2690000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x136], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x137], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x138], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2690000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x139], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2710000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2710000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2710000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2710000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2730000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2730000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2730000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x13f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x140], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2730000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x141], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2750000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2750000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2750000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x142], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x143], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x144], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2750000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x145], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2770000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2770000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2770000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x146], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x147], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x148], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2770000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x149], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2790000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2790000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2790000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2790000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2810000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2810000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2810000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x14f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x150], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2810000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x151], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2830000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2830000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2830000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x152], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x153], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x154], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2830000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x155], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2850000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2850000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2850000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x156], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x157], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x158], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2850000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x159], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2870000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2870000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2870000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2870000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2890000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2890000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2890000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x15f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x160], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2890000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x161], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2910000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2910000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2910000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x162], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x163], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x164], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2910000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x165], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2930000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2930000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2930000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x166], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x167], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x168], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2930000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x169], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2950000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2950000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2950000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2950000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2970000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2970000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2970000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x16f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x170], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2970000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x171], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 2990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 2990000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 2990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 2990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 2990000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 2990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 2990000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x172], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x173], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x174], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 2990000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x175], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3010000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3010000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3010000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x176], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x177], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x178], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3010000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x179], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3030000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3030000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3030000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3030000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3050000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3050000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3050000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x17f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x180], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3050000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x181], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3070000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3070000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3070000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x182], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x183], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x184], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3070000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x185], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3090000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3090000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3090000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x186], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x187], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x188], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3090000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x189], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3110000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x18f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x190], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3130000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x191], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x192], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x193], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x194], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3150000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x195], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x196], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x197], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x198], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3170000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x199], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19a], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19b], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19c], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3190000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19d], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19e], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x19f], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3210000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1a9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1aa], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1ab], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1ac], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1ad], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1ae], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1af], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3290000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3310000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b7], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b8], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3330000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1b9], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1ba], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1bb], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1bc], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3350000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1bd], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1be], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1bf], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c0], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3370000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c1], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c2], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c3], Act Data[0xde], Exp Data[0xde]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c4], Act Data[0xef], Exp Data[0xef]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3390000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c5], Act Data[0xbe], Exp Data[0xbe]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 3410000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x1c6], Act Data[0xad], Exp Data[0xad]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(87) @ 3430000: uvm_test_top.env.sco [\$unit_params_pkg_sv_2076944976 .\scoreboard::write_mm2s_read ] mm2s_introut comparison Passed.
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 3510000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3610000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3610000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3610000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3630000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3630000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3630000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 3650000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3650000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3650000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3650000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3670000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3670000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3670000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3690000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3690000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3690000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 3710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 3710000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(67) @ 3710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 3710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 3710000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 3710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 3710000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 3720000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(167) @ 3720000: uvm_test_top.env.sco [scoreboard] ---------------------------------------
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(168) @ 3720000: uvm_test_top.env.sco [scoreboard] ---           TEST PASSED           ---
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(169) @ 3720000: uvm_test_top.env.sco [scoreboard] ---------------------------------------
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 3720000: reporter [UVM/REPORT/SERVER] [uvm_test_top.env.axis_wr_agt.monitor]     1
[uvm_test_top.env.axis_r_agt.monitor]     1
[uvm_test_top.env.axi_lite_agt.monitor]     1
[uvm_test_top.env.axi_lite_agt.driver]     6
[uvm_test_top.env.axi_cov_mon]     1
[scoreboard]     3
[mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ]   433
[\$unit_params_pkg_sv_2076944976 .\scoreboard::write_mm2s_read ]     1
[\$unit_params_pkg_sv_2076944976 .\axi_lite_coverage::write ]   186
[UVMTOP]     1
[UVM/RELNOTES]     1
[UVM/CONFIGDB/SPELLCHK]    11
[UVM/COMP/NAMECHECK]     1
[TEST_DONE]     2
[RNTST]     1
[NO_DPI_TSTNAME]     1
[]  1116
** Report counts by id
UVM_FATAL :    0
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO : 1767
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 3720 ns : File "/home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## exit
INFO: [Common 17-206] Exiting xsim at Sat Jan 25 17:26:42 2025...
