

================================================================
== Vivado HLS Report for 'fireWall64'
================================================================
* Date:           Fri Jun 30 19:07:49 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        fireWall64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.51|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	5  / (!tmp_last_V)
	2  / (tmp_last_V)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_Val2_s (10)  [1/1] 0.00ns
:0  %p_Val2_s = alloca i64

ST_1: StgValue_8 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i48* %eth_address_V), !map !124

ST_1: StgValue_9 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !128

ST_1: StgValue_10 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !132

ST_1: StgValue_11 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !136

ST_1: StgValue_12 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_dest_V), !map !140

ST_1: StgValue_13 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !144

ST_1: StgValue_14 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i48* %observedAddress_out_V), !map !148

ST_1: StgValue_15 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dest_out_V), !map !152

ST_1: StgValue_16 (19)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %match_out_V), !map !156

ST_1: StgValue_17 (20)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fireWall64_str) nounwind

ST_1: StgValue_18 (21)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:43
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:43
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:43
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_21 (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:43
:14  call void (...)* @_ssdm_op_SpecInterface(i48* %eth_address_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_22 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:62
:15  br label %1


 <State 2>: 0.89ns
ST_2: loop_begin (27)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: tmp_1 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:62
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_2: StgValue_25 (29)  [1/1] 0.89ns  loc: ../hlsSources/srcs/fireWall64.cpp:65
:2  br label %2


 <State 3>: 1.51ns
ST_3: i (31)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %1 ], [ %i_1, %3 ]

ST_3: exitcond (32)  [1/1] 0.76ns  loc: ../hlsSources/srcs/fireWall64.cpp:65
:1  %exitcond = icmp eq i2 %i, -2

ST_3: empty (33)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: i_1 (34)  [1/1] 0.43ns  loc: ../hlsSources/srcs/fireWall64.cpp:65
:3  %i_1 = add i2 %i, 1

ST_3: StgValue_30 (35)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:65
:4  br i1 %exitcond, label %.critedge, label %3

ST_3: empty_5 (38)  [2/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:66
:1  %empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)

ST_3: p_Val2_load (45)  [1/1] 0.00ns
.critedge:0  %p_Val2_load = load i64* %p_Val2_s

ST_3: tmp_2 (46)  [1/1] 0.00ns
.critedge:1  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_load, i32 40, i32 47)

ST_3: tmp_3 (47)  [1/1] 0.00ns
.critedge:2  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_load, i32 32, i32 39)

ST_3: tmp_4 (48)  [1/1] 0.00ns
.critedge:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_load, i32 56, i32 63)

ST_3: tmp_5 (49)  [1/1] 0.00ns
.critedge:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_load, i32 48, i32 55)

ST_3: observedAddress_V (50)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:76
.critedge:5  %observedAddress_V = call i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i16(i8 %tmp_3, i8 %tmp_2, i8 %tmp_5, i8 %tmp_4, i16 0)

ST_3: StgValue_38 (51)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:85
.critedge:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: eth_address_V_read (52)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:87
.critedge:7  %eth_address_V_read = call i48 @_ssdm_op_Read.ap_none.i48P(i48* %eth_address_V)

ST_3: tmp (53)  [1/1] 1.51ns  loc: ../hlsSources/srcs/fireWall64.cpp:87
.critedge:8  %tmp = icmp eq i48 %observedAddress_V, %eth_address_V_read

ST_3: StgValue_41 (54)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:95
.critedge:9  call void @_ssdm_op_Write.ap_auto.i1P(i1* %match_out_V, i1 %tmp)

ST_3: StgValue_42 (55)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:103
.critedge:10  call void @_ssdm_op_Write.ap_auto.i16P(i16* %dest_out_V, i16 0)

ST_3: StgValue_43 (56)  [1/1] 0.00ns
.critedge:11  br label %._crit_edge


 <State 4>: 0.71ns
ST_4: p_Val2_load_1 (37)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:67
:0  %p_Val2_load_1 = load i64* %p_Val2_s

ST_4: empty_5 (38)  [1/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:66
:1  %empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)

ST_4: tmp_data_V_1 (39)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:66 (grouped into LUT with out node p_Val2_1)
:2  %tmp_data_V_1 = extractvalue { i64, i1 } %empty_5, 0

ST_4: tmp_6 (40)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:65 (grouped into LUT with out node p_Val2_1)
:3  %tmp_6 = trunc i2 %i to i1

ST_4: p_Val2_1 (41)  [1/1] 0.71ns  loc: ../hlsSources/srcs/fireWall64.cpp:67 (out node of the LUT)
:4  %p_Val2_1 = select i1 %tmp_6, i64 %p_Val2_load_1, i64 %tmp_data_V_1

ST_4: StgValue_49 (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:67
:5  store i64 %p_Val2_1, i64* %p_Val2_s

ST_4: StgValue_50 (43)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:65
:6  br label %2


 <State 5>: 0.00ns
ST_5: empty_6 (58)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:0  %empty_6 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)

ST_5: tmp_data_V_2 (59)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:1  %tmp_data_V_2 = extractvalue { i64, i1 } %empty_6, 0

ST_5: tmp_last_V (60)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:2  %tmp_last_V = extractvalue { i64, i1 } %empty_6, 1

ST_5: tmp_14 (61)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:3  %tmp_14 = trunc i64 %tmp_data_V_2 to i8

ST_5: tmp_7 (62)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:4  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)

ST_5: tmp_8 (63)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:5  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 8, i32 15)

ST_5: tmp_9 (64)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:6  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)

ST_5: tmp_s (65)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:7  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 40, i32 47)

ST_5: tmp_10 (66)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:8  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 16, i32 23)

ST_5: tmp_11 (67)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:9  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 39)

ST_5: tmp_12 (68)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:110
._crit_edge:10  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)

ST_5: x_V (69)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:29->../hlsSources/srcs/fireWall64.cpp:112
._crit_edge:11  %x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_14, i8 %tmp_8, i8 %tmp_10, i8 %tmp_9, i8 %tmp_11, i8 %tmp_s, i8 %tmp_12, i8 %tmp_7)

ST_5: StgValue_63 (70)  [2/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:115
._crit_edge:12  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 0, i1 %tmp_last_V)


 <State 6>: 0.00ns
ST_6: StgValue_64 (70)  [1/2] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:115
._crit_edge:12  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 0, i1 %tmp_last_V)

ST_6: StgValue_65 (71)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:109
._crit_edge:13  br i1 %tmp_last_V, label %4, label %._crit_edge

ST_6: empty_7 (73)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:121
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_6: StgValue_67 (74)  [1/1] 0.00ns  loc: ../hlsSources/srcs/fireWall64.cpp:121
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ eth_address_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ observedAddress_out_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dest_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ match_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s           (alloca           ) [ 0011111]
StgValue_8         (specbitsmap      ) [ 0000000]
StgValue_9         (specbitsmap      ) [ 0000000]
StgValue_10        (specbitsmap      ) [ 0000000]
StgValue_11        (specbitsmap      ) [ 0000000]
StgValue_12        (specbitsmap      ) [ 0000000]
StgValue_13        (specbitsmap      ) [ 0000000]
StgValue_14        (specbitsmap      ) [ 0000000]
StgValue_15        (specbitsmap      ) [ 0000000]
StgValue_16        (specbitsmap      ) [ 0000000]
StgValue_17        (spectopmodule    ) [ 0000000]
StgValue_18        (specinterface    ) [ 0000000]
StgValue_19        (specinterface    ) [ 0000000]
StgValue_20        (specinterface    ) [ 0000000]
StgValue_21        (specinterface    ) [ 0000000]
StgValue_22        (br               ) [ 0000000]
loop_begin         (specloopbegin    ) [ 0000000]
tmp_1              (specregionbegin  ) [ 0001111]
StgValue_25        (br               ) [ 0011111]
i                  (phi              ) [ 0001100]
exitcond           (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
i_1                (add              ) [ 0011111]
StgValue_30        (br               ) [ 0000000]
p_Val2_load        (load             ) [ 0000000]
tmp_2              (partselect       ) [ 0000000]
tmp_3              (partselect       ) [ 0000000]
tmp_4              (partselect       ) [ 0000000]
tmp_5              (partselect       ) [ 0000000]
observedAddress_V  (bitconcatenate   ) [ 0000000]
StgValue_38        (wait             ) [ 0000000]
eth_address_V_read (read             ) [ 0000000]
tmp                (icmp             ) [ 0000000]
StgValue_41        (write            ) [ 0000000]
StgValue_42        (write            ) [ 0000000]
StgValue_43        (br               ) [ 0000000]
p_Val2_load_1      (load             ) [ 0000000]
empty_5            (read             ) [ 0000000]
tmp_data_V_1       (extractvalue     ) [ 0000000]
tmp_6              (trunc            ) [ 0000000]
p_Val2_1           (select           ) [ 0000000]
StgValue_49        (store            ) [ 0000000]
StgValue_50        (br               ) [ 0011111]
empty_6            (read             ) [ 0000000]
tmp_data_V_2       (extractvalue     ) [ 0000000]
tmp_last_V         (extractvalue     ) [ 0000001]
tmp_14             (trunc            ) [ 0000000]
tmp_7              (partselect       ) [ 0000000]
tmp_8              (partselect       ) [ 0000000]
tmp_9              (partselect       ) [ 0000000]
tmp_s              (partselect       ) [ 0000000]
tmp_10             (partselect       ) [ 0000000]
tmp_11             (partselect       ) [ 0000000]
tmp_12             (partselect       ) [ 0000000]
x_V                (bitconcatenate   ) [ 0000001]
StgValue_64        (write            ) [ 0000000]
StgValue_65        (br               ) [ 0000000]
empty_7            (specregionend    ) [ 0000000]
StgValue_67        (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eth_address_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_address_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="observedAddress_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="observedAddress_out_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dest_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_out_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="match_out_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_out_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fireWall64_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="65" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/3 empty_6/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="eth_address_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="48" slack="0"/>
<pin id="122" dir="0" index="1" bw="48" slack="0"/>
<pin id="123" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_address_V_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_41_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_42_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="0" index="4" bw="64" slack="0"/>
<pin id="147" dir="0" index="5" bw="1" slack="0"/>
<pin id="148" dir="0" index="6" bw="1" slack="0"/>
<pin id="149" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="2"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/3 p_Val2_load_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="0" index="3" bw="7" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="0" index="3" bw="7" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="observedAddress_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="48" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="0" index="3" bw="8" slack="0"/>
<pin id="227" dir="0" index="4" bw="8" slack="0"/>
<pin id="228" dir="0" index="5" bw="1" slack="0"/>
<pin id="229" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="observedAddress_V/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="48" slack="0"/>
<pin id="238" dir="0" index="1" bw="48" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_data_V_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="65" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="StgValue_49_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="3"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_data_V_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="65" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_last_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="65" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_14_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_7_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="5" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_9_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_11_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_12_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="x_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="0" index="3" bw="8" slack="0"/>
<pin id="352" dir="0" index="4" bw="8" slack="0"/>
<pin id="353" dir="0" index="5" bw="8" slack="0"/>
<pin id="354" dir="0" index="6" bw="8" slack="0"/>
<pin id="355" dir="0" index="7" bw="8" slack="0"/>
<pin id="356" dir="0" index="8" bw="8" slack="0"/>
<pin id="357" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_V/5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_Val2_s_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="2"/>
<pin id="370" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_last_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="82" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="84" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="150"><net_src comp="102" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="174"><net_src comp="159" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="159" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="167" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="167" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="167" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="167" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="192" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="182" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="212" pin="4"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="202" pin="4"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="240"><net_src comp="222" pin="6"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="120" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="246"><net_src comp="112" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="155" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="167" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="243" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="112" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="112" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="141" pin=6"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="264" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="264" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="90" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="264" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="92" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="264" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="264" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="96" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="98" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="264" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="264" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="358"><net_src comp="100" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="359"><net_src comp="273" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="360"><net_src comp="287" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="361"><net_src comp="317" pin="4"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="297" pin="4"/><net_sink comp="347" pin=4"/></net>

<net id="363"><net_src comp="327" pin="4"/><net_sink comp="347" pin=5"/></net>

<net id="364"><net_src comp="307" pin="4"/><net_sink comp="347" pin=6"/></net>

<net id="365"><net_src comp="337" pin="4"/><net_sink comp="347" pin=7"/></net>

<net id="366"><net_src comp="277" pin="4"/><net_sink comp="347" pin=8"/></net>

<net id="367"><net_src comp="347" pin="9"/><net_sink comp="141" pin=4"/></net>

<net id="371"><net_src comp="108" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="380"><net_src comp="176" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="385"><net_src comp="268" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="141" pin=6"/></net>

<net id="390"><net_src comp="347" pin="9"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="141" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {6 }
	Port: stream_out_V_dest_V | {6 }
	Port: stream_out_V_last_V | {6 }
	Port: dest_out_V | {3 }
	Port: match_out_V | {3 }
 - Input state : 
	Port: fireWall64 : eth_address_V | {3 }
	Port: fireWall64 : stream_in_V_data_V | {3 5 }
	Port: fireWall64 : stream_in_V_last_V | {3 5 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond : 1
		i_1 : 1
		StgValue_30 : 2
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		observedAddress_V : 2
		tmp : 3
		StgValue_41 : 4
	State 4
		p_Val2_1 : 1
		StgValue_49 : 2
	State 5
		tmp_14 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp_s : 1
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		x_V : 2
		StgValue_63 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|  select  |         p_Val2_1_fu_251        |    0    |    64   |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_170        |    0    |    1    |
|          |           tmp_fu_236           |    0    |    17   |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_176           |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   |         grp_read_fu_112        |    0    |    0    |
|          | eth_address_V_read_read_fu_120 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_41_write_fu_126    |    0    |    0    |
|   write  |    StgValue_42_write_fu_133    |    0    |    0    |
|          |        grp_write_fu_141        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_2_fu_182          |    0    |    0    |
|          |          tmp_3_fu_192          |    0    |    0    |
|          |          tmp_4_fu_202          |    0    |    0    |
|          |          tmp_5_fu_212          |    0    |    0    |
|          |          tmp_7_fu_277          |    0    |    0    |
|partselect|          tmp_8_fu_287          |    0    |    0    |
|          |          tmp_9_fu_297          |    0    |    0    |
|          |          tmp_s_fu_307          |    0    |    0    |
|          |          tmp_10_fu_317         |    0    |    0    |
|          |          tmp_11_fu_327         |    0    |    0    |
|          |          tmp_12_fu_337         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|    observedAddress_V_fu_222    |    0    |    0    |
|          |           x_V_fu_347           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       tmp_data_V_1_fu_243      |    0    |    0    |
|extractvalue|       tmp_data_V_2_fu_264      |    0    |    0    |
|          |        tmp_last_V_fu_268       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_6_fu_247          |    0    |    0    |
|          |          tmp_14_fu_273         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    84   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_377   |    2   |
|     i_reg_155    |    2   |
| p_Val2_s_reg_368 |   64   |
|tmp_last_V_reg_382|    1   |
|    x_V_reg_387   |   64   |
+------------------+--------+
|       Total      |   133  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_141 |  p4  |   2  |  64  |   128  ||    64   |
| grp_write_fu_141 |  p6  |   2  |   1  |    2   ||    1    |
|     i_reg_155    |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   134  ||  2.676  ||    67   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   67   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   133  |   151  |
+-----------+--------+--------+--------+
