
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038310                       # Number of seconds simulated
sim_ticks                                 38309721612                       # Number of ticks simulated
final_tick                               567874101549                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244737                       # Simulator instruction rate (inst/s)
host_op_rate                                   314896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2159775                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927748                       # Number of bytes of host memory used
host_seconds                                 17737.83                       # Real time elapsed on the host
sim_insts                                  4341098075                       # Number of instructions simulated
sim_ops                                    5585579717                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3942144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2863616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1079552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2337280                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10229760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3055232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3055232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30798                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22372                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18260                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79920                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23869                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23869                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102901922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74749068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28179584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61010101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               267027782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79750828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79750828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79750828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102901922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74749068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28179584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61010101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              346778610                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91869837                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31001795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25427807                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019224                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13163345                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096676                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159249                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87299                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32059925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170405806                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31001795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255925                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36613069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10830554                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9175240                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15682857                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86626856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.417338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50013787     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3653443      4.22%     61.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196006      3.69%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3445433      3.98%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004093      3.47%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576620      1.82%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028059      1.19%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718551      3.14%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17990864     20.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86626856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337453                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854861                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33722480                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8758205                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34829564                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544447                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8772151                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079913                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6513                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202087108                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51210                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8772151                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35397866                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4756112                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1290376                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33664135                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2746208                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195227541                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14431                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715091                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          180                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271186535                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910407413                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910407413                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102927276                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33936                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17898                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7295012                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10039332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240696                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3320799                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184054340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147856138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287883                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61118110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186794825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86626856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.901988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32325158     37.32%     37.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17859212     20.62%     57.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12077293     13.94%     71.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641701      8.82%     80.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7512291      8.67%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441726      5.13%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378191      3.90%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       739975      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651309      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86626856                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082500     70.18%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201669     13.07%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258221     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121637353     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019232      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15756059     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8427472      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147856138                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.609409                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542430                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384169441                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245207384                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143712449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149398568                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261854                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032619                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1049                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2297659                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8772151                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3930025                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167198                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184088238                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       300533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244748                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10039332                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17876                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6745                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1049                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145277983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804763                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578151                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589415                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189633                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.581346                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143856374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143712449                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93759332                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261859771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.564305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61670520                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044730                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77854705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32535094     41.79%     41.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452496     26.27%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383194     10.77%     78.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293909      5.52%     84.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685405      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811412      2.33%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2005828      2.58%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011275      1.30%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3676092      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77854705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3676092                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258271053                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376965289                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5242981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.918698                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.918698                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088497                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088497                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655958402                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197145850                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189531490                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91869837                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31466266                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27519158                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1988662                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15819246                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15150266                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2256994                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62699                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37107761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175113358                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31466266                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17407260                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36051926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9771609                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4996553                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18291225                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       786254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85927868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.345272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49875942     58.04%     58.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1783011      2.08%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3277445      3.81%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3062255      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5062020      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5256247      6.12%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1241864      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          933631      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15435453     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85927868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.906103                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38290379                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4842759                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34890613                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138230                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7765886                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3414802                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5724                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195857790                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7765886                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39901200                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2086719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       500908                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33407083                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2266071                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190716115                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        759725                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253111649                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    868045007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    868045007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164934120                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88177522                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22461                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10982                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6013853                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29405453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6371177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106750                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2260036                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180556969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152470420                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53987857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148364916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85927868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30098071     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15923493     18.53%     53.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13980212     16.27%     69.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8479416      9.87%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8873649     10.33%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5241554      6.10%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2296735      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612425      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422313      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85927868                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597160     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192953     21.41%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110989     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119561323     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199409      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10964      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26292668     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5406056      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152470420                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.659635                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901102                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005910                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391970631                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234567261                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147523117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153371522                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       374213                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8382326                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          974                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1556640                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7765886                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1370874                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180578917                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29405453                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6371177                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10982                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33677                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1060432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229928                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149641204                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25277964                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2829216                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30553987                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22624354                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5276023                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.628839                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147686382                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147523117                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90619578                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221007678                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605784                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410029                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110848929                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125890865                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54688890                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1993939                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78161982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36302792     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16418986     21.01%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9192106     11.76%     79.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3109973      3.98%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2987409      3.82%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1250254      1.60%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3339250      4.27%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       968354      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4592858      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78161982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110848929                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125890865                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25837664                       # Number of memory references committed
system.switch_cpus1.commit.loads             21023127                       # Number of loads committed
system.switch_cpus1.commit.membars              10962                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19717599                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109885572                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1698831                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4592858                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254148879                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368931679                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5941969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110848929                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125890865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110848929                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.828784                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.828784                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.206587                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.206587                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692329926                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193300065                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202005675                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91869837                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33742153                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27531535                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2253673                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14321945                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13295914                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3491730                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99014                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34979769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             183326742                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33742153                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16787644                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39738541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11753108                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7319207                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17031528                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       871049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     91518356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.477173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        51779815     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3263219      3.57%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4866965      5.32%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3386823      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2366786      2.59%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2313702      2.53%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1409269      1.54%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2996327      3.27%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19135450     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     91518356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367282                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995505                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35968002                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7566767                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37949390                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       553647                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9480544                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5681361                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     219589031                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9480544                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37982045                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         525473                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4129059                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36447904                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2953326                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     213068498                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1234261                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1003025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    298893970                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    991845271                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    991845271                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184008581                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       114885249                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38369                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18344                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8758568                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19536016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9998093                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119041                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3325588                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         198564457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        158630143                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       314873                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66182744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202563480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     91518356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     34058625     37.22%     37.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17774257     19.42%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13125064     14.34%     70.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8595093      9.39%     80.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8591191      9.39%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4158455      4.54%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3686765      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       688398      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       840508      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91518356                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         864393     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171306     14.13%     85.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176884     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    132701682     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2002548      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18279      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15592440      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8315194      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     158630143                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726684                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212583                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410306094                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    264784231                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    154243351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     159842726                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       497473                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7579465                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6720                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2394912                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9480544                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272288                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51818                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    198601083                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       688736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19536016                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9998093                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18344                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1374775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1224252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2599027                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    155715168                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14568246                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2914971                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22685092                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22126851                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8116846                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694954                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             154309632                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            154243351                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         99942355                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        283984108                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678934                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351929                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106987238                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131876686                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66724520                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2271734                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     82037812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607511                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     32677617     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22887830     27.90%     67.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8645336     10.54%     78.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4842479      5.90%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4115036      5.02%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1840454      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1763143      2.15%     93.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1197861      1.46%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4068056      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     82037812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106987238                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131876686                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19559720                       # Number of memory references committed
system.switch_cpus2.commit.loads             11956543                       # Number of loads committed
system.switch_cpus2.commit.membars              18280                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19133895                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118722934                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2727557                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4068056                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276570962                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          406689066                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 351481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106987238                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131876686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106987238                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858699                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858699                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164552                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164552                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       699349399                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      214591699                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201805112                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36560                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91869837                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31772241                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25860567                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2123077                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13549922                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12527114                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3270608                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93577                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35123483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173512001                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31772241                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15797722                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36463905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10893028                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7205098                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17169288                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       853065                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87526024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.441542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51062119     58.34%     58.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1971070      2.25%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2568521      2.93%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3863220      4.41%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3751668      4.29%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2849757      3.26%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1696908      1.94%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2538310      2.90%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17224451     19.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87526024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345840                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.888672                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36282340                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7084804                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35150354                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       275264                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8733261                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5377737                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207590305                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8733261                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38206853                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1145099                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3136602                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33455832                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2848371                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201544676                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1511                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1234157                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       891899                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          507                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280856293                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    938617022                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    938617022                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174626297                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106229971                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42550                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23979                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8043280                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18680121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9891069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191495                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3200329                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187318707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150889841                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281172                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60898087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185201495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87526024                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.723943                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894489                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31483159     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18884763     21.58%     57.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12185595     13.92%     71.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8313641      9.50%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7775974      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4148142      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3057790      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       914061      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       762899      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87526024                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         742699     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152520     14.21%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178187     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125556712     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2133046      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17046      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14895918      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8287119      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150889841                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642431                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1073410                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390660287                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248258095                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146656815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151963251                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       512514                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7156916                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2303                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2505234                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          685                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8733261                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         705502                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       102074                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187359188                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1284703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18680121                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9891069                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23430                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         77348                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1300680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2495390                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148002852                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14022276                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2886988                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22125711                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20730266                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8103435                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.611006                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146695572                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146656815                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94235616                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264620248                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596354                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356116                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102269311                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125693081                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61666418                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2158019                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78792763                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31384835     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22166008     28.13%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8169805     10.37%     78.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4677007      5.94%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3901754      4.95%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1919571      2.44%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1910734      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817225      1.04%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3845824      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78792763                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102269311                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125693081                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18909037                       # Number of memory references committed
system.switch_cpus3.commit.loads             11523202                       # Number of loads committed
system.switch_cpus3.commit.membars              17046                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18027344                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113295171                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2564625                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3845824                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262306438                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383456835                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4343813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102269311                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125693081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102269311                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898313                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898313                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.113198                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.113198                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666033408                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202568912                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191726550                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34092                       # number of misc regfile writes
system.l20.replacements                         30809                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357389                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32857                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.877104                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173485                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.454061                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.634403                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           350.738051                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827458                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65420                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65420                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10601                       # number of Writeback hits
system.l20.Writeback_hits::total                10601                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65420                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65420                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65420                       # number of overall hits
system.l20.overall_hits::total                  65420                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30798                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30809                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30798                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30809                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30798                       # number of overall misses
system.l20.overall_misses::total                30809                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5220200446                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5221618914                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5220200446                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5221618914                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5220200446                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5221618914                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96218                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96229                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10601                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10601                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96218                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96229                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96218                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96229                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320086                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320086                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320163                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320086                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320163                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169498.033833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169483.557207                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169498.033833                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169483.557207                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169498.033833                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169483.557207                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5361                       # number of writebacks
system.l20.writebacks::total                     5361                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30798                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30809                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30798                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30809                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30798                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30809                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4869368990                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4870662828                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4869368990                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4870662828                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4869368990                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4870662828                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320086                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320163                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320086                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320163                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320086                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320163                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158106.662446                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158092.207732                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158106.662446                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158092.207732                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158106.662446                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158092.207732                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22391                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116690                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24439                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.774745                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.607985                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.065545                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1748.947828                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           269.378642                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013969                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.853978                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131533                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32385                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32385                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7801                       # number of Writeback hits
system.l21.Writeback_hits::total                 7801                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32385                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32385                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32385                       # number of overall hits
system.l21.overall_hits::total                  32385                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22372                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22387                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22372                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22387                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22372                       # number of overall misses
system.l21.overall_misses::total                22387                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3421805334                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3423947552                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3421805334                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3423947552                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3421805334                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3423947552                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54757                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54772                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7801                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7801                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54757                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54772                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54757                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54772                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408569                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408731                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408569                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408731                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408569                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408731                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152950.354640                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152943.563318                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152950.354640                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152943.563318                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152950.354640                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152943.563318                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3308                       # number of writebacks
system.l21.writebacks::total                     3308                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22372                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22387                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22372                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22387                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22372                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22387                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3160866848                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3162833116                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3160866848                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3162833116                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3160866848                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3162833116                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408569                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408731                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408569                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408731                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408569                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408731                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141286.735562                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141279.899763                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141286.735562                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141279.899763                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141286.735562                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141279.899763                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8451                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          200857                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10499                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.131060                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.558265                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.389146                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1400.226502                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           609.826088                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.683704                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.297767                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26907                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26907                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8634                       # number of Writeback hits
system.l22.Writeback_hits::total                 8634                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26907                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26907                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26907                       # number of overall hits
system.l22.overall_hits::total                  26907                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8434                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8451                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8434                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8451                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8434                       # number of overall misses
system.l22.overall_misses::total                 8451                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3605075                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1393549481                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1397154556                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3605075                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1393549481                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1397154556                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3605075                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1393549481                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1397154556                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35341                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35358                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8634                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8634                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35341                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35358                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35341                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35358                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238646                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.239012                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.238646                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.239012                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.238646                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.239012                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212063.235294                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165229.959806                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165324.169447                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212063.235294                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165229.959806                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165324.169447                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212063.235294                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165229.959806                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165324.169447                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4584                       # number of writebacks
system.l22.writebacks::total                     4584                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8434                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8451                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8434                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8451                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8434                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8451                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3411232                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1297357176                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1300768408                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3411232                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1297357176                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1300768408                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3411232                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1297357176                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1300768408                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238646                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.239012                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.238646                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.239012                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.238646                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.239012                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 200660.705882                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153824.659236                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153918.874453                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 200660.705882                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153824.659236                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153918.874453                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 200660.705882                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153824.659236                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153918.874453                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18279                       # number of replacements
system.l23.tagsinuse                      2047.987140                       # Cycle average of tags in use
system.l23.total_refs                          208995                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20327                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.281645                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.393768                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.079681                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1658.776618                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           370.737073                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008493                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809950                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.181024                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35217                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35217                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19884                       # number of Writeback hits
system.l23.Writeback_hits::total                19884                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35217                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35217                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35217                       # number of overall hits
system.l23.overall_hits::total                  35217                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18257                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18270                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18260                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18273                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18260                       # number of overall misses
system.l23.overall_misses::total                18273                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2742231724                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2745412238                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       229532                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       229532                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2742461256                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2745641770                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2742461256                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2745641770                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53474                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53487                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19884                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19884                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53477                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53490                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53477                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53490                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341418                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341578                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341455                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341615                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341455                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341615                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150201.660952                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150268.869075                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 76510.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 76510.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150189.553998                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150256.759700                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150189.553998                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150256.759700                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10616                       # number of writebacks
system.l23.writebacks::total                    10616                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18257                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18270                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18260                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18273                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18260                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18273                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2533813117                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2536845683                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       195542                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       195542                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2534008659                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2537041225                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2534008659                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2537041225                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341418                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341578                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341455                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341615                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341455                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341615                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138785.841978                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138853.075151                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 65180.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 65180.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138773.749124                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138840.979861                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138773.749124                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138840.979861                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996514                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015690507                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843358.451906                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996514                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15682846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15682846                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15682846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15682846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15682846                       # number of overall hits
system.cpu0.icache.overall_hits::total       15682846                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15682857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15682857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15682857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15682857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15682857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15682857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96218                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899085                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96474                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.127485                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494508                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505492                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634758                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17078                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17078                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344163                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363801                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363801                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363921                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363921                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363921                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363921                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23776612200                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23776612200                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7893969                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7893969                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23784506169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23784506169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23784506169                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23784506169                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11998559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11998559                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19708084                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19708084                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19708084                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19708084                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030320                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018466                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018466                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018466                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018466                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65356.093579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65356.093579                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65783.075000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65783.075000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65356.234372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65356.234372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65356.234372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65356.234372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10601                       # number of writebacks
system.cpu0.dcache.writebacks::total            10601                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267583                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267583                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267703                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96218                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96218                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96218                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5734615659                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5734615659                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5734615659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5734615659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5734615659                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5734615659                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59600.237575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59600.237575                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59600.237575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59600.237575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59600.237575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59600.237575                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993970                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929757199                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715419.186347                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993970                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18291209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18291209                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18291209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18291209                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18291209                       # number of overall hits
system.cpu1.icache.overall_hits::total       18291209                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18291225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18291225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18291225                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18291225                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18291225                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18291225                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54757                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232722736                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55013                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4230.322578                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.123156                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.876844                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828606                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171394                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22938998                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22938998                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4792593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4792593                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10979                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27731591                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27731591                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27731591                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27731591                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192143                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192143                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192143                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192143                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192143                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192143                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20732416739                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20732416739                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20732416739                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20732416739                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20732416739                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20732416739                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23131141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23131141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4792593                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4792593                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27923734                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27923734                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27923734                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27923734                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008307                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006881                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107900.973436                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107900.973436                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107900.973436                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107900.973436                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107900.973436                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107900.973436                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7801                       # number of writebacks
system.cpu1.dcache.writebacks::total             7801                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137386                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137386                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137386                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54757                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54757                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3675097564                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3675097564                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3675097564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3675097564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3675097564                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3675097564                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67116.488559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67116.488559                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67116.488559                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67116.488559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67116.488559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67116.488559                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.060646                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023382074                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2210328.453564                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.060646                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025738                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740482                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17031509                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17031509                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17031509                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17031509                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17031509                       # number of overall hits
system.cpu2.icache.overall_hits::total       17031509                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3972909                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3972909                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3972909                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3972909                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3972909                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3972909                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17031528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17031528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17031528                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17031528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17031528                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17031528                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 209100.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 209100.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 209100.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 209100.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 209100.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 209100.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3622396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3622396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3622396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3622396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3622396                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3622396                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 213082.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 213082.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 213082.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 213082.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 213082.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 213082.117647                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35341                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165832488                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35597                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4658.608534                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.104666                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.895334                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11088577                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11088577                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7566618                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7566618                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18311                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18280                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18280                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18655195                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18655195                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18655195                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18655195                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        71290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        71290                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        71290                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         71290                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        71290                       # number of overall misses
system.cpu2.dcache.overall_misses::total        71290                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3935966863                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3935966863                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3935966863                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3935966863                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3935966863                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3935966863                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11159867                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11159867                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7566618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7566618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18726485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18726485                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18726485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18726485                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55210.644733                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55210.644733                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55210.644733                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55210.644733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55210.644733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55210.644733                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8634                       # number of writebacks
system.cpu2.dcache.writebacks::total             8634                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35949                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35949                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35949                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35949                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35341                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35341                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35341                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1598979673                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1598979673                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1598979673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1598979673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1598979673                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1598979673                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45244.324524                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45244.324524                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45244.324524                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45244.324524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45244.324524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45244.324524                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997123                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020392692                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057243.330645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997123                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17169271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17169271                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17169271                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17169271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17169271                       # number of overall hits
system.cpu3.icache.overall_hits::total       17169271                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17169288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17169288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17169288                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17169288                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17169288                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17169288                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53477                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174518326                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53733                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3247.879813                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239344                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760656                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911091                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088909                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10667524                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10667524                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7346628                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7346628                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17967                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17967                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17046                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17046                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18014152                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18014152                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18014152                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18014152                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135042                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4081                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4081                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139123                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139123                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139123                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139123                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11052380281                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11052380281                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    580520138                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    580520138                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11632900419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11632900419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11632900419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11632900419                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10802566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10802566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7350709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7350709                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17046                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17046                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18153275                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18153275                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18153275                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18153275                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012501                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007664                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007664                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007664                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007664                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81844.020979                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81844.020979                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 142249.482480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142249.482480                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 83615.939988                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83615.939988                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 83615.939988                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83615.939988                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3134394                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104479.800000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19884                       # number of writebacks
system.cpu3.dcache.writebacks::total            19884                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81568                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81568                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4078                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4078                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85646                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85646                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53474                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53474                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53477                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53477                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3046496043                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3046496043                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       232532                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       232532                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3046728575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3046728575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3046728575                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3046728575                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56971.538374                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56971.538374                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 77510.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77510.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56972.690596                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56972.690596                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56972.690596                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56972.690596                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
