 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 24 02:35:46 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/OUT_VALID_reg/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: REG_FILE_INST/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][1]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][1]/Q (DFFRQX2M)             0.49       0.49 r
  REG_FILE_INST/REG1[1] (RegFile_WIDTH8_DEPTH16)          0.00       0.49 r
  ALU_INST/B[1] (ALU_OPER_WIDTH8)                         0.00       0.49 r
  ALU_INST/U126/Y (OAI21X2M)                              0.10       0.59 f
  ALU_INST/U46/Y (AOI211X2M)                              0.14       0.73 r
  ALU_INST/U44/Y (AOI31X2M)                               0.11       0.85 f
  ALU_INST/ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: REG_FILE_INST/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][0]/Q (DFFRQX2M)             0.52       0.52 r
  REG_FILE_INST/REG1[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.52 r
  ALU_INST/B[0] (ALU_OPER_WIDTH8)                         0.00       0.52 r
  ALU_INST/U122/Y (OAI21X2M)                              0.11       0.63 f
  ALU_INST/U42/Y (AOI211X2M)                              0.14       0.77 r
  ALU_INST/U40/Y (AOI31X2M)                               0.11       0.88 f
  ALU_INST/ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U4/Y (OAI2BB1X2M)                              0.07       0.91 f
  ALU_INST/ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U7/Y (OAI2BB1X2M)                              0.07       0.91 f
  ALU_INST/ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U9/Y (OAI2BB1X2M)                              0.07       0.91 f
  ALU_INST/ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U8/Y (OAI2BB1X2M)                              0.07       0.91 f
  ALU_INST/ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U12/Y (OAI2BB1X2M)                             0.07       0.91 f
  ALU_INST/ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U11/Y (OAI2BB1X2M)                             0.07       0.91 f
  ALU_INST/ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.47       0.47 f
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.47 f
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.47 f
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.11       0.58 r
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.68 f
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.68 f
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.68 f
  ALU_INST/U33/Y (NAND2X2M)                               0.16       0.84 r
  ALU_INST/U10/Y (OAI2BB1X2M)                             0.07       0.91 f
  ALU_INST/ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U71/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U67/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U63/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U56/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U52/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U48/Y (AOI31X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ALU_INST/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.00 r
  ALU_INST/OUT_VALID_reg/Q (DFFRQX2M)                     0.38       0.38 r
  ALU_INST/OUT_VALID (ALU_OPER_WIDTH8)                    0.00       0.38 r
  SYS_CTRL_INST/OUT_Valid (SYS_CTRL)                      0.00       0.38 r
  SYS_CTRL_INST/U74/Y (NAND2X2M)                          0.10       0.48 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.10       0.58 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       0.58 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       0.58 r
  ALU_INST/U39/Y (INVX2M)                                 0.13       0.72 f
  ALU_INST/U60/Y (AOI21X2M)                               0.09       0.81 r
  ALU_INST/ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_INST/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: SYS_CTRL_INST/Address_s_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/Address_s_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/Address_s_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  SYS_CTRL_INST/Address_s_reg[1]/QN (DFFRX1M)             0.34       0.34 r
  SYS_CTRL_INST/U93/Y (OAI2BB2X1M)                        0.10       0.44 f
  SYS_CTRL_INST/Address_s_reg[1]/D (DFFRX1M)              0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/Address_s_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: SYS_CTRL_INST/Address_s_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/Address_s_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/Address_s_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  SYS_CTRL_INST/Address_s_reg[0]/QN (DFFRX1M)             0.34       0.34 r
  SYS_CTRL_INST/U96/Y (OAI2BB2X1M)                        0.10       0.44 f
  SYS_CTRL_INST/Address_s_reg[0]/D (DFFRX1M)              0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/Address_s_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: RST_SYNC1_INST/FFs_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC1_INST/FFs_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC1_INST/FFs_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC1_INST/FFs_reg[0]/Q (DFFRQX2M)                  0.45       0.45 f
  RST_SYNC1_INST/FFs_reg[1]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC1_INST/FFs_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[2]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff1_reg[3]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_rptr_gray_to_wptr_gray/sync_ff2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: DATA_SYNC_INST/sync_enable_FF_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_INST/sync_enable_FF_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_INST/sync_enable_FF_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  DATA_SYNC_INST/sync_enable_FF_reg[0]/Q (DFFRQX2M)       0.45       0.45 f
  DATA_SYNC_INST/sync_enable_FF_reg[1]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_INST/sync_enable_FF_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: SYS_CTRL_INST/Address_s_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/Address_s_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/Address_s_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  SYS_CTRL_INST/Address_s_reg[2]/QN (DFFRX1M)             0.35       0.35 r
  SYS_CTRL_INST/U94/Y (OAI2BB2X1M)                        0.10       0.45 f
  SYS_CTRL_INST/Address_s_reg[2]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/Address_s_reg[2]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC_INST/sync_enable_FF_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_INST/sync_enable_F3_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_INST/sync_enable_FF_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  DATA_SYNC_INST/sync_enable_FF_reg[1]/Q (DFFRQX2M)       0.46       0.46 f
  DATA_SYNC_INST/sync_enable_F3_reg/D (DFFRQX2M)          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_INST/sync_enable_F3_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: FIFO_INST/fifo_wr/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/fifo_wr/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_wr/wptr_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_wr/wptr_reg[3]/Q (DFFRQX2M)              0.42       0.42 r
  FIFO_INST/fifo_wr/U10/Y (XNOR2X2M)                      0.06       0.47 f
  FIFO_INST/fifo_wr/wptr_reg[3]/D (DFFRQX2M)              0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/fifo_wr/wptr_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: SYS_CTRL_INST/Address_s_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/Address_s_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/Address_s_reg[3]/CK (DFFRX1M)             0.00       0.00 r
  SYS_CTRL_INST/Address_s_reg[3]/QN (DFFRX1M)             0.37       0.37 r
  SYS_CTRL_INST/U95/Y (OAI2BB2X1M)                        0.11       0.48 f
  SYS_CTRL_INST/Address_s_reg[3]/D (DFFRX1M)              0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/Address_s_reg[3]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: SYS_CTRL_INST/ALU_OUT_BYTE_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/ALU_OUT_BYTE_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK (DFFRQX2M)            0.00       0.00 r
  SYS_CTRL_INST/ALU_OUT_BYTE_reg/Q (DFFRQX2M)             0.40       0.40 r
  SYS_CTRL_INST/U101/Y (OAI32X1M)                         0.09       0.49 f
  SYS_CTRL_INST/ALU_OUT_BYTE_reg/D (DFFRQX2M)             0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/ALU_OUT_BYTE_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_INST/fifo_wr/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/fifo_wr/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_wr/wptr_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_wr/wptr_reg[2]/Q (DFFRQX2M)              0.44       0.44 r
  FIFO_INST/fifo_wr/U9/Y (XNOR2X2M)                       0.06       0.50 f
  FIFO_INST/fifo_wr/wptr_reg[2]/D (DFFRQX2M)              0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/fifo_wr/wptr_reg[2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_INST/fifo_wr/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_INST/fifo_wr/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_wr/wptr_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  FIFO_INST/fifo_wr/wptr_reg[0]/QN (DFFRX1M)              0.37       0.37 f
  FIFO_INST/fifo_wr/U20/Y (CLKXOR2X2M)                    0.18       0.55 f
  FIFO_INST/fifo_wr/wptr_reg[0]/D (DFFRX1M)               0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/fifo_wr/wptr_reg[0]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL_INST/state_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.40       0.40 r
  SYS_CTRL_INST/U56/Y (NOR3BX2M)                          0.07       0.48 f
  SYS_CTRL_INST/U72/Y (OAI2B1X2M)                         0.06       0.54 r
  SYS_CTRL_INST/U71/Y (OAI211X2M)                         0.06       0.60 f
  SYS_CTRL_INST/state_reg[3]/D (DFFRQX2M)                 0.00       0.60 f
  data arrival time                                                  0.60

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_INST/state_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: DATA_SYNC_INST/sync_enable_F3_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_INST/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_INST/sync_enable_F3_reg/CK (DFFRQX2M)         0.00       0.00 r
  DATA_SYNC_INST/sync_enable_F3_reg/Q (DFFRQX2M)          0.35       0.35 r
  DATA_SYNC_INST/U4/Y (NAND2BX2M)                         0.17       0.52 r
  DATA_SYNC_INST/U3/Y (INVX2M)                            0.10       0.62 f
  DATA_SYNC_INST/enable_pulse_reg/D (DFFRQX2M)            0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_INST/enable_pulse_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: REG_FILE_INST/regArr_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[3][5]/CK (DFFSQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[3][5]/Q (DFFSQX2M)             0.45       0.45 r
  REG_FILE_INST/U236/Y (OAI2BB2X1M)                       0.16       0.61 r
  REG_FILE_INST/regArr_reg[3][5]/D (DFFSQX2M)             0.00       0.61 r
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REG_FILE_INST/regArr_reg[3][5]/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: REG_FILE_INST/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/RdData_VLD_reg/CK (DFFRQX2M)              0.00       0.00 r
  REG_FILE_INST/RdData_VLD_reg/Q (DFFRQX2M)               0.47       0.47 f
  REG_FILE_INST/U237/Y (OAI2BB1X2M)                       0.17       0.64 f
  REG_FILE_INST/RdData_VLD_reg/D (DFFRQX2M)               0.00       0.64 f
  data arrival time                                                  0.64

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REG_FILE_INST/RdData_VLD_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: REG_FILE_INST/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[2][0]/CK (DFFSQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[2][0]/Q (DFFSQX2M)             0.47       0.47 r
  REG_FILE_INST/U234/Y (OAI2BB2X1M)                       0.16       0.63 r
  REG_FILE_INST/regArr_reg[2][0]/D (DFFSQX2M)             0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REG_FILE_INST/regArr_reg[2][0]/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RST_SYNC2_INST/FFs_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC2_INST/FFs_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC2_INST/FFs_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC2_INST/FFs_reg[0]/Q (DFFRQX2M)                  0.45       0.45 f
  RST_SYNC2_INST/FFs_reg[1]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC2_INST/FFs_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CLK_DIV_TX_INST/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/flag_reg/CK (DFFRX1M)                   0.00       0.00 r
  CLK_DIV_TX_INST/flag_reg/QN (DFFRX1M)                   0.37       0.37 r
  CLK_DIV_TX_INST/U6/Y (OAI22X1M)                         0.10       0.47 f
  CLK_DIV_TX_INST/flag_reg/D (DFFRX1M)                    0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/flag_reg/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: CLK_DIV_RX_INST/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/flag_reg/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_RX_INST/flag_reg/Q (DFFRQX2M)                   0.38       0.38 r
  CLK_DIV_RX_INST/U32/Y (INVX2M)                          0.06       0.45 f
  CLK_DIV_RX_INST/U13/Y (NAND2X2M)                        0.09       0.53 r
  CLK_DIV_RX_INST/U7/Y (OAI22X1M)                         0.06       0.59 f
  CLK_DIV_RX_INST/flag_reg/D (DFFRQX2M)                   0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/flag_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: CLK_DIV_TX_INST/reg_div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00       0.00 r
  CLK_DIV_TX_INST/reg_div_clk_reg/Q (DFFRQX2M)            0.38       0.38 r
  CLK_DIV_TX_INST/U13/Y (OA21X2M)                         0.16       0.54 r
  CLK_DIV_TX_INST/U12/Y (OAI2BB2X1M)                      0.09       0.63 f
  CLK_DIV_TX_INST/reg_div_clk_reg/D (DFFRQX2M)            0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: CLK_DIV_RX_INST/reg_div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00       0.00 r
  CLK_DIV_RX_INST/reg_div_clk_reg/Q (DFFRQX2M)            0.38       0.38 r
  CLK_DIV_RX_INST/U21/Y (OA21X2M)                         0.16       0.54 r
  CLK_DIV_RX_INST/U20/Y (OAI2BB2X1M)                      0.09       0.63 f
  CLK_DIV_RX_INST/reg_div_clk_reg/D (DFFRQX2M)            0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: CLK_DIV_TX_INST/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[7]/Q (DFFRQX2M)             0.39       0.39 r
  CLK_DIV_TX_INST/U24/Y (AO22X1M)                         0.14       0.53 r
  CLK_DIV_TX_INST/counter_reg[7]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: CLK_DIV_RX_INST/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[7]/Q (DFFRQX2M)             0.39       0.39 r
  CLK_DIV_RX_INST/U29/Y (AO22X1M)                         0.14       0.53 r
  CLK_DIV_RX_INST/counter_reg[7]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: CLK_DIV_TX_INST/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[2]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_TX_INST/U19/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_TX_INST/counter_reg[2]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX_INST/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[2]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_RX_INST/U24/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_RX_INST/counter_reg[2]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX_INST/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[6]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_TX_INST/U23/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_TX_INST/counter_reg[6]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX_INST/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[5]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_TX_INST/U22/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_TX_INST/counter_reg[5]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX_INST/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[4]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_TX_INST/U21/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_TX_INST/counter_reg[4]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX_INST/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[3]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_TX_INST/U20/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_TX_INST/counter_reg[3]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX_INST/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[6]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_RX_INST/U28/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_RX_INST/counter_reg[6]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX_INST/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[5]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_RX_INST/U27/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_RX_INST/counter_reg[5]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX_INST/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[4]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_RX_INST/U26/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_RX_INST/counter_reg[4]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX_INST/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[3]/Q (DFFRQX2M)             0.40       0.40 r
  CLK_DIV_RX_INST/U25/Y (AO22X1M)                         0.15       0.55 r
  CLK_DIV_RX_INST/counter_reg[3]/D (DFFRQX2M)             0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.42       0.42 r
  CLK_DIV_TX_INST/U25/Y (AO22X1M)                         0.16       0.58 r
  CLK_DIV_TX_INST/counter_reg[0]/D (DFFRQX2M)             0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.42       0.42 r
  CLK_DIV_RX_INST/U30/Y (AO22X1M)                         0.16       0.58 r
  CLK_DIV_RX_INST/counter_reg[0]/D (DFFRQX2M)             0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: CLK_DIV_RX_INST/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[1]/Q (DFFRQX2M)             0.42       0.42 r
  CLK_DIV_RX_INST/U23/Y (AO22X1M)                         0.16       0.58 r
  CLK_DIV_RX_INST/counter_reg[1]/D (DFFRQX2M)             0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U12/Y (OAI32X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)
                                                          0.07       0.41 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.06       0.42 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.35       0.35 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI32X1M)
                                                          0.07       0.42 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/QN (DFFRX1M)
                                                          0.35       0.35 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI22X1M)
                                                          0.07       0.43 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRX1M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.10       0.44 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/QN (DFFRX1M)
                                                          0.34       0.34 r
  UART_INST/U0_UART_RX/U0_deserializer/U11/Y (OAI2BB2X1M)
                                                          0.10       0.44 f
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/QN (DFFRX1M)
                                                          0.32       0.32 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U64/Y (CLKNAND2X2M)
                                                          0.12       0.44 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U30/Y (OAI21X1M)       0.06       0.50 f
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX1M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/QN (DFFRX1M)
                                                          0.33       0.33 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U34/Y (AOI31X1M)       0.16       0.48 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U33/Y (OAI221X1M)      0.07       0.55 f
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U66/Y (NAND3X1M)       0.13       0.48 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U25/Y (OAI31X1M)       0.08       0.56 f
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRX1M)
                                                          0.50       0.50 f
  UART_INST/U0_UART_RX/U0_data_sampling/U33/Y (CLKNAND2X2M)
                                                          0.06       0.57 r
  UART_INST/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)
                                                          0.08       0.64 f
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRX1M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRX1M)
                                                          0.52       0.52 f
  UART_INST/U0_UART_RX/U0_data_sampling/U43/Y (CLKNAND2X2M)
                                                          0.07       0.59 r
  UART_INST/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)
                                                          0.07       0.66 f
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRX1M)
                                                          0.52       0.52 f
  UART_INST/U0_UART_RX/U0_data_sampling/U53/Y (CLKNAND2X2M)
                                                          0.07       0.59 r
  UART_INST/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)
                                                          0.07       0.66 f
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/QN (DFFRX1M)
                                                          0.36       0.36 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U39/Y (NOR2X1M)        0.10       0.46 f
  UART_INST/U0_UART_RX/U0_uart_fsm/stp_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.46 f
  UART_INST/U0_UART_RX/U0_stp_chk/Enable (stp_chk)        0.00       0.46 f
  UART_INST/U0_UART_RX/U0_stp_chk/U3/Y (INVX2M)           0.07       0.52 r
  UART_INST/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)       0.10       0.63 f
  UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRHQX8M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRX1M)
                                                          0.50       0.50 f
  UART_INST/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)        0.19       0.69 f
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX1M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[3]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff1_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/sync_wptr_gray_to_rptr_gray/sync_ff2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: PLSE_GEN_INST/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PLSE_GEN_INST/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PLSE_GEN_INST/rcv_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  PLSE_GEN_INST/rcv_flop_reg/Q (DFFRQX2M)                 0.46       0.46 f
  PLSE_GEN_INST/pls_flop_reg/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PLSE_GEN_INST/pls_flop_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/fifo_rd/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[3]/Q (DFFRQX2M)              0.41       0.41 r
  FIFO_INST/fifo_rd/U13/Y (XNOR2X2M)                      0.06       0.47 f
  FIFO_INST/fifo_rd/rptr_reg[3]/D (DFFRQX2M)              0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/fifo_rd/rptr_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_INST/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PLSE_GEN_INST/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)      0.00       0.00 r
  UART_INST/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRQX2M)       0.48       0.48 f
  UART_INST/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)          0.00       0.48 f
  UART_INST/U0_UART_TX/busy (UART_TX_DATA_WIDTH8)         0.00       0.48 f
  UART_INST/TX_OUT_V (UART_DATA_WIDTH8)                   0.00       0.48 f
  PLSE_GEN_INST/lvl_sig (PULSE_GEN)                       0.00       0.48 f
  PLSE_GEN_INST/rcv_flop_reg/D (DFFRQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PLSE_GEN_INST/rcv_flop_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  UART_INST/U0_UART_TX/U0_Serializer/U28/Y (NOR2X2M)      0.07       0.49 f
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_INST/U0_UART_TX/U0_fsm/U15/Y (AOI21X2M)            0.06       0.53 f
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_INST/U0_UART_TX/U0_fsm/U14/Y (AOI21X2M)            0.06       0.53 f
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/fifo_rd/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[0]/QN (DFFRX1M)              0.37       0.37 f
  FIFO_INST/fifo_rd/U19/Y (CLKXOR2X2M)                    0.18       0.55 f
  FIFO_INST/fifo_rd/rptr_reg[0]/D (DFFRX1M)               0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_INST/fifo_rd/rptr_reg[0]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_INST/U0_UART_TX/U0_fsm/U11/Y (NOR3X2M)             0.08       0.55 f
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  UART_INST/U0_UART_TX/U0_Serializer/U26/Y (INVX2M)       0.05       0.43 f
  UART_INST/U0_UART_TX/U0_Serializer/U24/Y (NAND2X2M)     0.06       0.49 r
  UART_INST/U0_UART_TX/U0_Serializer/U23/Y (OAI32X1M)     0.07       0.56 f
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_INST/U0_UART_TX/U0_fsm/U13/Y (OAI21X2M)            0.09       0.56 f
  UART_INST/U0_UART_TX/U0_fsm/busy_reg/D (DFFRQX2M)       0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_INST/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  UART_INST/U0_UART_TX/U0_parity_calc/parity (parity_calc_WIDTH8)
                                                          0.00       0.37 r
  UART_INST/U0_UART_TX/U0_mux/IN_2 (mux)                  0.00       0.37 r
  UART_INST/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)             0.08       0.44 f
  UART_INST/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)            0.14       0.58 r
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/D (DFFRHQX8M)       0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_INST/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_INST/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_INST/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_INST/U0_UART_TX/U0_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  UART_INST/U0_UART_TX/U0_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


1
