--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_preroute.twx top_map.ncd -o top_preroute.twr top.pcf
-ucf top.ucf

Design file:              top_map.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 418 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.180ns.
--------------------------------------------------------------------------------

Paths for end point sclk/counter_15 (SLICE_X23Y28.A6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_12 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_12 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_12
    SLICE_X23Y25.C2      net (fanout=2)     e  0.840   sclk/counter<12>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.A6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.231ns logic, 1.914ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_11 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_11 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_11
    SLICE_X23Y25.C1      net (fanout=2)     e  0.802   sclk/counter<11>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.A6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.231ns logic, 1.876ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_17 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_17 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_17
    SLICE_X20Y25.A5      net (fanout=3)     e  0.705   sclk/counter<17>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B5      net (fanout=1)     e  0.537   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.A6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.177ns logic, 1.870ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_17 (SLICE_X23Y28.C6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_12 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_12 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_12
    SLICE_X23Y25.C2      net (fanout=2)     e  0.840   sclk/counter<12>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.231ns logic, 1.914ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_11 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_11 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_11
    SLICE_X23Y25.C1      net (fanout=2)     e  0.802   sclk/counter<11>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.231ns logic, 1.876ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_17 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_17 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_17
    SLICE_X20Y25.A5      net (fanout=3)     e  0.705   sclk/counter<17>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B5      net (fanout=1)     e  0.537   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C6      net (fanout=19)    e  0.628   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.177ns logic, 1.870ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_13 (SLICE_X23Y27.C6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_12 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_12 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_12
    SLICE_X23Y25.C2      net (fanout=2)     e  0.840   sclk/counter<12>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C6      net (fanout=19)    e  0.599   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (1.231ns logic, 1.885ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_11 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_11 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_11
    SLICE_X23Y25.C1      net (fanout=2)     e  0.802   sclk/counter<11>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B6      net (fanout=2)     e  0.446   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C6      net (fanout=19)    e  0.599   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.231ns logic, 1.847ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_17 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_17 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_17
    SLICE_X20Y25.A5      net (fanout=3)     e  0.705   sclk/counter<17>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B5      net (fanout=1)     e  0.537   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C6      net (fanout=19)    e  0.599   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.177ns logic, 1.841ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point sclk/counter_11 (SLICE_X23Y27.A5), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_8 (FF)
  Destination:          sclk/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_8 to sclk/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.BQ      Tcko                  0.198   sclk/counter<10>
                                                       sclk/counter_8
    SLICE_X22Y26.A5      net (fanout=2)     e  0.223   sclk/counter<8>
    SLICE_X22Y26.DMUX    Topad                 0.362   sclk/Mcount_counter_cy<11>
                                                       sclk/counter<8>_rt
                                                       sclk/Mcount_counter_cy<11>
    SLICE_X23Y27.A5      net (fanout=1)     e  0.376   Result<11>
    SLICE_X23Y27.CLK     Tah         (-Th)    -0.215   sclk/counter<14>
                                                       sclk/counter_11_rstpot
                                                       sclk/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.775ns logic, 0.599ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_11 (FF)
  Destination:          sclk/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_11 to sclk/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   sclk/counter<14>
                                                       sclk/counter_11
    SLICE_X22Y26.D5      net (fanout=2)     e  0.356   sclk/counter<11>
    SLICE_X22Y26.DMUX    Topdd                 0.271   sclk/Mcount_counter_cy<11>
                                                       sclk/counter<11>_rt
                                                       sclk/Mcount_counter_cy<11>
    SLICE_X23Y27.A5      net (fanout=1)     e  0.376   Result<11>
    SLICE_X23Y27.CLK     Tah         (-Th)    -0.215   sclk/counter<14>
                                                       sclk/counter_11_rstpot
                                                       sclk/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.684ns logic, 0.732ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_10 (FF)
  Destination:          sclk/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_10 to sclk/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.DQ      Tcko                  0.198   sclk/counter<10>
                                                       sclk/counter_10
    SLICE_X22Y26.C5      net (fanout=2)     e  0.353   sclk/counter<10>
    SLICE_X22Y26.DMUX    Topcd                 0.285   sclk/Mcount_counter_cy<11>
                                                       sclk/counter<10>_rt
                                                       sclk/Mcount_counter_cy<11>
    SLICE_X23Y27.A5      net (fanout=1)     e  0.376   Result<11>
    SLICE_X23Y27.CLK     Tah         (-Th)    -0.215   sclk/counter<14>
                                                       sclk/counter_11_rstpot
                                                       sclk/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.698ns logic, 0.729ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_15 (SLICE_X23Y28.A5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_12 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_12 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.198   sclk/counter<14>
                                                       sclk/counter_12
    SLICE_X22Y27.A5      net (fanout=2)     e  0.223   sclk/counter<12>
    SLICE_X22Y27.DMUX    Topad                 0.362   sclk/Mcount_counter_cy<15>
                                                       sclk/counter<12>_rt
                                                       sclk/Mcount_counter_cy<15>
    SLICE_X23Y28.A5      net (fanout=1)     e  0.376   Result<15>
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.215   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.775ns logic, 0.599ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_15 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_15 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.AQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_15
    SLICE_X22Y27.D5      net (fanout=3)     e  0.356   sclk/counter<15>
    SLICE_X22Y27.DMUX    Topdd                 0.271   sclk/Mcount_counter_cy<15>
                                                       sclk/counter<15>_rt
                                                       sclk/Mcount_counter_cy<15>
    SLICE_X23Y28.A5      net (fanout=1)     e  0.376   Result<15>
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.215   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.684ns logic, 0.732ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_14 (FF)
  Destination:          sclk/counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_14 to sclk/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.DQ      Tcko                  0.198   sclk/counter<14>
                                                       sclk/counter_14
    SLICE_X22Y27.C5      net (fanout=3)     e  0.353   sclk/counter<14>
    SLICE_X22Y27.DMUX    Topcd                 0.285   sclk/Mcount_counter_cy<15>
                                                       sclk/counter<14>_rt
                                                       sclk/Mcount_counter_cy<15>
    SLICE_X23Y28.A5      net (fanout=1)     e  0.376   Result<15>
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.215   sclk/counter<18>
                                                       sclk/counter_15_rstpot
                                                       sclk/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.698ns logic, 0.729ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_5 (SLICE_X24Y25.C5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_5 (FF)
  Destination:          sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_5 to sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.CQ      Tcko                  0.200   sclk/counter<6>
                                                       sclk/counter_5
    SLICE_X22Y25.B5      net (fanout=1)     e  0.373   sclk/counter<5>
    SLICE_X22Y25.BMUX    Topbb                 0.244   sclk/Mcount_counter_cy<7>
                                                       sclk/counter<5>_rt
                                                       sclk/Mcount_counter_cy<7>
    SLICE_X24Y25.C5      net (fanout=1)     e  0.402   Result<5>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   sclk/counter<6>
                                                       sclk/counter_5_rstpot
                                                       sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.634ns logic, 0.775ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_4 (FF)
  Destination:          sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_4 to sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   sclk/counter<6>
                                                       sclk/counter_4
    SLICE_X22Y25.A5      net (fanout=1)     e  0.409   sclk/counter<4>
    SLICE_X22Y25.BMUX    Topab                 0.272   sclk/Mcount_counter_cy<7>
                                                       sclk/counter<4>_rt
                                                       sclk/Mcount_counter_cy<7>
    SLICE_X24Y25.C5      net (fanout=1)     e  0.402   Result<5>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   sclk/counter<6>
                                                       sclk/counter_5_rstpot
                                                       sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.662ns logic, 0.811ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_2 (FF)
  Destination:          sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_2 to sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.DQ      Tcko                  0.198   sclk/counter<2>
                                                       sclk/counter_2
    SLICE_X22Y24.C5      net (fanout=1)     e  0.353   sclk/counter<2>
    SLICE_X22Y24.COUT    Topcyc                0.203   sclk/Mcount_counter_cy<3>
                                                       sclk/counter<2>_rt
                                                       sclk/Mcount_counter_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)     e  0.003   sclk/Mcount_counter_cy<3>
    SLICE_X22Y25.BMUX    Tcinb                 0.153   sclk/Mcount_counter_cy<7>
                                                       sclk/Mcount_counter_cy<7>
    SLICE_X24Y25.C5      net (fanout=1)     e  0.402   Result<5>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.190   sclk/counter<6>
                                                       sclk/counter_5_rstpot
                                                       sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.744ns logic, 0.758ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sclk/counter<6>/CLK
  Logical resource: sclk/counter_3/CK
  Location pin: SLICE_X24Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sclk/counter<6>/CLK
  Logical resource: sclk/counter_4/CK
  Location pin: SLICE_X24Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk_sclk = PERIOD TIMEGRP "sclk/sclk" TS_clk / 400000 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 3 timing errors detected. (0 setup errors, 0 hold errors, 3 component switching limit errors)
 Minimum period is   1.959ns.
--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A6), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2147476.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/sclk (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          -2147483.648ns
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at -2147483.648ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/sclk to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   sclk/sclk
                                                       sclk/sclk
    SLICE_X23Y25.B5      net (fanout=3)     e  0.611   sclk/sclk
    SLICE_X23Y25.B       Tilo                  0.259   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tas                   0.322   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.972ns logic, 0.952ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2147480.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_12 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          -2147483.648ns
  Data Path Delay:      2.698ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2147483.647ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_12 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_12
    SLICE_X23Y25.C2      net (fanout=2)     e  0.840   sclk/counter<12>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B6      net (fanout=2)     e  0.286   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B       Tilo                  0.259   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tas                   0.322   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (1.231ns logic, 1.467ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2147480.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_11 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          -2147483.648ns
  Data Path Delay:      2.660ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2147483.647ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_11 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   sclk/counter<14>
                                                       sclk/counter_11
    SLICE_X23Y25.C1      net (fanout=2)     e  0.802   sclk/counter<11>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B6      net (fanout=2)     e  0.286   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B       Tilo                  0.259   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tas                   0.322   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (1.231ns logic, 1.429ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point drv/counter_1 (SLICE_X36Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2147477.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drv/counter_0 (FF)
  Destination:          drv/counter_1 (FF)
  Requirement:          -2147483.648ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk/sclk rising at 5.000ns
  Destination Clock:    sclk/sclk rising at -2147483.648ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drv/counter_0 to drv/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.AQ      Tcko                  0.408   drv/counter<1>
                                                       drv/counter_0
    SLICE_X36Y10.B5      net (fanout=4)     e  0.611   drv/counter<0>
    SLICE_X36Y10.CLK     Tas                   0.341   drv/counter<1>
                                                       Result<1>1
                                                       drv/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.749ns logic, 0.611ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point drv/counter_1 (SLICE_X36Y10.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2147477.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drv/counter_1 (FF)
  Destination:          drv/counter_1 (FF)
  Requirement:          -2147483.648ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk/sclk rising at 5.000ns
  Destination Clock:    sclk/sclk rising at -2147483.648ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drv/counter_1 to drv/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y10.BQ      Tcko                  0.408   drv/counter<1>
                                                       drv/counter_1
    SLICE_X36Y10.B4      net (fanout=5)     e  0.446   drv/counter<1>
    SLICE_X36Y10.CLK     Tas                   0.341   drv/counter<1>
                                                       Result<1>1
                                                       drv/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.749ns logic, 0.446ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sclk_sclk = PERIOD TIMEGRP "sclk/sclk" TS_clk / 400000 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_18 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.001ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at -0.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_18 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_18
    SLICE_X23Y25.A5      net (fanout=3)     e  0.538   sclk/counter<18>
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.413ns logic, 0.538ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_17 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at -0.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_17 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_17
    SLICE_X23Y25.A3      net (fanout=3)     e  0.641   sclk/counter<17>
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.413ns logic, 0.641ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A6), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_13 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.530ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at -0.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_13 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.CQ      Tcko                  0.198   sclk/counter<14>
                                                       sclk/counter_13
    SLICE_X23Y25.B3      net (fanout=3)     e  0.620   sclk/counter<13>
    SLICE_X23Y25.B       Tilo                  0.156   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.569ns logic, 0.961ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_16 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.587ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at -0.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_16 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.BQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_16
    SLICE_X23Y25.B4      net (fanout=3)     e  0.677   sclk/counter<16>
    SLICE_X23Y25.B       Tilo                  0.156   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.569ns logic, 1.018ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_10 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at -0.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_10 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.DQ      Tcko                  0.198   sclk/counter<10>
                                                       sclk/counter_10
    SLICE_X23Y25.C6      net (fanout=2)     e  0.279   sclk/counter<10>
    SLICE_X23Y25.C       Tilo                  0.156   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B6      net (fanout=2)     e  0.286   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y25.B       Tilo                  0.156   sclk/sclk
                                                       sclk/sclk_dpot
    SLICE_X23Y25.A6      net (fanout=1)     e  0.341   sclk/sclk_dpot
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.725ns logic, 0.906ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sclk_sclk = PERIOD TIMEGRP "sclk/sclk" TS_clk / 400000 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -2147484.078ns (period - min period limit)
  Period: -2147483.648ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drv/counter<1>/CLK
  Logical resource: drv/counter_0/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: sclk/sclk
--------------------------------------------------------------------------------
Slack: -2147484.078ns (period - min period limit)
  Period: -2147483.648ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drv/counter<1>/CLK
  Logical resource: drv/counter_1/CK
  Location pin: SLICE_X36Y10.CLK
  Clock network: sclk/sclk
--------------------------------------------------------------------------------
Slack: -2147484.042ns (period - min period limit)
  Period: -2147483.648ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: sclk/sclk/CLK
  Logical resource: sclk/sclk/CK
  Location pin: SLICE_X23Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      3.180ns|      0.000ns|            0|            3|          418|           17|
| TS_sclk_sclk                  |4000000.000ns|      1.959ns|          N/A|            3|            0|           17|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.180|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 6442452198  (Setup/Max: 0, Hold: 0, Component Switching Limit: 6442452198)

Constraints cover 435 paths, 0 nets, and 96 connections

Design statistics:
   Minimum period:   3.180ns{1}   (Maximum frequency: 314.465MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 12 21:23:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



