Analysis & Synthesis report for tx_serial
Thu Jul  4 18:11:39 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |tx_serial
 14. Parameter Settings for User Entity Instance: entrada:ent
 15. Parameter Settings for User Entity Instance: conv_paralelo_serial:conv
 16. Parameter Settings for User Entity Instance: conv_paralelo_serial:conv|gerador_paridade:paridade
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jul  4 18:11:38 2019            ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; tx_serial                                        ;
; Top-level Entity Name       ; tx_serial                                        ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 310                                              ;
; Total pins                  ; 68                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T144C6        ;                    ;
; Top-level entity name                                                      ; tx_serial          ; tx_serial          ;
; Family name                                                                ; Cyclone            ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 40          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-40        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+
; gera_baudrate.vhd                ; yes             ; User VHDL File  ; /home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd        ;         ;
; entrada.vhd                      ; yes             ; User VHDL File  ; /home/rafael.te/Projeto_Final_DLP1/entrada.vhd              ;         ;
; conv_paralelo_serial.vhd         ; yes             ; User VHDL File  ; /home/rafael.te/Projeto_Final_DLP1/conv_paralelo_serial.vhd ;         ;
; tx_serial.vhd                    ; yes             ; User VHDL File  ; /home/rafael.te/Projeto_Final_DLP1/tx_serial.vhd            ;         ;
; gerador_paridade.vhd             ; yes             ; User VHDL File  ; /home/rafael.te/Projeto_Final_DLP1/gerador_paridade.vhd     ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Total logic elements                        ; 310    ;
;     -- Combinational with no register       ; 137    ;
;     -- Register only                        ; 32     ;
;     -- Combinational with a register        ; 141    ;
;                                             ;        ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 87     ;
;     -- 3 input functions                    ; 19     ;
;     -- 2 input functions                    ; 164    ;
;     -- 1 input functions                    ; 8      ;
;     -- 0 input functions                    ; 0      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 160    ;
;     -- arithmetic mode                      ; 150    ;
;     -- qfbk mode                            ; 0      ;
;     -- register cascade mode                ; 0      ;
;     -- synchronous clear/load mode          ; 91     ;
;     -- asynchronous clear/load mode         ; 0      ;
;                                             ;        ;
; Total registers                             ; 173    ;
; Total logic cells in carry chains           ; 157    ;
; I/O pins                                    ; 68     ;
; Maximum fan-out node                        ; clk_tx ;
; Maximum fan-out                             ; 98     ;
; Total fan-out                               ; 1089   ;
; Average fan-out                             ; 2.88   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                            ; Library Name ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------+--------------+
; |tx_serial                        ; 310 (0)     ; 173          ; 0           ; 68   ; 0            ; 137 (0)      ; 32 (0)            ; 141 (0)          ; 157 (0)         ; 0 (0)      ; |tx_serial                                                     ; work         ;
;    |conv_paralelo_serial:conv|    ; 88 (86)     ; 33           ; 0           ; 0    ; 0            ; 55 (53)      ; 1 (1)             ; 32 (32)          ; 32 (32)         ; 0 (0)      ; |tx_serial|conv_paralelo_serial:conv                           ; work         ;
;       |gerador_paridade:paridade| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |tx_serial|conv_paralelo_serial:conv|gerador_paridade:paridade ; work         ;
;    |entrada:ent|                  ; 88 (88)     ; 42           ; 0           ; 0    ; 0            ; 46 (46)      ; 31 (31)           ; 11 (11)          ; 35 (35)         ; 0 (0)      ; |tx_serial|entrada:ent                                         ; work         ;
;    |gera_baudrate:gdb|            ; 134 (134)   ; 98           ; 0           ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 98 (98)          ; 90 (90)         ; 0 (0)      ; |tx_serial|gera_baudrate:gdb                                   ; work         ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; entrada:ent|cont[3..31]                ; Lost fanout        ;
; Total Number of Removed Registers = 29 ;                    ;
+----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal ; Registers Removed due to This Register                                                  ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+
; entrada:ent|cont[31] ; Lost Fanouts       ; entrada:ent|cont[30], entrada:ent|cont[29], entrada:ent|cont[28], entrada:ent|cont[27], ;
;                      ;                    ; entrada:ent|cont[26], entrada:ent|cont[25], entrada:ent|cont[24], entrada:ent|cont[23], ;
;                      ;                    ; entrada:ent|cont[22], entrada:ent|cont[21], entrada:ent|cont[20], entrada:ent|cont[19], ;
;                      ;                    ; entrada:ent|cont[18], entrada:ent|cont[17], entrada:ent|cont[16], entrada:ent|cont[15], ;
;                      ;                    ; entrada:ent|cont[14], entrada:ent|cont[13], entrada:ent|cont[12], entrada:ent|cont[11], ;
;                      ;                    ; entrada:ent|cont[10], entrada:ent|cont[9], entrada:ent|cont[8], entrada:ent|cont[7],    ;
;                      ;                    ; entrada:ent|cont[6], entrada:ent|cont[5], entrada:ent|cont[4], entrada:ent|cont[3]      ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 173   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; gera_baudrate:gdb|clk_9600             ; 2       ;
; gera_baudrate:gdb|clk_1                ; 2       ;
; gera_baudrate:gdb|clk_05               ; 2       ;
; gera_baudrate:gdb|clk_025              ; 2       ;
; entrada:ent|cont[0]                    ; 8       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tx_serial|conv_paralelo_serial:conv|cont[14]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tx_serial|gera_baudrate:gdb|cnt_9600[3]       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |tx_serial|gera_baudrate:gdb|cnt_1[8]          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |tx_serial|gera_baudrate:gdb|cnt_05[4]         ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |tx_serial|gera_baudrate:gdb|cnt_025[26]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tx_serial|gera_baudrate:gdb|led_baudrate_gbd2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |tx_serial ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: entrada:ent ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_paralelo_serial:conv ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_paralelo_serial:conv|gerador_paridade:paridade ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul  4 18:11:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial
Info (11104): Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file gera_baudrate.vhd
    Info (12022): Found design unit 1: gera_baudrate-ifsc
    Info (12023): Found entity 1: gera_baudrate
Info (12021): Found 2 design units, including 1 entities, in source file entrada.vhd
    Info (12022): Found design unit 1: entrada-ifsc
    Info (12023): Found entity 1: entrada
Info (12021): Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd
    Info (12022): Found design unit 1: conv_paralelo_serial-ifsc
    Info (12023): Found entity 1: conv_paralelo_serial
Info (12021): Found 2 design units, including 1 entities, in source file tx_serial.vhd
    Info (12022): Found design unit 1: tx_serial-ifsc
    Info (12023): Found entity 1: tx_serial
Info (12021): Found 2 design units, including 1 entities, in source file gerador_paridade.vhd
    Info (12022): Found design unit 1: gerador_paridade-gerador_paridade_v1
    Info (12023): Found entity 1: gerador_paridade
Info (12127): Elaborating entity "tx_serial" for the top level hierarchy
Info (12128): Elaborating entity "entrada" for hierarchy "entrada:ent"
Info (12128): Elaborating entity "conv_paralelo_serial" for hierarchy "conv_paralelo_serial:conv"
Info (12128): Elaborating entity "gerador_paridade" for hierarchy "conv_paralelo_serial:conv|gerador_paridade:paridade"
Info (12128): Elaborating entity "gera_baudrate" for hierarchy "gera_baudrate:gdb"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer gera_baudrate:gdb|Mux0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ssd1_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd1_tx[1]" is stuck at GND
    Warning (13410): Pin "ssd1_tx[2]" is stuck at VCC
    Warning (13410): Pin "ssd1_tx[3]" is stuck at VCC
    Warning (13410): Pin "ssd1_tx[4]" is stuck at VCC
    Warning (13410): Pin "ssd1_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd1_tx[6]" is stuck at GND
    Warning (13410): Pin "ssd2_tx[0]" is stuck at GND
    Warning (13410): Pin "ssd2_tx[1]" is stuck at VCC
    Warning (13410): Pin "ssd2_tx[2]" is stuck at VCC
    Warning (13410): Pin "ssd2_tx[3]" is stuck at VCC
    Warning (13410): Pin "ssd2_tx[4]" is stuck at GND
    Warning (13410): Pin "ssd2_tx[5]" is stuck at GND
    Warning (13410): Pin "ssd2_tx[6]" is stuck at GND
    Warning (13410): Pin "ssd3_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd3_tx[1]" is stuck at VCC
    Warning (13410): Pin "ssd3_tx[2]" is stuck at VCC
    Warning (13410): Pin "ssd3_tx[3]" is stuck at GND
    Warning (13410): Pin "ssd3_tx[4]" is stuck at GND
    Warning (13410): Pin "ssd3_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd3_tx[6]" is stuck at VCC
    Warning (13410): Pin "ssd4_tx[0]" is stuck at GND
    Warning (13410): Pin "ssd4_tx[1]" is stuck at GND
    Warning (13410): Pin "ssd4_tx[2]" is stuck at GND
    Warning (13410): Pin "ssd4_tx[3]" is stuck at GND
    Warning (13410): Pin "ssd4_tx[4]" is stuck at VCC
    Warning (13410): Pin "ssd4_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd4_tx[6]" is stuck at GND
    Warning (13410): Pin "ssd5_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd5_tx[1]" is stuck at GND
    Warning (13410): Pin "ssd5_tx[2]" is stuck at VCC
    Warning (13410): Pin "ssd5_tx[3]" is stuck at VCC
    Warning (13410): Pin "ssd5_tx[4]" is stuck at GND
    Warning (13410): Pin "ssd5_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd5_tx[6]" is stuck at VCC
    Warning (13410): Pin "ssd6_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd6_tx[1]" is stuck at GND
    Warning (13410): Pin "ssd6_tx[2]" is stuck at GND
    Warning (13410): Pin "ssd6_tx[3]" is stuck at VCC
    Warning (13410): Pin "ssd6_tx[4]" is stuck at VCC
    Warning (13410): Pin "ssd6_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd6_tx[6]" is stuck at VCC
    Warning (13410): Pin "ssd7_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd7_tx[1]" is stuck at VCC
    Warning (13410): Pin "ssd7_tx[2]" is stuck at GND
    Warning (13410): Pin "ssd7_tx[3]" is stuck at GND
    Warning (13410): Pin "ssd7_tx[4]" is stuck at VCC
    Warning (13410): Pin "ssd7_tx[5]" is stuck at VCC
    Warning (13410): Pin "ssd7_tx[6]" is stuck at GND
    Warning (13410): Pin "ssd8_tx[0]" is stuck at VCC
    Warning (13410): Pin "ssd8_tx[1]" is stuck at VCC
    Warning (13410): Pin "ssd8_tx[2]" is stuck at GND
    Warning (13410): Pin "ssd8_tx[3]" is stuck at VCC
    Warning (13410): Pin "ssd8_tx[4]" is stuck at VCC
    Warning (13410): Pin "ssd8_tx[5]" is stuck at GND
    Warning (13410): Pin "ssd8_tx[6]" is stuck at VCC
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 378 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 310 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Thu Jul  4 18:11:39 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:03


