Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 24 20:23:17 2023
| Host         : JUSTIN-PC2021 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ROM_Averager_control_sets_placed.rpt
| Design       : ROM_Averager
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------+---------------------+------------------+----------------+--------------+
|         Clock Signal         |   Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------+---------------------+------------------+----------------+--------------+
|  my_univ_sseg/CLK_DIV/out[0] |                  |                     |                1 |              2 |         2.00 |
|  clk_divider/tmp_clk_reg_0   |                  |                     |                2 |              3 |         1.50 |
|  clk_divider/tmp_clk_reg_0   | FSM1/size_up     |                     |                2 |              4 |         2.00 |
|  clk_divider/tmp_clk_reg_0   | FSM1/E[0]        | FSM1/AR[0]          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | FSM1/we          |                     |                2 |              7 |         3.50 |
|  clk_divider/tmp_clk_reg_0   | FSM1/PS_reg[0]_0 |                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               |                  |                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG               |                  | clk_divider/tmp_clk |                8 |             31 |         3.88 |
+------------------------------+------------------+---------------------+------------------+----------------+--------------+


