// Seed: 2521455414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  output wire id_42;
  inout wire id_41;
  input wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_43, id_44;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output wand id_6,
    input wor id_7,
    input wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    output supply1 id_14,
    output wand id_15,
    input wire id_16,
    input uwire id_17,
    output tri id_18,
    input wand id_19,
    output supply1 id_20,
    input uwire id_21
    , id_71,
    output tri1 id_22,
    output supply1 id_23,
    output wand id_24,
    input tri1 id_25,
    output uwire id_26,
    output tri0 id_27,
    input tri1 id_28,
    output wor id_29,
    input tri id_30,
    output tri1 id_31,
    input tri0 id_32,
    input wor id_33,
    input wor id_34,
    output supply1 id_35,
    input tri0 id_36,
    input tri1 id_37,
    input uwire id_38,
    input wire id_39,
    input uwire id_40,
    output tri0 id_41,
    output wor id_42,
    output tri1 id_43,
    input uwire id_44,
    input uwire id_45,
    output tri id_46,
    output wand id_47,
    input wire id_48,
    output uwire id_49,
    input uwire id_50,
    input wand id_51,
    output supply1 id_52,
    input supply1 id_53,
    output tri id_54,
    output uwire id_55,
    input tri0 id_56,
    input wire id_57,
    output tri1 id_58,
    output uwire id_59,
    input tri1 id_60,
    input supply0 id_61,
    output wire id_62,
    output wor id_63,
    output tri0 id_64,
    output wand id_65,
    input supply0 module_1,
    input uwire id_67,
    input wire id_68,
    output wire id_69
);
  supply0 id_72 = 1;
  module_0(
      id_71,
      id_71,
      id_71,
      id_71,
      id_71,
      id_71,
      id_71,
      id_71,
      id_72,
      id_72,
      id_71,
      id_71,
      id_71,
      id_71,
      id_72,
      id_72,
      id_72,
      id_72,
      id_71,
      id_71,
      id_71,
      id_72,
      id_71,
      id_72,
      id_71,
      id_72,
      id_71,
      id_71,
      id_71,
      id_72,
      id_71,
      id_72,
      id_72,
      id_71,
      id_72,
      id_71,
      id_71,
      id_72,
      id_71,
      id_72,
      id_71,
      id_72
  );
endmodule
