


ARM Macro Assembler    Page 1 


    1 00000000         ; Exception Vector Table:
    2 00000000         ; These instructions are mapped to address 0x0000 0000. 
                       
    3 00000000         ; Unimplemented handlers are currently infinite loops.
    4 00000000         ; This has been moved into it's own file for readability
                       .
    5 00000000         
    6 00000000                 PRESERVE8                    ; Preserve 8-bit Al
                                                            ignment
    7 00000000                 AREA             RESET, CODE, READONLY
    8 00000000         
    9 00000000 E59FF018 
                       ResetVect
                               LDR              PC, Reset_Addr ; 0x0000
   10 00000004 E59FF018 
                       UndefVect
                               LDR              PC, Undef_Addr ; 0x0004
   11 00000008 E59FF018 
                       SWIVect LDR              PC, SWI_Addr ; 0x0008
   12 0000000C E59FF018 
                       PAbtVect
                               LDR              PC, PAbt_Addr ; 0x000C
   13 00000010 E59FF018 
                       DabtVect
                               LDR              PC, DAbt_Addr ; 0x0010
   14 00000014 E1A00000        NOP                          ; 0x0014 Reserved V
                                                            ector 
   15 00000018 E59FF018 
                       IRQVect LDR              PC, IRQ_Addr ; 0x0018
   16 0000001C E59FF018 
                       FIQVect LDR              PC, FIQ_Addr ; 0x001C
   17 00000020         
   18 00000020         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;
   19 00000020         
   20 00000020         Reset_Addr
                               DCD              Reset_Handler
   21 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
   22 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
   23 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
   24 00000030 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
   25 00000034 00000000        DCD              0           ; Reserved Address 
                                                            
   26 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
   27 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   28 00000040         
   29 00000040 EAFFFFFE 



ARM Macro Assembler    Page 2 


                       Undef_Handler
                               B                Undef_Handler ; Currently an in
                                                            finite loop
   30 00000044                 IMPORT           SWI_Handler ; Currently an infi
                                                            nite loop
   31 00000044 EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler ; Currently an inf
                                                            inite loop
   32 00000048 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler ; Currently an inf
                                                            inite loop
   33 0000004C EAFFFFFE 
                       IRQ_Handler
                               B                IRQ_Handler ; Currently an infi
                                                            nite loop
   34 00000050 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler ; Currently an infi
                                                            nite loop
   35 00000054         
   36 00000054                 END
Command Line: --debug --xref --apcs=interwork --depend=.\exception_vector_table
.d -o.\exception_vector_table.o -IC:\Keil\ARM\RV31\Inc -IC:\Keil\ARM\CMSIS\Incl
ude -IC:\Keil\ARM\Inc\Philips --predefine="__EVAL SETA 1" --list=.\exception_ve
ctor_table.lst ..\logging\exception_vector_table.s
