INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/FIFO_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_v
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/activation_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/axis_tx_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tx_scheduler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/buffer_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_a
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/buffer_a_4x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_a_4x
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/buffer_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/buffer_b_4x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_b_4x
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/buffer_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_c
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mac_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mem_1to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_1to2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mem_2to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_2to2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mmu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mmu_setup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_setup
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mmu_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_str
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/mpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/out_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/padding_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/pooling_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling_max
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/pooling_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/single_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ipshared/5f9b/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_mpu_0_3/sim/mb_design_mpu_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_mpu_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_util_vector_logic_0_0/sim/mb_design_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/ip/mb_design_axis_data_fifo_0_0/sim/mb_design_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.ip_user_files/bd/mb_design/sim/mb_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design
INFO: [VRFC 10-311] analyzing module mb_design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_UIMIJC
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_10TEBL8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/mpu/vivado/mpu_test.srcs/sim_1/new/mb_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_tb
