// Seed: 4059762244
module module_0 (
    input wor id_0,
    output uwire id_1,
    output wire id_2,
    output tri1 id_3,
    output uwire id_4
    , id_9,
    input tri0 id_5,
    input wire id_6,
    output supply1 id_7
);
  assign id_7 = id_0;
  assign id_9[-1] = id_6;
  logic ["" : -1 'b0] module_0;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_4 = 32'd28,
    parameter id_9 = 32'd78
) (
    input wor id_0,
    input wand _id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 _id_4,
    input tri id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wor _id_9
);
  assign id_6 = !id_4;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_8,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic ["" : -1  >=  {  1  ,  -1  ==  -1  ,  1  /  id_1  #  (  .  id_4  (  id_9  *  1  )  )  ,  id_9  , "" ,  1  ,  id_9  ,  1  }
      ] id_12;
  ;
  wire id_13;
endmodule
