.model REG_3
.inputs A4 A3 A2 A1 A0
.outputs OUT4 OUT3 OUT2 OUT1 OUT0

.subckt REG_1bit_re A=A4 OUT=OUT4 
.subckt REG_1bit_re A=A3 OUT=OUT3
.subckt REG_1bit_re A=A2 OUT=OUT2
.subckt REG_1bit_re A=A1 OUT=OUT1
.subckt REG_1bit_re A=A0 OUT=OUT0

.search REG_1bit_re.blif
.end
