{
    "processors": 
    [
        {

            "name" : "mips1",
            "isa" : "mips",
            "frequency" : 300,
            "fetchsize" : 32,
            "wordsize" :32,
            "memsize" : 512,
            "RB": 32,
            "endianness": "big",

            "IC_cache" :
            {
                "associativity": "2w",
                "number_of_blocks": 128,
                "block_size" : 32, 
                "write_policy" :"wt",
                "replacement_policy" : "fifo" 
            },

            "DC_cache" :
            {
                "associativity": "4w",
                "number_of_blocks": 64,
                "block_size" : 32, 
                "write_policy" :"wt",
                "replacement_policy" : "random" 
            }
        },

        {
            "name" : "mips2",
            "isa" : "mips",
            "frequency" : 800,
            "fetchsize" : 32,
            "wordsize" :32,
            "memsize" : 512,
            "RB": 32,
            "endianness": "big",

            "IC_cache" :
            {
                "associativity": "2w",
                "number_of_blocks": 128,
                "block_size" : 32, 
                "write_policy" :"wt",
                "replacement_policy" : "fifo" 
            },

            "DC_cache" :
            {
                "associativity": "4w",
                "number_of_blocks": 64,
                "block_size" : 32, 
                "write_policy" :"wt",
                "replacement_policy" : "lru" 
            }
        }
    ],

    "platform":
    {
        "proc_base": "mips",
        "interconection" : "router", 
        "timing": "lt", 
        "n_cores" :
        {
            "mips1": 2,
            "mips2": 2
        },

        "benchmark": "dijkstra",
        "power": true
    }
}
