V3 61
FL /home/joseph/DesignLab/libraries/Building_Blocks/bus8.vhd 2015/04/01.17:16:57 P.28xd
EN DesignLab/bus8 1445987238 \
      FL /home/joseph/DesignLab/libraries/Building_Blocks/bus8.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR DesignLab/bus8/BEHAVIORAL 1445987239 \
      FL /home/joseph/DesignLab/libraries/Building_Blocks/bus8.vhd \
      EN DesignLab/bus8 1445987238
FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd 2015/04/01.17:16:57 P.28xd
EN DesignLab/Papilio_Default_Wing_Pinout 1445987236 \
      FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR DesignLab/Papilio_Default_Wing_Pinout/BEHAVIORAL 1445987237 \
      FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd \
      EN DesignLab/Papilio_Default_Wing_Pinout 1445987236 CP IOPAD
FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Wing_GPIO.vhd 2015/04/01.17:16:57 P.28xd
EN DesignLab/Wing_GPIO 1445987234 \
      FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Wing_GPIO.vhd \
      PB ieee/std_logic_1164 1341906176
AR DesignLab/Wing_GPIO/Behavioral 1445987235 \
      FL /home/joseph/DesignLab/libraries/Papilio_Hardware/Wing_GPIO.vhd \
      EN DesignLab/Wing_GPIO 1445987234
FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd 2015/04/01.17:16:58 P.28xd
PH DesignLab/pad 1445987219 FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184 CD iopad CD ipad CD opad CD isync
EN DesignLab/isync 1445987220 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd PB ieee/std_logic_1164 1341906176 \
      PB ieee/NUMERIC_STD 1341906182 LB UNISIM PH unisim/VCOMPONENTS 1341906184
AR DesignLab/isync/behave 1445987221 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd EN DesignLab/isync 1445987220 \
      CP FD
EN DesignLab/iopad 1445987222 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd PB ieee/std_logic_1164 1341906176 \
      PB ieee/NUMERIC_STD 1341906182 PH DesignLab/pad 1445987219 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR DesignLab/iopad/behave 1445987223 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd EN DesignLab/iopad 1445987222 \
      CP isync
EN DesignLab/ipad 1445987224 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd PB ieee/std_logic_1164 1341906176 \
      PB ieee/NUMERIC_STD 1341906182 PH DesignLab/pad 1445987219 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR DesignLab/ipad/behave 1445987225 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd EN DesignLab/ipad 1445987224 \
      CP isync
EN DesignLab/opad 1445987226 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd PB ieee/std_logic_1164 1341906176 \
      PB ieee/NUMERIC_STD 1341906182 PH DesignLab/pad 1445987219 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR DesignLab/opad/behave 1445987227 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/pad.vhd EN DesignLab/opad 1445987226 \
      CP OBUF
FL /home/joseph/DesignLab/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd 2015/04/01.17:16:58 P.28xd
EN DesignLab/ZPUino_Papilio_One_500K_V2 1445987232 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR DesignLab/ZPUino_Papilio_One_500K_V2/behave 1445987233 \
      FL /home/joseph/DesignLab/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd \
      EN DesignLab/ZPUino_Papilio_One_500K_V2 1445987232 \
      CP ZPUino_Papilio_One_V2_blackbox
FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd 2015/06/16.11:46:57 P.28xd
EN DesignLab/i2c_master_bit_ctrl 1445825375 \
      FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR DesignLab/i2c_master_bit_ctrl/structural 1445825376 \
      FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd \
      EN DesignLab/i2c_master_bit_ctrl 1445825375
FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd 2015/06/16.11:46:57 P.28xd
EN DesignLab/i2c_master_byte_ctrl 1445825377 \
      FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR DesignLab/i2c_master_byte_ctrl/structural 1445825378 \
      FL /home/joseph/DesignLab/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd \
      EN DesignLab/i2c_master_byte_ctrl 1445825377 CP i2c_master_bit_ctrl
FL /home/joseph/DesignLab/sketchbook/libraries/CORDIC_NCO/CORDIC_NCO.vhd 2015/10/11.22:28:16 P.28xd
EN DesignLab/CORDIC_NCO 1445825402 \
      FL /home/joseph/DesignLab/sketchbook/libraries/CORDIC_NCO/CORDIC_NCO.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 \
      PB ieee/MATH_REAL 1341906183 PB ieee/std_logic_misc 1341906178 PB std/TEXTIO 1341906175 \
      LB UNISIM PH unisim/VCOMPONENTS 1341906184 LB DesignLab
AR DesignLab/CORDIC_NCO/BEHAVIORAL 1445825403 \
      FL /home/joseph/DesignLab/sketchbook/libraries/CORDIC_NCO/CORDIC_NCO.vhd \
      EN DesignLab/CORDIC_NCO 1445825402 CP zpuino_dds_acc CP zpuino_phase_shifter
FL /home/joseph/DesignLab/sketchbook/libraries/i2c/i2c.vhd 2015/10/04.15:28:41 P.28xd
EN DesignLab/i2c 1445825404 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/i2c.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184 LB DesignLab
AR DesignLab/i2c/BEHAVIORAL 1445825405 \
      FL /home/joseph/DesignLab/sketchbook/libraries/i2c/i2c.vhd EN DesignLab/i2c 1445825404 \
      CP i2c_master_byte_ctrl
FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/dds_acc.vhd 2015/09/27.16:13:09 P.28xd
EN DesignLab/zpuino_dds_acc 1445987230 \
      FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/dds_acc.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 \
      PB ieee/MATH_REAL 1341906183
AR DesignLab/zpuino_dds_acc/arch 1445987231 \
      FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/dds_acc.vhd \
      EN DesignLab/zpuino_dds_acc 1445987230
FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/phase_shifter.vhd 2015/09/27.16:17:05 P.28xd
EN DesignLab/zpuino_phase_shifter 1445987228 \
      FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/phase_shifter.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 \
      PB ieee/MATH_REAL 1341906183 PB ieee/std_logic_misc 1341906178
AR DesignLab/zpuino_phase_shifter/arch 1445987229 \
      FL /home/joseph/DesignLab/sketchbook/libraries/PSK31/phase_shifter.vhd \
      EN DesignLab/zpuino_phase_shifter 1445987228
FL /home/joseph/DesignLab/sketchbook/libraries/WM8731/WM8731.vhd 2015/10/07.22:15:57 P.28xd
EN DesignLab/WM8731 1445825406 \
      FL /home/joseph/DesignLab/sketchbook/libraries/WM8731/WM8731.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 \
      PB ieee/std_logic_misc 1341906178 LB UNISIM PH unisim/VCOMPONENTS 1341906184 \
      LB DesignLab
AR DesignLab/WM8731/BEHAVIORAL 1445825407 \
      FL /home/joseph/DesignLab/sketchbook/libraries/WM8731/WM8731.vhd \
      EN DesignLab/WM8731 1445825406 CP async_fifo
FL /home/joseph/DesignLab/sketchbook/SSB_XMTR/circuit/500K/../../../libraries/PSK31/dds_acc.vhd 2015/09/27.16:13:09 P.28xd
FL /home/joseph/DesignLab/sketchbook/SSB_XMTR/circuit/500K/../../../libraries/PSK31/phase_shifter.vhd 2015/09/27.16:17:05 P.28xd
