Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off DIVFREC -c DIVFREC --vector_source="C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vwf" --testbench_file="C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/DIVFREC.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 05 16:43:20 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off DIVFREC -c DIVFREC --vector_source=C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vwf --testbench_file=C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/DIVFREC.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/" DIVFREC -c DIVFREC

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 05 16:43:21 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/ DIVFREC -c DIVFREC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DIVFREC.vho in folder "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Wed Mar 05 16:43:22 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/DIVFREC.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do DIVFREC.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do DIVFREC.do

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:23 on Mar 05,2025
# vcom -work work DIVFREC.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity DIVFREC
# -- Compiling architecture structure of DIVFREC
# End time: 16:43:23 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:23 on Mar 05,2025
# vcom -work work DIVFREC.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIVFREC_vhd_vec_tst
# -- Compiling architecture DIVFREC_arch of DIVFREC_vhd_vec_tst
# End time: 16:43:23 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.DIVFREC_vhd_vec_tst 
# Start time: 16:43:23 on Mar 05,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.divfrec_vhd_vec_tst(divfrec_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.divfrec(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# after#33

# End time: 16:43:23 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vwf...

Reading C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/DIVFREC.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/simulation/qsim/DIVFREC_20250305164324.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.