{"vcs1":{"timestamp_begin":1679794589.572542828, "rt":0.36, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1679794589.990023740, "rt":0.58, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1679794590.622379411, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794589.237257755}
{"VCS_COMP_START_TIME": 1679794589.237257755}
{"VCS_COMP_END_TIME": 1679794590.892917353}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338156}}
{"stitch_vcselab": {"peak_mem": 230984}}
