<stg><name>calcResidual</name>


<trans_list>

<trans id="573" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="LinearRegression_stu_424" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="53" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="LinearRegression_stu_424" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="resid_ps" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="61" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="resid_ps" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="70" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="89" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="90" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="90" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="91" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="100" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:0  %temp = alloca i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %LinearRegression_stu = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_stu"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LinearRegression_LRP = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_LRParameter_zT_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_LRP"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %LinearRegression_LRP_12 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_LRParameter_cotTheta_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_LRP_12"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %LinearRegression_LRP_13 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_LRParameter_phiT_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_LRP_13"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %LinearRegression_LRP_14 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_LRParameter_qOverPt_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_LRP_14"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %LinearRegression_HTP_1 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_zT_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_HTP_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %LinearRegression_HTP_2 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_cotTheta_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_HTP_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %LinearRegression_HTP_3 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_phiT_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_HTP_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %LinearRegression_HTP_4 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_qOverPt_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_HTP_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %LinearRegression_set = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_settings_chosenRofZ_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_set"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %LinearRegression_set_11 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_settings_chosenRofPhi_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_set_11"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:12  %b_data_phi_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:13  %b_data_z_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
:14  %b_data_layerId_assi = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
:15  %b_data_stubId_assig = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
:16  %b_data_ps_assign = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_ps_assign"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %b_data_phi_assign_a = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_data_z_assign_add = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %b_data_layerId_assi_1 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %b_data_stubId_assig_1 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %b_data_ps_assign_ad = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_data_phi_assign_a_1 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %b_data_z_assign_add_1 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %b_data_layerId_assi_2 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %b_data_stubId_assig_2 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %b_data_ps_assign_ad_1 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %b_data_phi_assign_a_2 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %b_data_z_assign_add_2 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %b_data_layerId_assi_3 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_data_stubId_assig_3 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %b_data_ps_assign_ad_2 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %b_data_phi_assign_a_3 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %b_data_z_assign_add_3 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_data_layerId_assi_4 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %b_data_stubId_assig_4 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_data_ps_assign_ad_3 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %b_data_phi_assign_a_4 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %b_data_z_assign_add_4 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_data_layerId_assi_5 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %b_data_stubId_assig_5 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_5"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %b_data_ps_assign_ad_4 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %b_data_phi_assign_a_5 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_5"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %b_data_z_assign_add_5 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %b_data_layerId_assi_6 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_6"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %b_data_stubId_assig_6 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_6"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %b_data_ps_assign_ad_5 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %b_data_phi_assign_a_6 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_6"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %b_data_z_assign_add_6 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_6"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %b_data_layerId_assi_7 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_7"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %b_data_stubId_assig_7 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_7"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %b_data_ps_assign_ad_6 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_6"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %b_data_phi_assign_a_7 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %b_data_z_assign_add_7 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_7"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %b_data_layerId_assi_8 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_8"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %b_data_stubId_assig_8 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_8"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %b_data_ps_assign_ad_7 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_7"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %b_data_phi_assign_a_8 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_8"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %b_data_z_assign_add_8 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_8"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %b_data_layerId_assi_9 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_9"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %b_data_stubId_assig_9 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_9"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %b_data_ps_assign_ad_8 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_8"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %b_data_phi_assign_a_9 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_9"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %b_data_z_assign_add_9 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_9"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %b_data_layerId_assi_10 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %b_data_stubId_assig_10 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_10"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %b_data_ps_assign_ad_9 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_9"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:67  %LinearRegression_HTP = bitcast float %LinearRegression_HTP_2 to i32

]]></Node>
<StgValue><ssdm name="LinearRegression_HTP"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %LinearRegression_HTP, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
:69  %tmp_596 = trunc i32 %LinearRegression_HTP to i23

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71  %notrhs = icmp eq i23 %tmp_596, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:72  %tmp_99 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp_100 = fcmp olt float %LinearRegression_HTP_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:74  %tmp_101 = and i1 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp_neg_i1 = xor i32 %LinearRegression_HTP, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:76  %tmp_i1 = bitcast i32 %tmp_neg_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %a_assign_3 = select i1 %tmp_101, float %tmp_i1, float %LinearRegression_HTP_2

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  store i32 0, i32* %temp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:79  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_begin_0_rec = phi i32 [ 0, %0 ], [ %p_rec1, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="32">
<![CDATA[
.loopexit:2  %tmp_597 = trunc i32 %p_begin_0_rec to i7

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit:3  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_597, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="32">
<![CDATA[
.loopexit:4  %tmp_598 = trunc i32 %p_begin_0_rec to i9

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.loopexit:5  %p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_598, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:6  %tmp_577 = add i10 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:7  %LinearRegression_stu_413 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_first, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_413"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_s = icmp eq i32 %p_begin_0_rec, %LinearRegression_stu

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:9  %p_rec1 = add i32 1, %p_begin_0_rec

]]></Node>
<StgValue><ssdm name="p_rec1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:10  br i1 %tmp_s, label %7, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %LinearRegression_stu_414 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_414"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:1  %LinearRegression_stu_415 = load i32* %LinearRegression_stu_414, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_415"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
:0  %temp_load = load i32* %temp

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %temp_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:1  %LinearRegression_stu_415 = load i32* %LinearRegression_stu_414, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_415"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i = icmp eq i32 %LinearRegression_stu_415, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %.loopexit.backedge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %resid_stubId = phi i32 [ %stubId, %"operator[].exit" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="resid_stubId"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1  %temp_7 = load i32* %temp

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32">
<![CDATA[
.preheader:2  %tmp_599 = trunc i32 %resid_stubId to i10

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %tmp_578 = add i10 %tmp_577, %tmp_599

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
.preheader:4  %tmp_587_cast = zext i10 %tmp_578 to i64

]]></Node>
<StgValue><ssdm name="tmp_587_cast"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %LinearRegression_stu_416 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, i64 0, i64 %tmp_587_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_416"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %LinearRegression_stu_417 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, i64 0, i64 %tmp_587_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_417"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:7  %LinearRegression_stu_418 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, i64 0, i64 %tmp_587_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_418"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8  %LinearRegression_stu_419 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, i64 0, i64 %tmp_587_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_419"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9  %LinearRegression_stu_420 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i64 0, i64 %tmp_587_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_420"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %tmp_53 = icmp eq i32 %resid_stubId, %LinearRegression_stu_415

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:11  %stubId = add i32 1, %resid_stubId

]]></Node>
<StgValue><ssdm name="stubId"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %tmp_53, label %.loopexit.backedge.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LinearRegression_stu_421 = load float* %LinearRegression_stu_416, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_421"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LinearRegression_stu_422 = load float* %LinearRegression_stu_417, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_422"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:30  %LinearRegression_stu_423 = load float* %LinearRegression_stu_418, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_423"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:86  %resid_ps = load i1* %LinearRegression_stu_419, align 1

]]></Node>
<StgValue><ssdm name="resid_ps"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:90  %LinearRegression_stu_424 = load i1* %LinearRegression_stu_420, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_424"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LinearRegression_stu_421 = load float* %LinearRegression_stu_416, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_421"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_54 = fsub float %LinearRegression_stu_421, %LinearRegression_set_11

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LinearRegression_stu_422 = load float* %LinearRegression_stu_417, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_422"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_55 = fsub float %LinearRegression_stu_422, %LinearRegression_HTP_3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_58 = fsub float %LinearRegression_stu_421, %LinearRegression_set

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:30  %LinearRegression_stu_423 = load float* %LinearRegression_stu_418, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_423"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_59 = fsub float %LinearRegression_stu_423, %LinearRegression_HTP_1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:86  %resid_ps = load i1* %LinearRegression_stu_419, align 1

]]></Node>
<StgValue><ssdm name="resid_ps"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:90  %LinearRegression_stu_424 = load i1* %LinearRegression_stu_420, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_424"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="229" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_54 = fsub float %LinearRegression_stu_421, %LinearRegression_set_11

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_55 = fsub float %LinearRegression_stu_422, %LinearRegression_HTP_3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_58 = fsub float %LinearRegression_stu_421, %LinearRegression_set

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_59 = fsub float %LinearRegression_stu_423, %LinearRegression_HTP_1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="233" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_54 = fsub float %LinearRegression_stu_421, %LinearRegression_set_11

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_55 = fsub float %LinearRegression_stu_422, %LinearRegression_HTP_3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_58 = fsub float %LinearRegression_stu_421, %LinearRegression_set

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_59 = fsub float %LinearRegression_stu_423, %LinearRegression_HTP_1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="237" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_54 = fsub float %LinearRegression_stu_421, %LinearRegression_set_11

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_55 = fsub float %LinearRegression_stu_422, %LinearRegression_HTP_3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %tmp_58 = fsub float %LinearRegression_stu_421, %LinearRegression_set

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_59 = fsub float %LinearRegression_stu_423, %LinearRegression_HTP_1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="241" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_56 = fmul float %tmp_54, %LinearRegression_HTP_4

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_60 = fmul float %tmp_58, %LinearRegression_HTP_2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_62 = fmul float %tmp_58, %LinearRegression_LRP_12

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %tmp_64 = fmul float %tmp_54, %LinearRegression_LRP_14

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="245" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_56 = fmul float %tmp_54, %LinearRegression_HTP_4

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_60 = fmul float %tmp_58, %LinearRegression_HTP_2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_62 = fmul float %tmp_58, %LinearRegression_LRP_12

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %tmp_64 = fmul float %tmp_54, %LinearRegression_LRP_14

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="249" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_61 = fsub float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_63 = fadd float %tmp_62, %LinearRegression_LRP

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_65 = fadd float %tmp_64, %LinearRegression_LRP_13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="253" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_61 = fsub float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_63 = fadd float %tmp_62, %LinearRegression_LRP

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_65 = fadd float %tmp_64, %LinearRegression_LRP_13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_61 = fsub float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_63 = fadd float %tmp_62, %LinearRegression_LRP

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_65 = fadd float %tmp_64, %LinearRegression_LRP_13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="261" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %tmp_61 = fsub float %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_63 = fadd float %tmp_62, %LinearRegression_LRP

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_65 = fadd float %tmp_64, %LinearRegression_LRP_13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="265" st_id="15" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %n = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %zResid = fsub float %tmp_61, %tmp_63

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="267" st_id="16" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %n = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %zResid = fsub float %tmp_61, %tmp_63

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="269" st_id="17" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %tmp_1_i_i = fmul float %n, 0x401921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %zResid = fsub float %tmp_61, %tmp_63

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="271" st_id="18" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %tmp_1_i_i = fmul float %n, 0x401921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %zResid = fsub float %tmp_61, %tmp_63

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="273" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="274" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="275" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="276" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %tmp_75_to_int = bitcast float %phi1_assign to i32

]]></Node>
<StgValue><ssdm name="tmp_75_to_int"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_75_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_600 = trunc i32 %tmp_75_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %notlhs1 = icmp ne i8 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:10  %notrhs6 = icmp eq i23 %tmp_600, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_104 = or i1 %notrhs6, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_105 = fcmp olt float %phi1_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp_106 = and i1 %tmp_104, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_neg_i_i_i = xor i32 %tmp_75_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i_i_i"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_i_i_i = bitcast i32 %tmp_neg_i_i_i to float

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %p_0_i_i_i = select i1 %tmp_106, float %tmp_i_i_i, float %phi1_assign

]]></Node>
<StgValue><ssdm name="p_0_i_i_i"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %p_0_i_i_i_to_int = bitcast float %p_0_i_i_i to i32

]]></Node>
<StgValue><ssdm name="p_0_i_i_i_to_int"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_0_i_i_i_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:19  %tmp_601 = trunc i32 %p_0_i_i_i_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %notlhs2 = icmp ne i8 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:21  %notrhs7 = icmp eq i23 %tmp_601, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %tmp_109 = or i1 %notrhs7, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %tmp_110 = fcmp ole float %p_0_i_i_i, 0x400921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %tmp_111 = and i1 %tmp_109, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_0_i_i = select i1 %tmp_111, float %phi1_assign, float %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="p_0_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="297" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %phi1_assign_4 = fsub float %p_0_i_i, %tmp_65

]]></Node>
<StgValue><ssdm name="phi1_assign_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="298" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %phi1_assign_4 = fsub float %p_0_i_i, %tmp_65

]]></Node>
<StgValue><ssdm name="phi1_assign_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="299" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %phi1_assign_4 = fsub float %p_0_i_i, %tmp_65

]]></Node>
<StgValue><ssdm name="phi1_assign_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="300" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %phi1_assign_4 = fsub float %p_0_i_i, %tmp_65

]]></Node>
<StgValue><ssdm name="phi1_assign_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="301" st_id="27" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %n_4 = fmul float %phi1_assign_4, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="302" st_id="28" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %n_4 = fmul float %phi1_assign_4, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="303" st_id="29" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_1_i_i8 = fmul float %n_4, 0x401921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_1_i_i8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="304" st_id="30" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_1_i_i8 = fmul float %n_4, 0x401921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_1_i_i8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="305" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_2_i_i9 = fsub float %phi1_assign_4, %tmp_1_i_i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="306" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_2_i_i9 = fsub float %phi1_assign_4, %tmp_1_i_i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="307" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_2_i_i9 = fsub float %phi1_assign_4, %tmp_1_i_i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_85_to_int = bitcast float %phi1_assign_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_to_int"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_85_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:42  %tmp_602 = trunc i32 %tmp_85_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %notlhs3 = icmp ne i8 %tmp_112, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:44  %notrhs8 = icmp eq i23 %tmp_602, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %tmp_114 = or i1 %notrhs8, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_115 = fcmp olt float %phi1_assign_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %tmp_116 = and i1 %tmp_114, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %tmp_neg_i_i_i3 = xor i32 %tmp_85_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i_i_i3"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:49  %tmp_i_i_i4 = bitcast i32 %tmp_neg_i_i_i3 to float

]]></Node>
<StgValue><ssdm name="tmp_i_i_i4"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %p_0_i_i_i5 = select i1 %tmp_116, float %tmp_i_i_i4, float %phi1_assign_4

]]></Node>
<StgValue><ssdm name="p_0_i_i_i5"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:51  %p_0_i_i_i5_to_int = bitcast float %p_0_i_i_i5 to i32

]]></Node>
<StgValue><ssdm name="p_0_i_i_i5_to_int"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_0_i_i_i5_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:53  %tmp_603 = trunc i32 %p_0_i_i_i5_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:54  %notlhs4 = icmp ne i8 %tmp_117, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:55  %notrhs9 = icmp eq i23 %tmp_603, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %tmp_119 = or i1 %notrhs9, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_120 = fcmp ole float %p_0_i_i_i5, 0x400921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp_121 = and i1 %tmp_119, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_2_i_i9 = fsub float %phi1_assign_4, %tmp_1_i_i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:62  %phiResid = select i1 %tmp_121, float %phi1_assign_4, float %tmp_2_i_i9

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:63  %p_0_i_i10_to_int = bitcast float %phiResid to i32

]]></Node>
<StgValue><ssdm name="p_0_i_i10_to_int"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:64  %tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_0_i_i10_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:65  %tmp_604 = trunc i32 %p_0_i_i10_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:66  %notlhs5 = icmp ne i8 %tmp_122, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:67  %notrhs1 = icmp eq i23 %tmp_604, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %tmp_124 = or i1 %notrhs1, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69  %tmp_125 = fcmp olt float %phiResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %tmp_126 = and i1 %tmp_124, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %tmp_neg_i = xor i32 %p_0_i_i10_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:72  %tmp_i_12 = bitcast i32 %tmp_neg_i to float

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %phi_assign = select i1 %tmp_126, float %tmp_i_12, float %phiResid

]]></Node>
<StgValue><ssdm name="phi_assign"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87  %tmp_67 = fpext float %phi_assign to double

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="342" st_id="37" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="343" st_id="38" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="344" st_id="39" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="345" st_id="40" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="346" st_id="41" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="347" st_id="42" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="348" st_id="43" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="349" st_id="44" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="350" st_id="45" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="351" st_id="46" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="352" st_id="47" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="353" st_id="48" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="354" st_id="49" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="355" st_id="50" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="356" st_id="51" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="357" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:74  %zResid_to_int = bitcast float %zResid to i32

]]></Node>
<StgValue><ssdm name="zResid_to_int"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:75  %tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %zResid_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="359" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_605 = trunc i32 %zResid_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="360" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:77  %notlhs6 = icmp ne i8 %tmp_127, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="361" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:78  %notrhs2 = icmp eq i23 %tmp_605, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="362" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp_129 = or i1 %notrhs2, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="363" st_id="52" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %tmp_130 = fcmp olt float %zResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="364" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %tmp_131 = and i1 %tmp_129, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="365" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %tmp_neg_i2 = xor i32 %zResid_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i2"/></StgValue>
</operation>

<operation id="366" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:83  %tmp_i2 = bitcast i32 %tmp_neg_i2 to float

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:84  %resid_z_2 = select i1 %tmp_131, float %tmp_i2, float %zResid

]]></Node>
<StgValue><ssdm name="resid_z_2"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:85  %resid_layerId = load i32* %LinearRegression_stu_413, align 4

]]></Node>
<StgValue><ssdm name="resid_layerId"/></StgValue>
</operation>

<operation id="369" st_id="52" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %tmp_68 = fdiv double %tmp_67, 1.000000e-03

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="370" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:85  %resid_layerId = load i32* %LinearRegression_stu_413, align 4

]]></Node>
<StgValue><ssdm name="resid_layerId"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:89  %resid_phi = fptrunc double %tmp_68 to float

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:91  br i1 %LinearRegression_stu_424, label %._crit_edge, label %"absHLS<float>.exit118"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="53" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="LinearRegression_stu_424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="374" st_id="54" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="375" st_id="55" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="376" st_id="56" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="377" st_id="57" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="378" st_id="58" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="379" st_id="59" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="380" st_id="60" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit118:0  %resid_z_1 = fdiv float %resid_z_2, %a_assign_3

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="381" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="LinearRegression_stu_424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
absHLS<float>.exit118:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %tmp_69 = phi float [ %resid_z_2, %_ifconv ], [ %resid_z_1, %"absHLS<float>.exit118" ]

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="383" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %resid_ps, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="61" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid_ps" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_70 = fpext float %tmp_69 to double

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="385" st_id="62" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="386" st_id="63" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="387" st_id="64" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="388" st_id="65" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="389" st_id="66" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="390" st_id="67" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="391" st_id="68" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="392" st_id="69" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_73 = fdiv float %tmp_69, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="393" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="394" st_id="71" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="395" st_id="72" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="396" st_id="73" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="397" st_id="74" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="398" st_id="75" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="399" st_id="76" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="400" st_id="77" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="401" st_id="78" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="402" st_id="79" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="403" st_id="80" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="404" st_id="81" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="405" st_id="82" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="406" st_id="83" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="407" st_id="84" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="408" st_id="85" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="409" st_id="86" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="410" st_id="87" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_71 = fdiv double %tmp_70, 7.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="411" st_id="88" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid_ps" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_72 = fptrunc double %tmp_71 to float

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="412" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid_ps" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %resid_z = phi float [ %tmp_73, %3 ], [ %tmp_72, %2 ]

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>

<operation id="414" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="415" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %4 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="416" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_74 = icmp ult i32 %i_0_i, %temp_7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="417" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="418" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_74, label %6, label %arrayctor.loop.i.i.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_75 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="420" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_res = getelementptr [30 x i32]* %LinearRegression_residuals_data_first, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="LinearRegression_res"/></StgValue>
</operation>

<operation id="421" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_res_17 = load i32* %LinearRegression_res, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_17"/></StgValue>
</operation>

<operation id="422" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.preheader:0  br label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="423" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_res_17 = load i32* %LinearRegression_res, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_17"/></StgValue>
</operation>

<operation id="424" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_76 = icmp eq i32 %LinearRegression_res_17, %resid_layerId

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="425" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_76, label %"operator[].exit.loopexit", label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="427" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:0  %tmp_77 = phi i4 [ %tmp_78, %arrayctor.loop.i.i.i ], [ 0, %arrayctor.loop.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="428" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:1  %tmp_78 = add i4 %tmp_77, 1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="429" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:2  %tmp_79 = zext i4 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="430" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:3  %b_data_phi_assign_a_10 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_a_10"/></StgValue>
</operation>

<operation id="431" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:4  store float 0.000000e+00, float* %b_data_phi_assign_a_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:5  %b_data_z_assign_add_10 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_data_z_assign_add_10"/></StgValue>
</operation>

<operation id="433" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:6  store float 0.000000e+00, float* %b_data_z_assign_add_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:7  %b_data_layerId_assi_11 = getelementptr [10 x i1]* %b_data_layerId_assi, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_11"/></StgValue>
</operation>

<operation id="435" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:8  store i1 false, i1* %b_data_layerId_assi_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:9  %b_data_stubId_assig_11 = getelementptr [10 x i1]* %b_data_stubId_assig, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_11"/></StgValue>
</operation>

<operation id="437" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:10  store i1 false, i1* %b_data_stubId_assig_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:11  %b_data_ps_assign_ad_10 = getelementptr [10 x i1]* %b_data_ps_assign, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_ad_10"/></StgValue>
</operation>

<operation id="439" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:12  store i1 false, i1* %b_data_ps_assign_ad_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:13  %tmp_80 = icmp eq i4 %tmp_77, -7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="441" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="442" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:15  br i1 %tmp_80, label %arrayHLS.exit.i, label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="443" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:0  %b_data_phi_assign_l = load float* %b_data_phi_assign_a, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l"/></StgValue>
</operation>

<operation id="444" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_z_assign_loa = load float* %b_data_z_assign_add, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa"/></StgValue>
</operation>

<operation id="445" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:2  %b_data_layerId_assi_12 = load i1* %b_data_layerId_assi_1, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_12"/></StgValue>
</operation>

<operation id="446" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_stubId_assig_12 = load i1* %b_data_stubId_assig_1, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_12"/></StgValue>
</operation>

<operation id="447" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:4  %b_data_ps_assign_lo = load i1* %b_data_ps_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo"/></StgValue>
</operation>

<operation id="448" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_phi_assign_l_1 = load float* %b_data_phi_assign_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_1"/></StgValue>
</operation>

<operation id="449" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:6  %b_data_z_assign_loa_1 = load float* %b_data_z_assign_add_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_1"/></StgValue>
</operation>

<operation id="450" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_layerId_assi_13 = load i1* %b_data_layerId_assi_2, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_13"/></StgValue>
</operation>

<operation id="451" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:8  %b_data_stubId_assig_13 = load i1* %b_data_stubId_assig_2, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_13"/></StgValue>
</operation>

<operation id="452" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_ps_assign_lo_1 = load i1* %b_data_ps_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="453" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:0  %b_data_phi_assign_l = load float* %b_data_phi_assign_a, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l"/></StgValue>
</operation>

<operation id="454" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_z_assign_loa = load float* %b_data_z_assign_add, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa"/></StgValue>
</operation>

<operation id="455" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:2  %b_data_layerId_assi_12 = load i1* %b_data_layerId_assi_1, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_12"/></StgValue>
</operation>

<operation id="456" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_stubId_assig_12 = load i1* %b_data_stubId_assig_1, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_12"/></StgValue>
</operation>

<operation id="457" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:4  %b_data_ps_assign_lo = load i1* %b_data_ps_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo"/></StgValue>
</operation>

<operation id="458" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_phi_assign_l_1 = load float* %b_data_phi_assign_a_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_1"/></StgValue>
</operation>

<operation id="459" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:6  %b_data_z_assign_loa_1 = load float* %b_data_z_assign_add_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_1"/></StgValue>
</operation>

<operation id="460" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_layerId_assi_13 = load i1* %b_data_layerId_assi_2, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_13"/></StgValue>
</operation>

<operation id="461" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:8  %b_data_stubId_assig_13 = load i1* %b_data_stubId_assig_2, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_13"/></StgValue>
</operation>

<operation id="462" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_ps_assign_lo_1 = load i1* %b_data_ps_assign_ad_1, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_1"/></StgValue>
</operation>

<operation id="463" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:10  %b_data_phi_assign_l_2 = load float* %b_data_phi_assign_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_2"/></StgValue>
</operation>

<operation id="464" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_z_assign_loa_2 = load float* %b_data_z_assign_add_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_2"/></StgValue>
</operation>

<operation id="465" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:12  %b_data_layerId_assi_14 = load i1* %b_data_layerId_assi_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_14"/></StgValue>
</operation>

<operation id="466" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_stubId_assig_14 = load i1* %b_data_stubId_assig_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_14"/></StgValue>
</operation>

<operation id="467" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:14  %b_data_ps_assign_lo_2 = load i1* %b_data_ps_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_2"/></StgValue>
</operation>

<operation id="468" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_phi_assign_l_3 = load float* %b_data_phi_assign_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_3"/></StgValue>
</operation>

<operation id="469" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:16  %b_data_z_assign_loa_3 = load float* %b_data_z_assign_add_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_3"/></StgValue>
</operation>

<operation id="470" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_layerId_assi_15 = load i1* %b_data_layerId_assi_4, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_15"/></StgValue>
</operation>

<operation id="471" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:18  %b_data_stubId_assig_15 = load i1* %b_data_stubId_assig_4, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_15"/></StgValue>
</operation>

<operation id="472" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_ps_assign_lo_3 = load i1* %b_data_ps_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="473" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:10  %b_data_phi_assign_l_2 = load float* %b_data_phi_assign_a_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_2"/></StgValue>
</operation>

<operation id="474" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_z_assign_loa_2 = load float* %b_data_z_assign_add_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_2"/></StgValue>
</operation>

<operation id="475" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:12  %b_data_layerId_assi_14 = load i1* %b_data_layerId_assi_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_14"/></StgValue>
</operation>

<operation id="476" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_stubId_assig_14 = load i1* %b_data_stubId_assig_3, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_14"/></StgValue>
</operation>

<operation id="477" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:14  %b_data_ps_assign_lo_2 = load i1* %b_data_ps_assign_ad_2, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_2"/></StgValue>
</operation>

<operation id="478" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_phi_assign_l_3 = load float* %b_data_phi_assign_a_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_3"/></StgValue>
</operation>

<operation id="479" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:16  %b_data_z_assign_loa_3 = load float* %b_data_z_assign_add_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_3"/></StgValue>
</operation>

<operation id="480" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_layerId_assi_15 = load i1* %b_data_layerId_assi_4, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_15"/></StgValue>
</operation>

<operation id="481" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:18  %b_data_stubId_assig_15 = load i1* %b_data_stubId_assig_4, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_15"/></StgValue>
</operation>

<operation id="482" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_ps_assign_lo_3 = load i1* %b_data_ps_assign_ad_3, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_3"/></StgValue>
</operation>

<operation id="483" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:20  %b_data_phi_assign_l_4 = load float* %b_data_phi_assign_a_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_4"/></StgValue>
</operation>

<operation id="484" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_z_assign_loa_4 = load float* %b_data_z_assign_add_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_4"/></StgValue>
</operation>

<operation id="485" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:22  %b_data_layerId_assi_16 = load i1* %b_data_layerId_assi_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_16"/></StgValue>
</operation>

<operation id="486" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_stubId_assig_16 = load i1* %b_data_stubId_assig_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_16"/></StgValue>
</operation>

<operation id="487" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:24  %b_data_ps_assign_lo_4 = load i1* %b_data_ps_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_4"/></StgValue>
</operation>

<operation id="488" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_phi_assign_l_5 = load float* %b_data_phi_assign_a_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_5"/></StgValue>
</operation>

<operation id="489" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:26  %b_data_z_assign_loa_5 = load float* %b_data_z_assign_add_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_5"/></StgValue>
</operation>

<operation id="490" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_layerId_assi_17 = load i1* %b_data_layerId_assi_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_17"/></StgValue>
</operation>

<operation id="491" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:28  %b_data_stubId_assig_17 = load i1* %b_data_stubId_assig_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_17"/></StgValue>
</operation>

<operation id="492" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_ps_assign_lo_5 = load i1* %b_data_ps_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="493" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:20  %b_data_phi_assign_l_4 = load float* %b_data_phi_assign_a_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_4"/></StgValue>
</operation>

<operation id="494" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_z_assign_loa_4 = load float* %b_data_z_assign_add_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_4"/></StgValue>
</operation>

<operation id="495" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:22  %b_data_layerId_assi_16 = load i1* %b_data_layerId_assi_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_16"/></StgValue>
</operation>

<operation id="496" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_stubId_assig_16 = load i1* %b_data_stubId_assig_5, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_16"/></StgValue>
</operation>

<operation id="497" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:24  %b_data_ps_assign_lo_4 = load i1* %b_data_ps_assign_ad_4, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_4"/></StgValue>
</operation>

<operation id="498" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_phi_assign_l_5 = load float* %b_data_phi_assign_a_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_5"/></StgValue>
</operation>

<operation id="499" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:26  %b_data_z_assign_loa_5 = load float* %b_data_z_assign_add_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_5"/></StgValue>
</operation>

<operation id="500" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_layerId_assi_17 = load i1* %b_data_layerId_assi_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_17"/></StgValue>
</operation>

<operation id="501" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:28  %b_data_stubId_assig_17 = load i1* %b_data_stubId_assig_6, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_17"/></StgValue>
</operation>

<operation id="502" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_ps_assign_lo_5 = load i1* %b_data_ps_assign_ad_5, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_5"/></StgValue>
</operation>

<operation id="503" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:30  %b_data_phi_assign_l_6 = load float* %b_data_phi_assign_a_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_6"/></StgValue>
</operation>

<operation id="504" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_z_assign_loa_6 = load float* %b_data_z_assign_add_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_6"/></StgValue>
</operation>

<operation id="505" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:32  %b_data_layerId_assi_18 = load i1* %b_data_layerId_assi_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_18"/></StgValue>
</operation>

<operation id="506" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_stubId_assig_18 = load i1* %b_data_stubId_assig_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_18"/></StgValue>
</operation>

<operation id="507" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:34  %b_data_ps_assign_lo_6 = load i1* %b_data_ps_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_6"/></StgValue>
</operation>

<operation id="508" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_phi_assign_l_7 = load float* %b_data_phi_assign_a_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_7"/></StgValue>
</operation>

<operation id="509" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:36  %b_data_z_assign_loa_7 = load float* %b_data_z_assign_add_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_7"/></StgValue>
</operation>

<operation id="510" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_layerId_assi_19 = load i1* %b_data_layerId_assi_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_19"/></StgValue>
</operation>

<operation id="511" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:38  %b_data_stubId_assig_19 = load i1* %b_data_stubId_assig_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_19"/></StgValue>
</operation>

<operation id="512" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_ps_assign_lo_7 = load i1* %b_data_ps_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="513" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:30  %b_data_phi_assign_l_6 = load float* %b_data_phi_assign_a_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_6"/></StgValue>
</operation>

<operation id="514" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_z_assign_loa_6 = load float* %b_data_z_assign_add_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_6"/></StgValue>
</operation>

<operation id="515" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:32  %b_data_layerId_assi_18 = load i1* %b_data_layerId_assi_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_18"/></StgValue>
</operation>

<operation id="516" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_stubId_assig_18 = load i1* %b_data_stubId_assig_7, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_18"/></StgValue>
</operation>

<operation id="517" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:34  %b_data_ps_assign_lo_6 = load i1* %b_data_ps_assign_ad_6, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_6"/></StgValue>
</operation>

<operation id="518" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_phi_assign_l_7 = load float* %b_data_phi_assign_a_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_7"/></StgValue>
</operation>

<operation id="519" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:36  %b_data_z_assign_loa_7 = load float* %b_data_z_assign_add_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_7"/></StgValue>
</operation>

<operation id="520" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_layerId_assi_19 = load i1* %b_data_layerId_assi_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_19"/></StgValue>
</operation>

<operation id="521" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:38  %b_data_stubId_assig_19 = load i1* %b_data_stubId_assig_8, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_19"/></StgValue>
</operation>

<operation id="522" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_ps_assign_lo_7 = load i1* %b_data_ps_assign_ad_7, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_7"/></StgValue>
</operation>

<operation id="523" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:40  %b_data_phi_assign_l_8 = load float* %b_data_phi_assign_a_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_8"/></StgValue>
</operation>

<operation id="524" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_z_assign_loa_8 = load float* %b_data_z_assign_add_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_8"/></StgValue>
</operation>

<operation id="525" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:42  %b_data_layerId_assi_20 = load i1* %b_data_layerId_assi_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_20"/></StgValue>
</operation>

<operation id="526" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_stubId_assig_20 = load i1* %b_data_stubId_assig_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_20"/></StgValue>
</operation>

<operation id="527" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:44  %b_data_ps_assign_lo_8 = load i1* %b_data_ps_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_8"/></StgValue>
</operation>

<operation id="528" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_phi_assign_l_9 = load float* %b_data_phi_assign_a_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_9"/></StgValue>
</operation>

<operation id="529" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:46  %b_data_z_assign_loa_9 = load float* %b_data_z_assign_add_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_9"/></StgValue>
</operation>

<operation id="530" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_layerId_assi_21 = load i1* %b_data_layerId_assi_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_21"/></StgValue>
</operation>

<operation id="531" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:48  %b_data_stubId_assig_21 = load i1* %b_data_stubId_assig_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_21"/></StgValue>
</operation>

<operation id="532" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_ps_assign_lo_9 = load i1* %b_data_ps_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="533" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:40  %b_data_phi_assign_l_8 = load float* %b_data_phi_assign_a_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_8"/></StgValue>
</operation>

<operation id="534" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_z_assign_loa_8 = load float* %b_data_z_assign_add_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_8"/></StgValue>
</operation>

<operation id="535" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:42  %b_data_layerId_assi_20 = load i1* %b_data_layerId_assi_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_20"/></StgValue>
</operation>

<operation id="536" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_stubId_assig_20 = load i1* %b_data_stubId_assig_9, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_20"/></StgValue>
</operation>

<operation id="537" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:44  %b_data_ps_assign_lo_8 = load i1* %b_data_ps_assign_ad_8, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_8"/></StgValue>
</operation>

<operation id="538" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_phi_assign_l_9 = load float* %b_data_phi_assign_a_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_l_9"/></StgValue>
</operation>

<operation id="539" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:46  %b_data_z_assign_loa_9 = load float* %b_data_z_assign_add_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_loa_9"/></StgValue>
</operation>

<operation id="540" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_layerId_assi_21 = load i1* %b_data_layerId_assi_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_assi_21"/></StgValue>
</operation>

<operation id="541" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:48  %b_data_stubId_assig_21 = load i1* %b_data_stubId_assig_10, align 1

]]></Node>
<StgValue><ssdm name="b_data_stubId_assig_21"/></StgValue>
</operation>

<operation id="542" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_ps_assign_lo_9 = load i1* %b_data_ps_assign_ad_9, align 4

]]></Node>
<StgValue><ssdm name="b_data_ps_assign_lo_9"/></StgValue>
</operation>

<operation id="543" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
arrayHLS.exit.i:50  %call_ret1 = call fastcc i32 @push_back(i32 %temp_7, [30 x i32]* %LinearRegression_residuals_data_first, [30 x i32]* %LinearRegression_residuals_data_second_size_s, [300 x float]* %LinearRegression_residuals_data_second_data_phi, [300 x float]* %LinearRegression_residuals_data_second_data_z, [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, [300 x i1]* %LinearRegression_residuals_data_second_data_ps, i32 %resid_layerId, float %b_data_phi_assign_l, float %b_data_phi_assign_l_1, float %b_data_phi_assign_l_2, float %b_data_phi_assign_l_3, float %b_data_phi_assign_l_4, float %b_data_phi_assign_l_5, float %b_data_phi_assign_l_6, float %b_data_phi_assign_l_7, float %b_data_phi_assign_l_8, float %b_data_phi_assign_l_9, float %b_data_z_assign_loa, float %b_data_z_assign_loa_1, float %b_data_z_assign_loa_2, float %b_data_z_assign_loa_3, float %b_data_z_assign_loa_4, float %b_data_z_assign_loa_5, float %b_data_z_assign_loa_6, float %b_data_z_assign_loa_7, float %b_data_z_assign_loa_8, float %b_data_z_assign_loa_9, i1 %b_data_layerId_assi_12, i1 %b_data_layerId_assi_13, i1 %b_data_layerId_assi_14, i1 %b_data_layerId_assi_15, i1 %b_data_layerId_assi_16, i1 %b_data_layerId_assi_17, i1 %b_data_layerId_assi_18, i1 %b_data_layerId_assi_19, i1 %b_data_layerId_assi_20, i1 %b_data_layerId_assi_21, i1 %b_data_stubId_assig_12, i1 %b_data_stubId_assig_13, i1 %b_data_stubId_assig_14, i1 %b_data_stubId_assig_15, i1 %b_data_stubId_assig_16, i1 %b_data_stubId_assig_17, i1 %b_data_stubId_assig_18, i1 %b_data_stubId_assig_19, i1 %b_data_stubId_assig_20, i1 %b_data_stubId_assig_21, i1 %b_data_ps_assign_lo, i1 %b_data_ps_assign_lo_1, i1 %b_data_ps_assign_lo_2, i1 %b_data_ps_assign_lo_3, i1 %b_data_ps_assign_lo_4, i1 %b_data_ps_assign_lo_5, i1 %b_data_ps_assign_lo_6, i1 %b_data_ps_assign_lo_7, i1 %b_data_ps_assign_lo_8, i1 %b_data_ps_assign_lo_9)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="544" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
arrayHLS.exit.i:50  %call_ret1 = call fastcc i32 @push_back(i32 %temp_7, [30 x i32]* %LinearRegression_residuals_data_first, [30 x i32]* %LinearRegression_residuals_data_second_size_s, [300 x float]* %LinearRegression_residuals_data_second_data_phi, [300 x float]* %LinearRegression_residuals_data_second_data_z, [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, [300 x i1]* %LinearRegression_residuals_data_second_data_ps, i32 %resid_layerId, float %b_data_phi_assign_l, float %b_data_phi_assign_l_1, float %b_data_phi_assign_l_2, float %b_data_phi_assign_l_3, float %b_data_phi_assign_l_4, float %b_data_phi_assign_l_5, float %b_data_phi_assign_l_6, float %b_data_phi_assign_l_7, float %b_data_phi_assign_l_8, float %b_data_phi_assign_l_9, float %b_data_z_assign_loa, float %b_data_z_assign_loa_1, float %b_data_z_assign_loa_2, float %b_data_z_assign_loa_3, float %b_data_z_assign_loa_4, float %b_data_z_assign_loa_5, float %b_data_z_assign_loa_6, float %b_data_z_assign_loa_7, float %b_data_z_assign_loa_8, float %b_data_z_assign_loa_9, i1 %b_data_layerId_assi_12, i1 %b_data_layerId_assi_13, i1 %b_data_layerId_assi_14, i1 %b_data_layerId_assi_15, i1 %b_data_layerId_assi_16, i1 %b_data_layerId_assi_17, i1 %b_data_layerId_assi_18, i1 %b_data_layerId_assi_19, i1 %b_data_layerId_assi_20, i1 %b_data_layerId_assi_21, i1 %b_data_stubId_assig_12, i1 %b_data_stubId_assig_13, i1 %b_data_stubId_assig_14, i1 %b_data_stubId_assig_15, i1 %b_data_stubId_assig_16, i1 %b_data_stubId_assig_17, i1 %b_data_stubId_assig_18, i1 %b_data_stubId_assig_19, i1 %b_data_stubId_assig_20, i1 %b_data_stubId_assig_21, i1 %b_data_ps_assign_lo, i1 %b_data_ps_assign_lo_1, i1 %b_data_ps_assign_lo_2, i1 %b_data_ps_assign_lo_3, i1 %b_data_ps_assign_lo_4, i1 %b_data_ps_assign_lo_5, i1 %b_data_ps_assign_lo_6, i1 %b_data_ps_assign_lo_7, i1 %b_data_ps_assign_lo_8, i1 %b_data_ps_assign_lo_9)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="545" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayHLS.exit.i:51  store i32 %call_ret1, i32* %temp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
arrayHLS.exit.i:52  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit:0  %p_pn_in_i = phi i32 [ %temp_7, %arrayHLS.exit.i ], [ %i_0_i, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="548" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit:1  %p_pn_i = zext i32 %p_pn_in_i to i64

]]></Node>
<StgValue><ssdm name="p_pn_i"/></StgValue>
</operation>

<operation id="549" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="32">
<![CDATA[
operator[].exit:2  %tmp_606 = trunc i32 %p_pn_in_i to i7

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="550" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="32">
<![CDATA[
operator[].exit:4  %tmp_607 = trunc i32 %p_pn_in_i to i9

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="551" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:7  %LinearRegression_res_18 = getelementptr [30 x i32]* %LinearRegression_residuals_data_second_size_s, i64 0, i64 %p_pn_i

]]></Node>
<StgValue><ssdm name="LinearRegression_res_18"/></StgValue>
</operation>

<operation id="552" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit:8  %LinearRegression_res_19 = load i32* %LinearRegression_res_18, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="553" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
operator[].exit:3  %p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_606, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="554" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
operator[].exit:5  %p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_607, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="555" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:6  %tmp_579 = add i10 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="556" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit:8  %LinearRegression_res_19 = load i32* %LinearRegression_res_18, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_19"/></StgValue>
</operation>

<operation id="557" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit:9  %tmp_608 = trunc i32 %LinearRegression_res_19 to i10

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="558" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:10  %tmp_580 = add i10 %tmp_608, %tmp_579

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="559" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit:11  %tmp_591_cast = zext i10 %tmp_580 to i64

]]></Node>
<StgValue><ssdm name="tmp_591_cast"/></StgValue>
</operation>

<operation id="560" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:12  %LinearRegression_res_20 = getelementptr [300 x float]* %LinearRegression_residuals_data_second_data_phi, i64 0, i64 %tmp_591_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_20"/></StgValue>
</operation>

<operation id="561" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:13  %LinearRegression_res_21 = getelementptr [300 x float]* %LinearRegression_residuals_data_second_data_z, i64 0, i64 %tmp_591_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_21"/></StgValue>
</operation>

<operation id="562" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:14  %LinearRegression_res_22 = getelementptr [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, i64 0, i64 %tmp_591_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_22"/></StgValue>
</operation>

<operation id="563" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:15  %LinearRegression_res_23 = getelementptr [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, i64 0, i64 %tmp_591_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_23"/></StgValue>
</operation>

<operation id="564" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:16  %LinearRegression_res_24 = getelementptr [300 x i1]* %LinearRegression_residuals_data_second_data_ps, i64 0, i64 %tmp_591_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_24"/></StgValue>
</operation>

<operation id="565" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator[].exit:17  store float %resid_phi, float* %LinearRegression_res_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator[].exit:18  store float %resid_z, float* %LinearRegression_res_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator[].exit:19  store i32 %resid_layerId, i32* %LinearRegression_res_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator[].exit:20  store i32 %resid_stubId, i32* %LinearRegression_res_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
operator[].exit:21  store i1 %resid_ps, i1* %LinearRegression_res_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:22  %arrayHLS_size_write = add i32 1, %LinearRegression_res_19

]]></Node>
<StgValue><ssdm name="arrayHLS_size_write"/></StgValue>
</operation>

<operation id="571" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
operator[].exit:23  store i32 %arrayHLS_size_write, i32* %LinearRegression_res_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:24  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
