

================================================================
== Vivado HLS Report for 'mmc'
================================================================
* Date:           Mon Apr  6 16:40:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mmc
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.416|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !19"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mmc_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind" [mmc.c:4]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind" [mmc.c:4]   --->   Operation 8 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %1" [mmc.c:7]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%F1_0 = phi i32 [ %a_read, %0 ], [ %F1_1, %2 ]"   --->   Operation 10 'phi' 'F1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%F2_0 = phi i32 [ %b_read, %0 ], [ %F2_1, %2 ]"   --->   Operation 11 'phi' 'F2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.54ns)   --->   "%icmp_ln7 = icmp eq i32 %F1_0, %F2_0" [mmc.c:7]   --->   Operation 12 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %2" [mmc.c:7]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.54ns)   --->   "%icmp_ln8 = icmp sgt i32 %F1_0, %F2_0" [mmc.c:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%F2 = add nsw i32 %F2_0, %b_read" [mmc.c:9]   --->   Operation 15 'add' 'F2' <Predicate = (!icmp_ln7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%F1 = add nsw i32 %F1_0, %a_read" [mmc.c:11]   --->   Operation 16 'add' 'F1' <Predicate = (!icmp_ln7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.63ns)   --->   "%F1_1 = select i1 %icmp_ln8, i32 %F1_0, i32 %F1" [mmc.c:8]   --->   Operation 17 'select' 'F1_1' <Predicate = (!icmp_ln7)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.63ns)   --->   "%F2_1 = select i1 %icmp_ln8, i32 %F2, i32 %F2_0" [mmc.c:8]   --->   Operation 18 'select' 'F2_1' <Predicate = (!icmp_ln7)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %1" [mmc.c:12]   --->   Operation 19 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i32 %F1_0" [mmc.c:13]   --->   Operation 20 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
b_read            (read         ) [ 011]
a_read            (read         ) [ 011]
br_ln7            (br           ) [ 011]
F1_0              (phi          ) [ 001]
F2_0              (phi          ) [ 001]
icmp_ln7          (icmp         ) [ 001]
br_ln7            (br           ) [ 000]
icmp_ln8          (icmp         ) [ 000]
F2                (add          ) [ 000]
F1                (add          ) [ 000]
F1_1              (select       ) [ 011]
F2_1              (select       ) [ 011]
br_ln12           (br           ) [ 011]
ret_ln13          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmc_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="b_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="a_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="26" class="1005" name="F1_0_reg_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="28" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="F1_0 (phireg) "/>
</bind>
</comp>

<comp id="29" class="1004" name="F1_0_phi_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="32" slack="1"/>
<pin id="31" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="32" dir="0" index="2" bw="32" slack="0"/>
<pin id="33" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="34" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F1_0/2 "/>
</bind>
</comp>

<comp id="35" class="1005" name="F2_0_reg_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="37" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="F2_0 (phireg) "/>
</bind>
</comp>

<comp id="38" class="1004" name="F2_0_phi_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="1"/>
<pin id="40" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F2_0/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="icmp_ln7_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln8_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="F2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="1"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="F1_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="F1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="F1_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F1_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="F2_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_1/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="b_read_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="88" class="1005" name="a_read_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="F1_1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="F1_1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="F2_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="F2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="12" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="48"><net_src comp="29" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="38" pin="4"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="29" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="38" pin="4"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="38" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="29" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="29" pin="4"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="61" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="50" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="56" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="38" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="14" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="91"><net_src comp="20" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="100"><net_src comp="66" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="105"><net_src comp="74" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mmc : a | {1 }
	Port: mmc : b | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		br_ln7 : 2
		icmp_ln8 : 1
		F2 : 1
		F1 : 1
		F1_1 : 2
		F2_1 : 2
		ret_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |      F2_fu_56     |    0    |    39   |
|          |      F1_fu_61     |    0    |    39   |
|----------|-------------------|---------|---------|
|  select  |     F1_1_fu_66    |    0    |    32   |
|          |     F2_1_fu_74    |    0    |    32   |
|----------|-------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_44  |    0    |    18   |
|          |   icmp_ln8_fu_50  |    0    |    18   |
|----------|-------------------|---------|---------|
|   read   | b_read_read_fu_14 |    0    |    0    |
|          | a_read_read_fu_20 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   178   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| F1_0_reg_26 |   32   |
| F1_1_reg_97 |   32   |
| F2_0_reg_35 |   32   |
| F2_1_reg_102|   32   |
|a_read_reg_88|   32   |
|b_read_reg_82|   32   |
+-------------+--------+
|    Total    |   192  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   178  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   192  |    -   |
+-----------+--------+--------+
|   Total   |   192  |   178  |
+-----------+--------+--------+
