Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 19:05:48 2023
| Host         : LAPTOP-ACP1FU8D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_menu_timing_summary_routed.rpt -pb Main_menu_timing_summary_routed.pb -rpx Main_menu_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_menu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2509 register/latch pins with no clock driven by root clock pin: impr_a/paintStart/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: impr_b/clk_0p4s/clock_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: impr_b/clk_20kHz/clock_out_reg/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: impr_b/clk_25MHz/clock_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: impr_b/logic/tone/DAC2/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: impr_b/logic/tone/clock_50M/clock_out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/menu_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/menu_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/menu_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/state_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: impr_b/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: impr_c/unit_2/SLOW_CLOCK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: impr_c/unit_3/SLOW_CLOCK_reg/Q (HIGH)

 There are 196 register/latch pins with no clock driven by root clock pin: impr_c/unit_4/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: impr_c/unit_my_audio_input/sclk_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: impr_d/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: impr_d/v4/slow/SLOW_CLOCK_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: impr_group/clk_20kHz/clock_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: impr_group/logic/unit_my_audio_input/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: impr_group/morse_oled/unit_my_OLED/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: menu_UI/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: menu_UI/twentyfive/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw_state_reg[10][0]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: task_a/unit_0/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_a/unit_my_audio_input/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: task_b/individual_task/DAC2/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: task_b/individual_task/clock_50M/clock_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: task_c/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: task_d/LED_Clock/SLOW_CLOCK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: task_group/clk_20khz/clock_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: task_group/clk_6p25khz/clock_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: task_group/group_task/DAC2/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: task_group/group_task/clock_50M/clock_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: task_group/nolabel_line127/clk_80kHz/clock_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_group/unit_my_audio_input/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25326 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.642        0.000                      0                 3613        0.074        0.000                      0                 3613        4.500        0.000                       0                  1948  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.642        0.000                      0                 3613        0.074        0.000                      0                 3613        4.500        0.000                       0                  1948  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 5.438ns (61.424%)  route 3.415ns (38.576%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.755    13.943    task_group/group_task/beep/count
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.449    14.790    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y38         FDRE (Setup_fdre_C_R)       -0.429    14.586    task_group/group_task/beep/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 5.438ns (61.424%)  route 3.415ns (38.576%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.755    13.943    task_group/group_task/beep/count
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.449    14.790    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y38         FDRE (Setup_fdre_C_R)       -0.429    14.586    task_group/group_task/beep/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 5.438ns (61.424%)  route 3.415ns (38.576%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.755    13.943    task_group/group_task/beep/count
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.449    14.790    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y38         FDRE (Setup_fdre_C_R)       -0.429    14.586    task_group/group_task/beep/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 5.438ns (61.424%)  route 3.415ns (38.576%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.755    13.943    task_group/group_task/beep/count
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.449    14.790    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  task_group/group_task/beep/count_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y38         FDRE (Setup_fdre_C_R)       -0.429    14.586    task_group/group_task/beep/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 5.438ns (61.558%)  route 3.396ns (38.442%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.736    13.924    task_group/group_task/beep/count
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 5.438ns (61.558%)  route 3.396ns (38.442%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.736    13.924    task_group/group_task/beep/count
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 5.438ns (61.558%)  route 3.396ns (38.442%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.736    13.924    task_group/group_task/beep/count
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[14]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 5.438ns (61.558%)  route 3.396ns (38.442%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.736    13.924    task_group/group_task/beep/count
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  task_group/group_task/beep/count_reg[15]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 5.438ns (61.729%)  route 3.371ns (38.271%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.711    13.900    task_group/group_task/beep/count
    SLICE_X53Y42         FDRE                                         r  task_group/group_task/beep/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  task_group/group_task/beep/count_reg[16]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y42         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 task_group/makenum/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/beep/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 5.438ns (61.729%)  route 3.371ns (38.271%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.569     5.090    task_group/makenum/clock_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  task_group/makenum/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  task_group/makenum/number_reg[3]/Q
                         net (fo=7, routed)           0.675     6.184    task_group/drawn[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.297     6.481 r  task_group/runtime_i_1/O
                         net (fo=1, routed)           0.394     6.875    task_group/B[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      3.656    10.531 r  task_group/runtime/P[22]
                         net (fo=1, routed)           1.150    11.681    task_group/group_task/beep/P[22]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.805 r  task_group/group_task/beep/run_flag1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.805    task_group/group_task/beep/run_flag1_carry__0_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.206 r  task_group/group_task/beep/run_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.206    task_group/group_task/beep/run_flag1_carry__0_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.434 f  task_group/group_task/beep/run_flag1_carry__1/CO[2]
                         net (fo=3, routed)           0.442    12.875    task_group/group_task/beep/run_flag1
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.313    13.188 r  task_group/group_task/beep/count[0]_i_1__8/O
                         net (fo=32, routed)          0.711    13.900    task_group/group_task/beep/count
    SLICE_X53Y42         FDRE                                         r  task_group/group_task/beep/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        1.451    14.792    task_group/group_task/beep/clock_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  task_group/group_task/beep/count_reg[17]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y42         FDRE (Setup_fdre_C_R)       -0.429    14.588    task_group/group_task/beep/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypos_state_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.613%)  route 0.266ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.556     1.439    mouse/clock_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse/ypos_reg[10]/Q
                         net (fo=3, routed)           0.266     1.847    ypos[10]
    SLICE_X36Y63         FDRE                                         r  ypos_state_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.824     1.952    clock_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  ypos_state_reg[6][10]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.070     1.773    ypos_state_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 impr_d/movingpixelindex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impr_d/v1/oled_pixel_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.565     1.448    impr_d/clock_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  impr_d/movingpixelindex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  impr_d/movingpixelindex_reg[5]/Q
                         net (fo=4, routed)           0.158     1.770    impr_d/v1/Q[5]
    RAMB36_X0Y10         RAMB36E1                                     r  impr_d/v1/oled_pixel_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.876     2.004    impr_d/v1/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  impr_d/v1/oled_pixel_reg_2/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.689    impr_d/v1/oled_pixel_reg_2
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 task_group/group_task/clock_20k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/clock_20k/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.596     1.479    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  task_group/group_task/clock_20k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_group/group_task/clock_20k/count_reg[7]/Q
                         net (fo=4, routed)           0.120     1.740    task_group/group_task/clock_20k/count_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_group/group_task/clock_20k/count_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_group/group_task/clock_20k/count_reg[4]_i_1__5_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  task_group/group_task/clock_20k/count_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.955    task_group/group_task/clock_20k/count_reg[8]_i_1__5_n_7
    SLICE_X63Y50         FDRE                                         r  task_group/group_task/clock_20k/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.864     1.992    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  task_group/group_task/clock_20k/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    task_group/group_task/clock_20k/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mouse/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypos_state_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.000%)  route 0.279ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  mouse/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mouse/ypos_reg[11]/Q
                         net (fo=3, routed)           0.279     1.885    ypos[11]
    SLICE_X37Y63         FDRE                                         r  ypos_state_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.824     1.952    clock_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  ypos_state_reg[6][11]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.070     1.773    ypos_state_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 task_group/group_task/clock_20k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/clock_20k/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.596     1.479    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  task_group/group_task/clock_20k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_group/group_task/clock_20k/count_reg[7]/Q
                         net (fo=4, routed)           0.120     1.740    task_group/group_task/clock_20k/count_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_group/group_task/clock_20k/count_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_group/group_task/clock_20k/count_reg[4]_i_1__5_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  task_group/group_task/clock_20k/count_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.966    task_group/group_task/clock_20k/count_reg[8]_i_1__5_n_5
    SLICE_X63Y50         FDRE                                         r  task_group/group_task/clock_20k/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.864     1.992    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  task_group/group_task/clock_20k/count_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    task_group/group_task/clock_20k/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 impr_d/v4/slow/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impr_d/v4/slow/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.596     1.479    impr_d/v4/slow/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  impr_d/v4/slow/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  impr_d/v4/slow/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    impr_d/v4/slow/count_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  impr_d/v4/slow/count_reg[8]_i_1__24/CO[3]
                         net (fo=1, routed)           0.001     1.914    impr_d/v4/slow/count_reg[8]_i_1__24_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  impr_d/v4/slow/count_reg[12]_i_1__23/O[0]
                         net (fo=1, routed)           0.000     1.968    impr_d/v4/slow/count_reg[12]_i_1__23_n_7
    SLICE_X0Y50          FDRE                                         r  impr_d/v4/slow/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.864     1.992    impr_d/v4/slow/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  impr_d/v4/slow/count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    impr_d/v4/slow/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 impr_d/movingpixelindex_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impr_d/v1/oled_pixel_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.115%)  route 0.160ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.565     1.448    impr_d/clock_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  impr_d/movingpixelindex_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148     1.596 r  impr_d/movingpixelindex_reg[9]/Q
                         net (fo=4, routed)           0.160     1.756    impr_d/v1/Q[9]
    RAMB36_X0Y10         RAMB36E1                                     r  impr_d/v1/oled_pixel_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.876     2.004    impr_d/v1/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  impr_d/v1/oled_pixel_reg_2/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.636    impr_d/v1/oled_pixel_reg_2
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mouse/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypos_state_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.443%)  route 0.307ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.560     1.443    mouse/clock_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  mouse/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse/ypos_reg[6]/Q
                         net (fo=3, routed)           0.307     1.892    ypos[6]
    SLICE_X37Y63         FDRE                                         r  ypos_state_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.824     1.952    clock_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  ypos_state_reg[6][6]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.066     1.769    ypos_state_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 task_group/group_task/clock_20k/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_group/group_task/clock_20k/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.694%)  route 0.253ns (52.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.596     1.479    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  task_group/group_task/clock_20k/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  task_group/group_task/clock_20k/count_reg[2]/Q
                         net (fo=2, routed)           0.132     1.752    task_group/group_task/clock_20k/count_reg[2]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  task_group/group_task/clock_20k/count[0]_i_7__5/O
                         net (fo=2, routed)           0.121     1.918    task_group/group_task/clock_20k/count[0]_i_7__5_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.963 r  task_group/group_task/clock_20k/clock_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    task_group/group_task/clock_20k/clock_out_i_1__0_n_0
    SLICE_X62Y51         FDRE                                         r  task_group/group_task/clock_20k/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.864     1.992    task_group/group_task/clock_20k/clock_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  task_group/group_task/clock_20k/clock_out_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.091     1.839    task_group/group_task/clock_20k/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 impr_d/v4/slow/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impr_d/v4/slow/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.596     1.479    impr_d/v4/slow/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  impr_d/v4/slow/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  impr_d/v4/slow/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.754    impr_d/v4/slow/count_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  impr_d/v4/slow/count_reg[8]_i_1__24/CO[3]
                         net (fo=1, routed)           0.001     1.914    impr_d/v4/slow/count_reg[8]_i_1__24_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.979 r  impr_d/v4/slow/count_reg[12]_i_1__23/O[2]
                         net (fo=1, routed)           0.000     1.979    impr_d/v4/slow/count_reg[12]_i_1__23_n_5
    SLICE_X0Y50          FDRE                                         r  impr_d/v4/slow/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1949, routed)        0.864     1.992    impr_d/v4/slow/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  impr_d/v4/slow/count_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    impr_d/v4/slow/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   impr_d/v5/oled_pixel_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   impr_d/v5/oled_pixel_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   impr_d/v5/oled_pixel_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   impr_d/v5/oled_pixel_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   impr_d/v6/oled_pixel_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   impr_d/v6/oled_pixel_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   impr_d/v6/oled_pixel_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   impr_d/v6/oled_pixel_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   impr_d/v7/oled_pixel_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   impr_d/v7/oled_pixel_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y12  J_MIC_PIN3_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y61   impr_d/onehz/SLOW_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61   impr_d/onehz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   impr_d/onehz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   impr_d/onehz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64   impr_d/onehz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64   impr_d/onehz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64   impr_d/onehz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64   impr_d/onehz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61   impr_d/onehz/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y46  JXADC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y46  JXADC_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y16  J_MIC_PIN3_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y25  J_MIC_Pin1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y14  J_MIC_Pin4_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17  an_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32   impr_d/v4/fasthzclock/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32   impr_d/v4/fasthzclock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32   impr_d/v4/fasthzclock/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32   impr_d/v4/fasthzclock/count_reg[15]/C



