<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 10 13:57:30 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>538</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>306</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalCLK </td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Generated</td>
<td>3.704</td>
<td>270.000
<td>0.000</td>
<td>1.852</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2] </td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/serializer/FCLK </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal_oscillator</td>
<td>27.000(MHz)</td>
<td>88.600(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;">72.655(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tmdsFreq!</h4>
<h4>No timing paths to get frequency of pll_10xclock!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-87.953</td>
<td>17</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.356</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.364</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.307</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.315</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.265</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.272</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.260</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.268</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.242</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.250</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.193</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.201</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.170</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.177</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.170</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.177</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.170</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.177</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.170</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.177</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.160</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.168</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-6.160</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.168</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.069</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.076</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.883</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.891</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.709</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.717</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.489</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.497</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.180</td>
<td>video_transmitter/hPosCounter_1_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/D</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.505</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.179</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.187</td>
</tr>
<tr>
<td>19</td>
<td>0.119</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.889</td>
</tr>
<tr>
<td>20</td>
<td>0.255</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.426</td>
</tr>
<tr>
<td>21</td>
<td>0.255</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.426</td>
</tr>
<tr>
<td>22</td>
<td>0.255</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.426</td>
</tr>
<tr>
<td>23</td>
<td>0.372</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.636</td>
</tr>
<tr>
<td>24</td>
<td>0.743</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.264</td>
</tr>
<tr>
<td>25</td>
<td>0.914</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.093</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>video_transmitter/hPosCounter_0_s0/Q</td>
<td>video_transmitter/hPosCounter_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>movingRight_s5/Q</td>
<td>movingRight_s5/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/Q</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.711</td>
<td>movingDown_s7/Q</td>
<td>movingDown_s7/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>boxHpos_10_s0/Q</td>
<td>boxHpos_10_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.712</td>
<td>boxVpos_1_s0/Q</td>
<td>boxVpos_1_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>16</td>
<td>0.712</td>
<td>boxVpos_4_s0/Q</td>
<td>boxVpos_4_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>17</td>
<td>0.712</td>
<td>boxVpos_10_s0/Q</td>
<td>boxVpos_10_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>18</td>
<td>0.727</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.727</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.731</td>
<td>video_transmitter/vPosCounter_2_s0/Q</td>
<td>video_transmitter/vPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>22</td>
<td>0.731</td>
<td>video_transmitter/vPosCounter_8_s0/Q</td>
<td>video_transmitter/vPosCounter_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>23</td>
<td>0.731</td>
<td>video_transmitter/hPosCounter_3_s0/Q</td>
<td>video_transmitter/hPosCounter_3_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>24</td>
<td>0.732</td>
<td>video_transmitter/vPosCounter_6_s0/Q</td>
<td>video_transmitter/vPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>25</td>
<td>0.732</td>
<td>video_transmitter/hPosCounter_7_s0/Q</td>
<td>video_transmitter/hPosCounter_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage1_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_2_s6</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.065</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.179</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.742</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>14.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>video_transmitter/blue_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>15.054</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n171_s0/F</td>
</tr>
<tr>
<td>15.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.817, 51.011%; route: 6.088, 45.559%; tC2Q: 0.458, 3.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.065</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.179</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.236</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>13.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>video_transmitter/blue_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>13.764</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>14.183</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s0/F</td>
</tr>
<tr>
<td>15.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.839, 51.365%; route: 6.017, 45.193%; tC2Q: 0.458, 3.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>video_transmitter/blue_tmds/n258_s0/I2</td>
</tr>
<tr>
<td>14.962</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n258_s0/F</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.341, 55.311%; route: 5.473, 41.235%; tC2Q: 0.458, 3.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/n255_s0/I2</td>
</tr>
<tr>
<td>14.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n255_s0/F</td>
</tr>
<tr>
<td>14.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.341, 55.330%; route: 5.468, 41.215%; tC2Q: 0.458, 3.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.065</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.628</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>14.118</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>14.940</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n173_s0/F</td>
</tr>
<tr>
<td>14.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.703, 50.590%; route: 6.088, 45.951%; tC2Q: 0.458, 3.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.065</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.650</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>14.069</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>14.891</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n172_s0/F</td>
</tr>
<tr>
<td>14.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.725, 50.945%; route: 6.017, 45.583%; tC2Q: 0.458, 3.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.835</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/n256_s0/I2</td>
</tr>
<tr>
<td>14.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n256_s0/F</td>
</tr>
<tr>
<td>14.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.305%; route: 5.168, 39.217%; tC2Q: 0.458, 3.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.835</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>video_transmitter/blue_tmds/n254_s0/I2</td>
</tr>
<tr>
<td>14.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n254_s0/F</td>
</tr>
<tr>
<td>14.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.305%; route: 5.168, 39.217%; tC2Q: 0.458, 3.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.835</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/n253_s0/I2</td>
</tr>
<tr>
<td>14.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n253_s0/F</td>
</tr>
<tr>
<td>14.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.305%; route: 5.168, 39.217%; tC2Q: 0.458, 3.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.835</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>video_transmitter/blue_tmds/n252_s0/I2</td>
</tr>
<tr>
<td>14.867</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n252_s0/F</td>
</tr>
<tr>
<td>14.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.305%; route: 5.168, 39.217%; tC2Q: 0.458, 3.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.826</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>video_transmitter/blue_tmds/n251_s0/I2</td>
</tr>
<tr>
<td>14.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n251_s0/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.344%; route: 5.159, 39.175%; tC2Q: 0.458, 3.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.826</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s0/I0</td>
</tr>
<tr>
<td>14.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s0/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.551, 57.344%; route: 5.159, 39.175%; tC2Q: 0.458, 3.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>12.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>12.498</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>14.140</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>video_transmitter/blue_tmds/n257_s0/I2</td>
</tr>
<tr>
<td>14.766</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n257_s0/F</td>
</tr>
<tr>
<td>14.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.145, 54.641%; route: 5.473, 41.853%; tC2Q: 0.458, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.342</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.013</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I2</td>
</tr>
<tr>
<td>9.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.631</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.536</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>13.955</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>14.581</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n174_s0/F</td>
</tr>
<tr>
<td>14.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.415, 49.765%; route: 6.017, 46.679%; tC2Q: 0.458, 3.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/n171_s1/I1</td>
</tr>
<tr>
<td>9.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n171_s1/F</td>
</tr>
<tr>
<td>9.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 45.057%; route: 3.781, 49.003%; tC2Q: 0.458, 5.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>6.981</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td>video_transmitter/green_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>7.544</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>8.365</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/n170_s2/I1</td>
</tr>
<tr>
<td>9.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s2/F</td>
</tr>
<tr>
<td>9.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 43.445%; route: 3.781, 50.441%; tC2Q: 0.458, 6.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/hPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_1_s0/Q</td>
</tr>
<tr>
<td>4.106</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>video_transmitter/blue_tmds/n249_s9/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s9/F</td>
</tr>
<tr>
<td>5.143</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s7/I0</td>
</tr>
<tr>
<td>6.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s7/F</td>
</tr>
<tr>
<td>8.026</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>video_transmitter/blue_tmds/n250_s1/I1</td>
</tr>
<tr>
<td>8.848</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n250_s1/F</td>
</tr>
<tr>
<td>8.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
<tr>
<td>8.668</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 45.398%; route: 3.093, 47.556%; tC2Q: 0.458, 7.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>7.430</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>8.251</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/n172_s1/I1</td>
</tr>
<tr>
<td>8.877</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n172_s1/F</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 41.006%; route: 3.781, 52.617%; tC2Q: 0.458, 6.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>7.757</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/n173_s1/I1</td>
</tr>
<tr>
<td>8.579</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n173_s1/F</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.051, 44.289%; route: 3.380, 49.058%; tC2Q: 0.458, 6.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.107</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.769</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 33.068%; route: 3.843, 59.800%; tC2Q: 0.458, 7.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.107</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.769</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 33.068%; route: 3.843, 59.800%; tC2Q: 0.458, 7.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.107</td>
<td>2.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.243</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.769</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 33.068%; route: 3.843, 59.800%; tC2Q: 0.458, 7.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.753</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>7.700</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/n174_s1/I1</td>
</tr>
<tr>
<td>8.326</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n174_s1/F</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.798, 42.165%; route: 3.380, 50.928%; tC2Q: 0.458, 6.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>video_transmitter/red_tmds/encoderStage1[8]_3_s1/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage1[8]_3_s1/F</td>
</tr>
<tr>
<td>5.260</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>video_transmitter/red_tmds/n114_1_s/CIN</td>
</tr>
<tr>
<td>5.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n114_1_s/COUT</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>video_transmitter/red_tmds/n113_1_s/CIN</td>
</tr>
<tr>
<td>5.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n113_1_s/COUT</td>
</tr>
<tr>
<td>5.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>video_transmitter/red_tmds/n112_1_s/CIN</td>
</tr>
<tr>
<td>5.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n112_1_s/COUT</td>
</tr>
<tr>
<td>5.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>video_transmitter/red_tmds/n111_1_s/CIN</td>
</tr>
<tr>
<td>5.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n111_1_s/COUT</td>
</tr>
<tr>
<td>5.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>video_transmitter/red_tmds/n110_1_s/CIN</td>
</tr>
<tr>
<td>6.051</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n110_1_s/SUM</td>
</tr>
<tr>
<td>6.855</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/n170_s0/I0</td>
</tr>
<tr>
<td>7.954</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s0/F</td>
</tr>
<tr>
<td>7.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 43.295%; route: 3.094, 49.389%; tC2Q: 0.458, 7.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>video_transmitter/red_tmds/encoderStage1[8]_3_s1/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage1[8]_3_s1/F</td>
</tr>
<tr>
<td>5.260</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>video_transmitter/red_tmds/n114_1_s/CIN</td>
</tr>
<tr>
<td>5.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n114_1_s/COUT</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>video_transmitter/red_tmds/n113_1_s/CIN</td>
</tr>
<tr>
<td>5.880</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n113_1_s/SUM</td>
</tr>
<tr>
<td>6.684</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>video_transmitter/red_tmds/n173_s0/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n173_s0/F</td>
</tr>
<tr>
<td>7.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.541, 41.703%; route: 3.094, 50.775%; tC2Q: 0.458, 7.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>video_transmitter/red_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/n177_s0/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n177_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>video_transmitter/red_tmds/n178_s3/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/n178_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/n122_s2/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n122_s2/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/hPosCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>movingRight_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>movingRight_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">movingRight_s5/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>n247_s4/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">n247_s4/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">movingRight_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/n543_s2/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n543_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/n278_s5/I3</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n278_s5/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_8_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/green_tmds/n278_s3/I2</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n278_s3/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s6/I3</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/stage2Ready_s6/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>movingDown_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>movingDown_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>movingDown_s7/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">movingDown_s7/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>n351_s4/I1</td>
</tr>
<tr>
<td>2.522</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n351_s4/F</td>
</tr>
<tr>
<td>2.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">movingDown_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>movingDown_s7/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>movingDown_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>boxHpos_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">boxHpos_10_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>n224_s1/I2</td>
</tr>
<tr>
<td>2.522</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">n224_s1/F</td>
</tr>
<tr>
<td>2.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">boxHpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>boxHpos_10_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>boxHpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxVpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxVpos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>boxVpos_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">boxVpos_1_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>n337_s1/I3</td>
</tr>
<tr>
<td>2.523</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n337_s1/F</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">boxVpos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>boxVpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>boxVpos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxVpos_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxVpos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>boxVpos_4_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">boxVpos_4_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>n334_s1/I1</td>
</tr>
<tr>
<td>2.523</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n334_s1/F</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">boxVpos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>boxVpos_4_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>boxVpos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxVpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxVpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>boxVpos_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">boxVpos_10_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>n328_s1/I2</td>
</tr>
<tr>
<td>2.523</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n328_s1/F</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">boxVpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>boxVpos_10_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>boxVpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_8_s6/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_9_s6/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_8_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/n77_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n77_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/n71_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n71_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/hPosCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/n119_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n119_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/hPosCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/hPosCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>video_transmitter/n73_s/I1</td>
</tr>
<tr>
<td>2.543</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n73_s/SUM</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/hPosCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_7_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/n115_s/I1</td>
</tr>
<tr>
<td>2.543</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n115_s/SUM</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/hPosCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>video_transmitter/hPosCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage1_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_2_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_2_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_2_s6/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>77</td>
<td>crystalCLK_d</td>
<td>-1.523</td>
<td>1.727</td>
</tr>
<tr>
<td>59</td>
<td>multiplierClkOut</td>
<td>-6.356</td>
<td>0.262</td>
</tr>
<tr>
<td>55</td>
<td>displayEnable</td>
<td>0.255</td>
<td>2.646</td>
</tr>
<tr>
<td>34</td>
<td>n143_3</td>
<td>27.390</td>
<td>2.470</td>
</tr>
<tr>
<td>22</td>
<td>encoderStage1_0[6]</td>
<td>-6.115</td>
<td>1.336</td>
</tr>
<tr>
<td>21</td>
<td>n142_9</td>
<td>27.390</td>
<td>1.797</td>
</tr>
<tr>
<td>16</td>
<td>movingRight</td>
<td>30.587</td>
<td>1.841</td>
</tr>
<tr>
<td>15</td>
<td>movingDown</td>
<td>29.284</td>
<td>1.828</td>
</tr>
<tr>
<td>14</td>
<td>boxVpos[6]</td>
<td>29.843</td>
<td>0.999</td>
</tr>
<tr>
<td>14</td>
<td>encoderStage1[8]</td>
<td>0.743</td>
<td>1.331</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C10</td>
<td>45.83%</td>
</tr>
<tr>
<td>R9C15</td>
<td>45.83%</td>
</tr>
<tr>
<td>R9C9</td>
<td>44.44%</td>
</tr>
<tr>
<td>R9C18</td>
<td>43.06%</td>
</tr>
<tr>
<td>R8C19</td>
<td>43.06%</td>
</tr>
<tr>
<td>R11C10</td>
<td>41.67%</td>
</tr>
<tr>
<td>R11C15</td>
<td>40.28%</td>
</tr>
<tr>
<td>R9C22</td>
<td>40.28%</td>
</tr>
<tr>
<td>R8C10</td>
<td>38.89%</td>
</tr>
<tr>
<td>R11C9</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal_oscillator -period 37.037 -waveform {0 18.518} [get_ports {crystalCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name tmdsFreq -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 10 [get_nets {video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2]}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name pll_10xclock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 5 [get_pins {video_transmitter/blue_tmds/serializer/FCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
