#!/usr/bin/env python3
"""RV32I machine model for Chimera: 32-bit memory, traps, and a documented subset.

Implements the RV32I integer/control/load-store/fence/system instruction base used
by this simulator, with a minimal M-mode trap model. Not a privileged-spec-complete
SoC: CSRs/interrupt delivery/PMP/MMU/device buses are intentionally not claimed.
"""
from dataclasses import dataclass, field

MASK = 0xffffffff
class Trap(Exception):
    def __init__(self, cause, pc, tval=0, message="trap"):
        super().__init__(message); self.cause=cause; self.pc=pc & MASK; self.tval=tval & MASK

@dataclass
class RV32Machine:
    memory_size: int = 65536
    base: int = 0
    regs: list = field(default_factory=lambda:[0]*32)
    pc: int = 0
    memory: bytearray = field(default_factory=bytearray)
    mtvec: int = 0
    mcause: int = 0
    mepc: int = 0
    mtval: int = 0
    mstatus: int = 0
    mie: int = 0
    mip: int = 0
    mscratch: int = 0
    privilege: str = "M"
    mcycle: int = 0
    minstret: int = 0
    halted: bool = False
    steps: int = 0

    def __post_init__(self):
        if not self.memory: self.memory=bytearray(self.memory_size)
        if len(self.regs)!=32: raise ValueError("RV32 requires 32 integer registers")
    def load(self, address, data):
        off=address-self.base
        if off<0 or off+len(data)>len(self.memory): raise Trap(7,self.pc,address,"store access fault")
        self.memory[off:off+len(data)]=data
    def read(self,address,size,signed_load=False):
        off=address-self.base
        if off<0 or off+size>len(self.memory): raise Trap(5,self.pc,address,"load access fault")
        if address%size: raise Trap(4,self.pc,address,"load address misaligned")
        v=int.from_bytes(self.memory[off:off+size],"little")
        if signed_load and v&(1<<(size*8-1)): v-=1<<(size*8)
        return v&MASK
    def write(self,address,size,value):
        off=address-self.base
        if off<0 or off+size>len(self.memory): raise Trap(7,self.pc,address,"store access fault")
        if address%size: raise Trap(6,self.pc,address,"store address misaligned")
        self.memory[off:off+size]=(value&MASK).to_bytes(4,"little")[:size]
    @staticmethod
    def sx(v,bits):
        v &= (1<<bits)-1
        return v-(1<<bits) if v&(1<<(bits-1)) else v
    def _csr_read(self, address):
        values = {
            0x300: self.mstatus, 0x301: 0x40000100, 0x304: self.mie,
            0x305: self.mtvec, 0x340: self.mscratch, 0x341: self.mepc,
            0x342: self.mcause, 0x343: self.mtval, 0x344: self.mip,
            0xC00: self.mcycle & MASK, 0xC02: self.minstret & MASK,
            0xC80: (self.mcycle >> 32) & MASK, 0xC82: (self.minstret >> 32) & MASK,
        }
        if address not in values:
            raise Trap(2, self.pc, address, "unsupported CSR")
        required = (address >> 8) & 3
        if {"U": 0, "S": 1, "M": 3}.get(self.privilege, 3) < required:
            raise Trap(2, self.pc, address, "CSR privilege violation")
        return values[address] & MASK

    def _csr_write(self, address, value):
        value &= MASK
        required = (address >> 8) & 3
        if {"U": 0, "S": 1, "M": 3}.get(self.privilege, 3) < required:
            raise Trap(2, self.pc, address, "CSR privilege violation")
        if (address >> 10) & 3 == 3:
            raise Trap(2, self.pc, address, "write to read-only CSR")
        if address == 0x300:
            # RV32I machine-level status fields used here: MIE, MPIE, MPP.
            allowed = (1 << 3) | (1 << 7) | (3 << 11)
            self.mstatus = (self.mstatus & ~allowed) | (value & allowed)
            if ((self.mstatus >> 11) & 3) == 2:
                self.mstatus &= ~(3 << 11)  # reserved MPP encodings read as U
        elif address == 0x304:
            self.mie = value & ((1 << 3) | (1 << 7) | (1 << 11))
        elif address == 0x305:
            mode = value & 3
            self.mtvec = (value & ~3) | (mode if mode in (0, 1) else 0)
        elif address == 0x340: self.mscratch = value
        elif address == 0x341: self.mepc = value & ~3
        elif address == 0x342: self.mcause = value
        elif address == 0x343: self.mtval = value
        elif address == 0x344:
            # Only MSIP is software-writable here; MTIP/MEIP are platform inputs.
            self.mip = (self.mip & ~(1 << 3)) | (value & (1 << 3))
        else:
            raise Trap(2, self.pc, address, "unsupported or read-only CSR")

    def _take_trap(self, cause, pc, tval=0):
        self.mepc = pc & ~3 & MASK
        self.mtval = tval & MASK
        old_priv = {"U": 0, "S": 1, "M": 3}.get(self.privilege, 3)
        self.mstatus = (self.mstatus & ~((1 << 3) | (1 << 7) | (3 << 11))) | (((self.mstatus >> 3) & 1) << 7) | (old_priv << 11)
        self.mstatus &= ~(1 << 3)
        self.privilege = "M"
        self.mcause = cause & MASK
        base = self.mtvec & ~3
        if (cause & 0x80000000) and (self.mtvec & 3) == 1:
            self.pc = (base + 4 * (cause & 0x7fffffff)) & MASK
        elif self.mtvec:
            self.pc = base
        else:
            self.halted = True

    def trap(self,cause,pc,tval=0):
        self._take_trap(cause, pc, tval)

    def _pending_interrupt(self):
        pending = self.mip & self.mie & ((1 << 3) | (1 << 7) | (1 << 11))
        if not pending:
            return None
        # Standard machine interrupt priority for the modeled software/timer/external set.
        for cause in (11, 3, 7):
            if pending & (1 << cause):
                global_enable = self.privilege != "M" or bool(self.mstatus & (1 << 3))
                if global_enable:
                    return cause
        return None
    def step(self):
        if self.halted: return
        self.mcycle += 1
        pending = self._pending_interrupt()
        if pending is not None:
            self.steps += 1
            self._take_trap(0x80000000 | pending, self.pc, 0)
            return
        here=self.pc
        try:
            if here%4: raise Trap(0,here,here,"instruction address misaligned")
            w=self.read(here,4)
            op=w&0x7f; rd=(w>>7)&31; f3=(w>>12)&7; a=(w>>15)&31; b=(w>>20)&31; f7=w>>25
            imm_i=self.sx(w>>20,12)
            imm_s=self.sx(((w>>25)<<5)|((w>>7)&31),12)
            imm_b=self.sx((((w>>31)&1)<<12)|(((w>>7)&1)<<11)|(((w>>25)&63)<<5)|(((w>>8)&15)<<1),13)
            imm_j=self.sx((((w>>31)&1)<<20)|(((w>>12)&255)<<12)|(((w>>20)&1)<<11)|(((w>>21)&1023)<<1),21)
            x,y=self.regs[a],self.regs[b]; nxt=(here+4)&MASK; val=None
            if op==0x37: val=w&0xfffff000
            elif op==0x17: val=(here+(w&0xfffff000))&MASK
            elif op==0x6f: val=nxt; nxt=(here+imm_j)&MASK
            elif op==0x67 and f3==0:
                target=(x+imm_i)&MASK
                if target&3: raise Trap(0,here,target,"JALR target misaligned")
                val=nxt; nxt=target
            elif op==0x63:
                cond={0:x==y,1:x!=y,4:self.sx(x,32)<self.sx(y,32),5:self.sx(x,32)>=self.sx(y,32),6:x<y,7:x>=y}.get(f3)
                if cond is None: raise Trap(2,here,w,"illegal branch funct3")
                if cond:
                    nxt=(here+imm_b)&MASK
                    if nxt&3: raise Trap(0,here,nxt,"branch target misaligned")
            elif op==0x03:
                spec={0:(1,True),1:(2,True),2:(4,False),4:(1,False),5:(2,False)}.get(f3)
                if spec is None: raise Trap(2,here,w,"illegal load funct3")
                size,sgn=spec; val=self.read((x+imm_i)&MASK,size,sgn)
            elif op==0x23:
                size={0:1,1:2,2:4}.get(f3)
                if size is None: raise Trap(2,here,w,"illegal store funct3")
                self.write((x+imm_s)&MASK,size,y)
            elif op==0x13:
                sh=(w>>20)&31
                if f3==0: val=x+imm_i
                elif f3==2: val=int(self.sx(x,32)<imm_i)
                elif f3==3: val=int(x<(imm_i&MASK))
                elif f3==4: val=x^(imm_i&MASK)
                elif f3==6: val=x | (imm_i&MASK)
                elif f3==7: val=x & (imm_i&MASK)
                elif f3==1 and (w>>25)==0: val=x<<sh
                elif f3==5 and (w>>25)==0: val=x>>sh
                elif f3==5 and (w>>25)==0x20: val=self.sx(x,32)>>sh
                else: raise Trap(2,here,w,"illegal OP-IMM encoding")
            elif op==0x33:
                table={(0,0):lambda:x+y,(0x20,0):lambda:x-y,(0,1):lambda:x<<(y&31),(0,2):lambda:int(self.sx(x,32)<self.sx(y,32)),(0,3):lambda:int(x<y),(0,4):lambda:x^y,(0,5):lambda:x>>(y&31),(0x20,5):lambda:self.sx(x,32)>>(y&31),(0,6):lambda:x|y,(0,7):lambda:x&y}
                fn=table.get((f7,f3))
                if fn is None: raise Trap(2,here,w,"illegal OP encoding")
                val=fn()
            elif op==0x0f: # RV32I FENCE; single-hart execution preserves program order.
                # FENCE.I belongs to Zifencei, not the RV32I base.
                fm=(w>>28)&0xf; pred=(w>>24)&0xf; succ=(w>>20)&0xf
                if f3 != 0 or rd or a or fm != 0:
                    raise Trap(2,here,w,"illegal FENCE encoding")
                # There are no asynchronous memory observers in this model, so
                # sequential execution is already stronger than the requested ordering.
            elif op==0x73:
                if f3 == 0:
                    if w == 0x00000073:
                        raise Trap(8 if self.privilege == "U" else 11, here, 0, "ECALL")
                    if w == 0x00100073:
                        raise Trap(3, here, here, "EBREAK")
                    if w == 0x30200073 and self.privilege == "M":
                        mpp = (self.mstatus >> 11) & 3
                        self.privilege = "U" if mpp == 0 else ("S" if mpp == 1 else "M")
                        mpie = (self.mstatus >> 7) & 1
                        self.mstatus = (self.mstatus & ~((1 << 3) | (1 << 7) | (3 << 11))) | (mpie << 3) | (1 << 7)
                        nxt = self.mepc & ~3
                    else:
                        raise Trap(2, here, w, "illegal privileged SYSTEM instruction")
                elif f3 in (1, 2, 3, 5, 6, 7):
                    csr = (w >> 20) & 0xfff
                    immediate = f3 >= 5
                    source = a if immediate else x
                    old = self._csr_read(csr)
                    write = True
                    if f3 in (1, 5): new = source
                    elif f3 in (2, 6):
                        new = old | source
                        write = source != 0
                    else:
                        new = old & ~source
                        write = source != 0
                    if write:
                        self._csr_write(csr, new)
                    val = old
                else:
                    raise Trap(2, here, w, "illegal SYSTEM/CSR funct3")
            else: raise Trap(2,here,w,"illegal instruction")
            if val is not None and rd: self.regs[rd]=val&MASK
            self.pc=nxt; self.regs[0]=0; self.steps+=1; self.minstret+=1
        except Trap as t:
            # Trapping instructions still consume a step; otherwise a handler
            # that repeatedly faults could evade run(max_steps=...) forever.
            self.steps+=1
            self.regs[0]=0
            self.trap(t.cause,t.pc,t.tval)
    def run(self,max_steps=100000):
        start=self.steps
        while not self.halted and self.steps-start<max_steps: self.step()
        return {"pc":self.pc,"steps":self.steps-start,"halted":self.halted,"registers":self.regs[:],
                "mcause":self.mcause,"mepc":self.mepc,"mtval":self.mtval,"mstatus":self.mstatus,"mie":self.mie,"mip":self.mip,"privilege":self.privilege}
