<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>verilog实现简单的三级加法流水线 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="verilog实现简单的三级加法流水线" />
<meta property="og:description" content="引言 pipeline流水线设计是一种典型的面积换性能的设计。一方面通过对长功能路径的合理划分，在同一时间内同时并行多个该功能请求，大大提高了某个功能的吞吐率；另一方面由于长功能路径被切割成短路径，可以达到更高的工作频率，如果不需要提高工作频率，多出来的提频空间可以用于降压降功耗，进可攻退可守。今天这篇文章将小小总结一下流水线设计的一些关键点。
流水线设计是完美的时间并行。因为流水线上每一级的处理都是一个时钟周期的延时，并且一动则全动，每一级的延时可以完美的掩盖起来，最高实现与流水级数相同数量的请求并行度。
如上图所示，在现代经典的cpu处理中，流水线级数被广泛应用，cpu的各个处理环节可以看作流水线上的一个stage。在单发射单处理单元的最简单处理器中，同一时间内最高同时可以支持5条指令的执行。如果没有指令冲突，资源冲突等可能导致断流的场景，基本可以认为每一个时钟周期都可以完成一条指令的处理。
当然，除了CPU，只要是一个周期无法完成的功能，在性能优先的设计中，为了提高吞吐率，都可以采用流水线技术来对功能路径进行切分，比如乘法器等。
流水线的stage划分 我们知道，流水线的分割线是一组寄存器，这条分割线放在哪个位置完全由设计者决定。一般来说，划分流水线的时候主要有以下三点考虑：
如果流水线切割的子功能抽象层次较高，最好按完整的功能来进行流水线划分，比如CPU的各个执行环节。
流水线最好划分在数据通路上位宽较小的地方，以节省寄存器数量和面积。在流水线上可以有许多的数据路径，数据路径会有中间结果和最终结果。那么这个时候就可以选择性地进行切割。比如一个1024bit 2选1的数据选择器，如果将流水线划分划在选择器的输入端，那么将占用2x1024=2048bit的寄存器以及1个1bit的选择信号。而如果将流水线划分在选择器的输出端，那么只需要1024bit的寄存器，显然面积的收益十分巨大。
流水线每一级的关键路径延时最好接近，这样利于获得最大的timing margin，频率可以跑到最高。这点很好理解，假设一条关键路径在切割流水线之前延时为a，时钟周期近似为a，将其切割成2级流水线。假设切割之后的新关键路径仍然在该关键路径上，那么新的时钟周期将取决于切割后的关键路径延时。很明显，a/2是最小的，如果不是均分，那么总有一级大于a/2，那么时钟周期将大于a/2。当然，也有可能切割流水线之前的关键路径被切割之后不再是关键路径。假设一条非关键路径b，在切割之后变成1/3b和2/3b。并且2/3b &gt;1/2a，那么2/3b将会成为新的关键路径，新的时钟周期将接近2/3b。这种情况下，如果对于路径b的这种切割不是必要的（比如出于功能完整性和面积考虑），那么完全可以将b切成1/2b和1/2b，1/2b&lt;1/2a&lt;2/3b，时钟频率依然可以以1/2a为准。
流水线设计的简单例子 那么怎么设计一个流水线呢？其实从结构上来讲，流水线很简单，无非是一个原本完整的功能，中间插了几级寄存器，每级寄存器的输出做不一样的功能，每一拍都进行一次更新，把上一级的结果打到下一级。比如一个最简单的例子，假设一个周期只能完成一个1bit加法，那么要实现3个操作数加法s=a&#43;b&#43;c，并且保证每个周期都有一个结果寄存器输出，可以使用3级流水实现：
实现代码如下：
`timescale 1ns / 1ps //================================================================================================== // Filename : pipeline.v // Created On : 2020-07-08 18:34:17 // Last Modified : 2020-07-08 19:05:15 // Revision : 1.6 // // Description : // // //================================================================================================== module PIPELINE_ADDER#( parameter DATA_WIDTH = 16 ) ( input clk, input rst_n, input [DATA_WIDTH-1:0] a_in , input [DATA_WIDTH-1:0] b_in, input [DATA_WIDTH-1:0] c_in , input vld_in, output reg [DATA_WIDTH-1:0] s_out , output reg vld_out ); // 这里没有必要都定义成reg类型 wire [DATA_WIDTH-1:0] plus_s1 ; reg [DATA_WIDTH-1:0] plus_s2 ; wire [DATA_WIDTH-1:0] plus_out ; // stage 1 reg [DATA_WIDTH-1:0] a_reg ; reg [DATA_WIDTH-1:0] b_reg ; reg [DATA_WIDTH-1:0] c_reg ; // stage 2 reg [DATA_WIDTH-1:0] c_reg_s2 ; reg vld_s1, vld_s2; // control path always @(posedge clk or posedge rst_n) begin if (!" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/cf8a99bd8a93d69973ea6e1984d10cdd/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-07-08T20:24:02+08:00" />
<meta property="article:modified_time" content="2020-07-08T20:24:02+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">verilog实现简单的三级加法流水线</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-github-gist">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <h3><a id="_0"></a>引言</h3> 
<p>pipeline流水线设计是一种典型的面积换性能的设计。一方面通过对长功能路径的合理划分，在同一时间内同时并行多个该功能请求，大大提高了某个功能的吞吐率；另一方面由于长功能路径被切割成短路径，可以达到更高的工作频率，如果不需要提高工作频率，多出来的提频空间可以用于降压降功耗，进可攻退可守。今天这篇文章将小小总结一下流水线设计的一些关键点。</p> 
<p>流水线设计是完美的时间并行。因为流水线上每一级的处理都是一个时钟周期的延时，并且一动则全动，每一级的延时可以完美的掩盖起来，最高实现与流水级数相同数量的请求并行度。</p> 
<p><img src="https://images2.imgbox.com/38/63/cykgRO2P_o.png" alt="在这里插入图片描述"><br> 如上图所示，在现代经典的cpu处理中，流水线级数被广泛应用，cpu的各个处理环节可以看作流水线上的一个stage。在单发射单处理单元的最简单处理器中，同一时间内最高同时可以支持5条指令的执行。如果没有指令冲突，资源冲突等可能导致断流的场景，基本可以认为每一个时钟周期都可以完成一条指令的处理。</p> 
<p>当然，除了CPU，只要是一个周期无法完成的功能，在性能优先的设计中，为了提高吞吐率，都可以采用流水线技术来对功能路径进行切分，比如乘法器等。</p> 
<h3><a id="stage_10"></a>流水线的stage划分</h3> 
<p>我们知道，流水线的分割线是一组寄存器，这条分割线放在哪个位置完全由设计者决定。一般来说，划分流水线的时候主要有以下三点考虑：</p> 
<ol><li> <p>如果流水线切割的子功能抽象层次较高，最好按完整的功能来进行流水线划分，比如CPU的各个执行环节。</p> </li><li> <p>流水线最好划分在数据通路上位宽较小的地方，以节省寄存器数量和面积。在流水线上可以有许多的数据路径，数据路径会有中间结果和最终结果。那么这个时候就可以选择性地进行切割。比如一个1024bit 2选1的数据选择器，如果将流水线划分划在选择器的输入端，那么将占用2x1024=2048bit的寄存器以及1个1bit的选择信号。而如果将流水线划分在选择器的输出端，那么只需要1024bit的寄存器，显然面积的收益十分巨大。</p> </li><li> <p>流水线每一级的关键路径延时最好接近，这样利于获得最大的timing margin，频率可以跑到最高。这点很好理解，假设一条关键路径在切割流水线之前延时为a，时钟周期近似为a，将其切割成2级流水线。假设切割之后的新关键路径仍然在该关键路径上，那么新的时钟周期将取决于切割后的关键路径延时。很明显，a/2是最小的，如果不是均分，那么总有一级大于a/2，那么时钟周期将大于a/2。当然，也有可能切割流水线之前的关键路径被切割之后不再是关键路径。假设一条非关键路径b，在切割之后变成1/3b和2/3b。并且2/3b &gt;1/2a，那么2/3b将会成为新的关键路径，新的时钟周期将接近2/3b。这种情况下，如果对于路径b的这种切割不是必要的（比如出于功能完整性和面积考虑），那么完全可以将b切成1/2b和1/2b，1/2b&lt;1/2a&lt;2/3b，时钟频率依然可以以1/2a为准。</p> </li></ol> 
<h3><a id="_19"></a>流水线设计的简单例子</h3> 
<p>那么怎么设计一个流水线呢？<strong>其实从结构上来讲，流水线很简单，无非是一个原本完整的功能，中间插了几级寄存器，每级寄存器的输出做不一样的功能，每一拍都进行一次更新，把上一级的结果打到下一级</strong>。比如一个最简单的例子，假设一个周期只能完成一个1bit加法，那么要实现3个操作数加法s=a+b+c，并且保证每个周期都有一个结果寄存器输出，可以使用3级流水实现：</p> 
<p><img src="https://images2.imgbox.com/78/28/5pGSGAuw_o.png" alt="在这里插入图片描述"><br> 实现代码如下：</p> 
<pre><code class="prism language-clike">`timescale <span class="token number">1</span>ns <span class="token operator">/</span> <span class="token number">1</span>ps
<span class="token comment">//==================================================================================================</span>
<span class="token comment">//  Filename      : pipeline.v</span>
<span class="token comment">//  Created On    : 2020-07-08 18:34:17</span>
<span class="token comment">//  Last Modified : 2020-07-08 19:05:15</span>
<span class="token comment">//  Revision      : 1.6</span>
<span class="token comment">//</span>
<span class="token comment">//  Description   : </span>
<span class="token comment">//</span>
<span class="token comment">//</span>
<span class="token comment">//==================================================================================================</span>

module PIPELINE_ADDER#<span class="token punctuation">(</span>
		parameter DATA_WIDTH <span class="token operator">=</span> <span class="token number">16</span>
	<span class="token punctuation">)</span>
	<span class="token punctuation">(</span>
		input clk<span class="token punctuation">,</span>
		input rst_n<span class="token punctuation">,</span>
		input <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a_in <span class="token punctuation">,</span>
		input <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b_in<span class="token punctuation">,</span>
		input <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c_in <span class="token punctuation">,</span>
		input vld_in<span class="token punctuation">,</span>
		output reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s_out <span class="token punctuation">,</span>
		output reg vld_out

	<span class="token punctuation">)</span><span class="token punctuation">;</span>
	
	<span class="token comment">// 这里没有必要都定义成reg类型</span>
	wire <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> plus_s1 <span class="token punctuation">;</span>
	reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> plus_s2 <span class="token punctuation">;</span>
	wire <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> plus_out <span class="token punctuation">;</span>
	
	<span class="token comment">// stage 1</span>
	reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a_reg <span class="token punctuation">;</span>
	reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b_reg <span class="token punctuation">;</span>
	reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c_reg <span class="token punctuation">;</span>

	<span class="token comment">// stage 2</span>
	reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c_reg_s2 <span class="token punctuation">;</span>

	reg vld_s1<span class="token punctuation">,</span> vld_s2<span class="token punctuation">;</span>


	<span class="token comment">// control path</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token comment">// reset</span>
			vld_s1 <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
			vld_s2 <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
			vld_out <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
			
		end
		<span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span> begin
			vld_s1 <span class="token operator">&lt;=</span> vld_in<span class="token punctuation">;</span>
			vld_s2 <span class="token operator">&lt;=</span> vld_s1<span class="token punctuation">;</span>
			vld_out <span class="token operator">&lt;=</span> vld_s2<span class="token punctuation">;</span>
		end
	end

	<span class="token comment">// input data -&gt; stage1</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token keyword">if</span> <span class="token punctuation">(</span>vld_in<span class="token punctuation">)</span> begin
				<span class="token comment">// vld_in is true</span>
				a_reg <span class="token operator">&lt;=</span> a_in<span class="token punctuation">;</span>
				b_reg <span class="token operator">&lt;=</span> b_in<span class="token punctuation">;</span>
				c_reg <span class="token operator">&lt;=</span> c_in<span class="token punctuation">;</span>
			end
		end
		
		<span class="token keyword">else</span> begin
			a_reg <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
			b_reg <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
			c_reg <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
		end
	end

	<span class="token comment">// stage1 -&gt; stage2</span>
	assign plus_s1 <span class="token operator">=</span> a_reg <span class="token operator">+</span> b_reg<span class="token punctuation">;</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token keyword">if</span> <span class="token punctuation">(</span>vld_s1<span class="token punctuation">)</span> begin
				plus_s2 <span class="token operator">&lt;=</span> plus_s1<span class="token punctuation">;</span>
				c_reg_s2 <span class="token operator">&lt;=</span> c_reg<span class="token punctuation">;</span>
			end
		end
		<span class="token keyword">else</span> begin
			plus_s2 <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
			c_reg_s2 <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
		end
	end

	<span class="token comment">// stage2 -&gt; out</span>
	assign  plus_out <span class="token operator">=</span> plus_s2 <span class="token operator">+</span> c_reg_s2<span class="token punctuation">;</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token keyword">if</span> <span class="token punctuation">(</span>vld_s2<span class="token punctuation">)</span> begin
				s_out <span class="token operator">&lt;=</span> plus_out<span class="token punctuation">;</span>
			end
		end
		<span class="token keyword">else</span>
		       s_out <span class="token operator">&lt;=</span> <span class="token number">16</span>'d0<span class="token punctuation">;</span>
		
	end


endmodule

</code></pre> 
<p>上面这个例子可以保证如果每一拍都有新的a_in, b_in, c_in输入，那么在经过了2拍的延时后每一拍都可以输出一个s_out。</p> 
<p>仿真文件编写如下：</p> 
<pre><code class="prism language-clike">`timescale <span class="token number">1</span>ns <span class="token operator">/</span> <span class="token number">1</span>ps
<span class="token comment">//==================================================================================================</span>
<span class="token comment">//  Filename      : pipeline.v</span>
<span class="token comment">//  Created On    : 2020-07-08 18:34:17</span>
<span class="token comment">//  Last Modified : 2020-07-08 19:05:15</span>
<span class="token comment">//  Revision      : 1.6</span>
<span class="token comment">//</span>
<span class="token comment">//  Description   : test batch</span>
<span class="token comment">//</span>
<span class="token comment">//</span>
<span class="token comment">//==================================================================================================</span>

module tb<span class="token punctuation">;</span>

parameter DATA_WIDTH <span class="token operator">=</span> <span class="token number">16</span><span class="token punctuation">;</span>

reg clk<span class="token punctuation">;</span>
reg rst_n<span class="token punctuation">;</span>

reg vld_in<span class="token punctuation">;</span>
reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a_in<span class="token punctuation">;</span>
reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b_in<span class="token punctuation">;</span>
reg <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c_in<span class="token punctuation">;</span>

wire vld_out<span class="token punctuation">;</span>
wire <span class="token punctuation">[</span>DATA_WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s_out<span class="token punctuation">;</span>

always 
begin
	clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	#<span class="token number">10</span><span class="token punctuation">;</span>
	clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	#<span class="token number">10</span><span class="token punctuation">;</span>
end

initial
begin
	rst_n <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	vld_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	#<span class="token number">20</span><span class="token punctuation">;</span>
	rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	vld_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	a_in <span class="token operator">=</span> <span class="token number">16</span>'d3<span class="token punctuation">;</span>
	b_in <span class="token operator">=</span> <span class="token number">16</span>'d5<span class="token punctuation">;</span>
	c_in <span class="token operator">=</span> <span class="token number">16</span>'d8<span class="token punctuation">;</span>
	#<span class="token number">10</span><span class="token punctuation">;</span>
	a_in <span class="token operator">=</span> <span class="token number">16</span>'d6<span class="token punctuation">;</span>


end

PIPELINE_ADDER <span class="token function">pipeline</span><span class="token punctuation">(</span>
	<span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">rst_n</span><span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">a_in</span><span class="token punctuation">(</span>a_in<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">b_in</span><span class="token punctuation">(</span>b_in<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">c_in</span><span class="token punctuation">(</span>c_in<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">vld_in</span><span class="token punctuation">(</span>vld_in<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">s_out</span><span class="token punctuation">(</span>s_out<span class="token punctuation">)</span><span class="token punctuation">,</span>
	<span class="token punctuation">.</span><span class="token function">vld_out</span><span class="token punctuation">(</span>vld_out<span class="token punctuation">)</span>
	<span class="token punctuation">)</span><span class="token punctuation">;</span>


endmodule

</code></pre> 
<p>但是实际场景中流水线的最终结果输出并不一定是每一拍都需要的。假设s_out的下游有反压信号，如果流水线还是每拍都流水，那么s_out的结果将会每拍都刷新一次，在下游存在反压的情况下会有有效数据被流水冲刷掉，那么将会导致结果的错误。因此对于这种下游有反压的场景，不能简单地每拍都进行一次流水。而要考虑进下游的反压。</p> 
<p>在上面的例子中，假设下游的反压信号是rdy_in，因为流水线反压一级则前级均被反压，因此每一级都需要一个反压信号，而流水线最后一级的反压信号将参与到前面每一级流水的反压信号生成中。代码中控制逻辑增加反压：</p> 
<pre><code class="prism language-clike">	<span class="token comment">// control path</span>
	wire rdy_s1<span class="token punctuation">,</span> rdy_s2<span class="token punctuation">,</span> rdy_in<span class="token punctuation">;</span>
	wire ena_s1<span class="token punctuation">,</span> ena_s2<span class="token punctuation">,</span> ena_out<span class="token punctuation">;</span>
	wire handshake_s1<span class="token punctuation">,</span> handshake_s2<span class="token punctuation">,</span> handshake_out<span class="token punctuation">;</span>

	<span class="token comment">// input data -&gt; stage1</span>
	assign rdy_s1 <span class="token operator">=</span> ena_s2<span class="token punctuation">;</span>
	assign handshake_s1 <span class="token operator">=</span> rdy_s1 <span class="token operator">&amp;</span> vld_s1<span class="token punctuation">;</span>
	assign ena_s1 <span class="token operator">=</span> handshake_s1 <span class="token operator">|</span> <span class="token operator">~</span>vld_s1<span class="token punctuation">;</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token comment">// reset</span>
			vld_s1 <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
		end
		<span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>ena_s1<span class="token punctuation">)</span> begin
			vld_s1 <span class="token operator">&lt;=</span> vld_in<span class="token punctuation">;</span>
		end
	end

	<span class="token comment">// stage 1 -&gt; stage 2</span>
	assign rdy_s2 <span class="token operator">=</span> ena_out<span class="token punctuation">;</span>
	assign handshake_s2 <span class="token operator">=</span> rdy_s2 <span class="token operator">&amp;</span> vld_s2<span class="token punctuation">;</span>
	assign ena_s2 <span class="token operator">=</span> handshake_s2 <span class="token operator">|</span> <span class="token operator">~</span>vld_s2<span class="token punctuation">;</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token comment">// reset</span>
			vld_s2 <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
		end
		<span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>ena_s2<span class="token punctuation">)</span> begin
			vld_s2 <span class="token operator">&lt;=</span> vld_s1<span class="token punctuation">;</span>
		end
	end

	<span class="token comment">// stage 2 -&gt; out</span>
	assign handshake_out <span class="token operator">=</span> rdy_in <span class="token operator">&amp;</span> vld_out<span class="token punctuation">;</span>
	assign ena_out <span class="token operator">=</span> handshake_out <span class="token operator">|</span> <span class="token operator">~</span>vld_out<span class="token punctuation">;</span>
	always @<span class="token punctuation">(</span>posedge clk or posedge rst_n<span class="token punctuation">)</span> begin
		<span class="token keyword">if</span> <span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span> begin
			<span class="token comment">// reset</span>
			vld_out <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
		end
		<span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>ena_out<span class="token punctuation">)</span> begin
			vld_out <span class="token operator">&lt;=</span> vld_s2<span class="token punctuation">;</span>
		end
	end
</code></pre> 
<h3><a id="_259"></a>流水线的逐级反压串扰</h3> 
<p>从上面的例子可以看到，最后一级的流水输出vld_out需要与下游的反压信号rdy_in完成握手之后，上一级s2才可以更新到out。只有s2更新到out，s1才能更新到s2。只有s1更新到s2，in才能更新到s1，这样一来，我们注意到ena_s1，也就是第一级流水的更新使能信号，其实可以拆解到rdy_in这个最后一级的反压信号。由此可见rdy_in串扰到了最前面一级，形成了逐级反压串扰。这只是一种最简单的场景，如果rdy_in信号的生成逻辑较复杂，并且流水线级数较多，每一级的rdy信号除了下一级的握手成功，还有别的条件，比如资源冲突，数据冲突等，那么这条从最后一级反压信号开始的组合逻辑路径将会很长，成为流水线中的关键路径，必要时需要一些特殊的手段进行处理。</p> 
<p>解决这个问题的办法就是切割这种逐级握手机制。有以下2种做法，这里就不一一展开：</p> 
<ol><li> <p>使用乒乓buffer。</p> </li><li> <p>使用旁路缓存。这种方法比较常见。即在流水线的某一级加入一个buffer，该级的rdy信号直接使用buffer的非满信号，这样就能切割该级与后面流水线的握手联系，通过buffer非满信号来决定是否可以流水到这一级。当流水流到这一级之后，再根据下游是否握手成功决定是要写入旁路缓存还是直接bypass缓存。</p> </li></ol> 
<p>除了来自最后一级流水的逐级反压，每一级流水都有可能单独被反压的可能。这取决于具体的设计。比如经典流水线CPU设计中的RAW, WAW问题，运算单元资源冲突问题，总线带宽资源限制问题等等。而无论是哪一级被反压，都要逐级反压前面的流水</p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/ee42db8a0aa081fa3a2adbf37c73b0ec/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">乖离率BIAS策略</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/1fadca9707e56eb0eb6fc94718c0059e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">VS C&#43;&#43;实现openssl访问https网页教程及实例</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>