
robot-cortex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003280  080001e0  080001e0  000101e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08003460  08003460  00013460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003478  08003478  000201c8  2**0
                  CONTENTS
  4 .ARM          00000008  08003478  08003478  00013478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003480  08003480  000201c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003480  08003480  00013480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003484  08003484  00013484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  08003488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  200001c8  08003650  000201c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  08003650  000203b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fb8  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025af  00000000  00000000  000361b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe0  00000000  00000000  00038760  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f30  00000000  00000000  00039740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002384d  00000000  00000000  0003a670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cd7d  00000000  00000000  0005debd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e2389  00000000  00000000  0006ac3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014cfc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a9c  00000000  00000000  0014d040  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000b11f  00000000  00000000  0014fadc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001c8 	.word	0x200001c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003448 	.word	0x08003448

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001cc 	.word	0x200001cc
 800021c:	08003448 	.word	0x08003448

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b972 	b.w	800051c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	4688      	mov	r8, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14b      	bne.n	80002f6 <__udivmoddi4+0xa6>
 800025e:	428a      	cmp	r2, r1
 8000260:	4615      	mov	r5, r2
 8000262:	d967      	bls.n	8000334 <__udivmoddi4+0xe4>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0720 	rsb	r7, r2, #32
 800026e:	fa01 f302 	lsl.w	r3, r1, r2
 8000272:	fa20 f707 	lsr.w	r7, r0, r7
 8000276:	4095      	lsls	r5, r2
 8000278:	ea47 0803 	orr.w	r8, r7, r3
 800027c:	4094      	lsls	r4, r2
 800027e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000282:	0c23      	lsrs	r3, r4, #16
 8000284:	fbb8 f7fe 	udiv	r7, r8, lr
 8000288:	fa1f fc85 	uxth.w	ip, r5
 800028c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000290:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000294:	fb07 f10c 	mul.w	r1, r7, ip
 8000298:	4299      	cmp	r1, r3
 800029a:	d909      	bls.n	80002b0 <__udivmoddi4+0x60>
 800029c:	18eb      	adds	r3, r5, r3
 800029e:	f107 30ff 	add.w	r0, r7, #4294967295
 80002a2:	f080 811b 	bcs.w	80004dc <__udivmoddi4+0x28c>
 80002a6:	4299      	cmp	r1, r3
 80002a8:	f240 8118 	bls.w	80004dc <__udivmoddi4+0x28c>
 80002ac:	3f02      	subs	r7, #2
 80002ae:	442b      	add	r3, r5
 80002b0:	1a5b      	subs	r3, r3, r1
 80002b2:	b2a4      	uxth	r4, r4
 80002b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c4:	45a4      	cmp	ip, r4
 80002c6:	d909      	bls.n	80002dc <__udivmoddi4+0x8c>
 80002c8:	192c      	adds	r4, r5, r4
 80002ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ce:	f080 8107 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002d2:	45a4      	cmp	ip, r4
 80002d4:	f240 8104 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002d8:	3802      	subs	r0, #2
 80002da:	442c      	add	r4, r5
 80002dc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002e0:	eba4 040c 	sub.w	r4, r4, ip
 80002e4:	2700      	movs	r7, #0
 80002e6:	b11e      	cbz	r6, 80002f0 <__udivmoddi4+0xa0>
 80002e8:	40d4      	lsrs	r4, r2
 80002ea:	2300      	movs	r3, #0
 80002ec:	e9c6 4300 	strd	r4, r3, [r6]
 80002f0:	4639      	mov	r1, r7
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d909      	bls.n	800030e <__udivmoddi4+0xbe>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80eb 	beq.w	80004d6 <__udivmoddi4+0x286>
 8000300:	2700      	movs	r7, #0
 8000302:	e9c6 0100 	strd	r0, r1, [r6]
 8000306:	4638      	mov	r0, r7
 8000308:	4639      	mov	r1, r7
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	fab3 f783 	clz	r7, r3
 8000312:	2f00      	cmp	r7, #0
 8000314:	d147      	bne.n	80003a6 <__udivmoddi4+0x156>
 8000316:	428b      	cmp	r3, r1
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xd0>
 800031a:	4282      	cmp	r2, r0
 800031c:	f200 80fa 	bhi.w	8000514 <__udivmoddi4+0x2c4>
 8000320:	1a84      	subs	r4, r0, r2
 8000322:	eb61 0303 	sbc.w	r3, r1, r3
 8000326:	2001      	movs	r0, #1
 8000328:	4698      	mov	r8, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d0e0      	beq.n	80002f0 <__udivmoddi4+0xa0>
 800032e:	e9c6 4800 	strd	r4, r8, [r6]
 8000332:	e7dd      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000334:	b902      	cbnz	r2, 8000338 <__udivmoddi4+0xe8>
 8000336:	deff      	udf	#255	; 0xff
 8000338:	fab2 f282 	clz	r2, r2
 800033c:	2a00      	cmp	r2, #0
 800033e:	f040 808f 	bne.w	8000460 <__udivmoddi4+0x210>
 8000342:	1b49      	subs	r1, r1, r5
 8000344:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000348:	fa1f f885 	uxth.w	r8, r5
 800034c:	2701      	movs	r7, #1
 800034e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fb0e 111c 	mls	r1, lr, ip, r1
 8000358:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800035c:	fb08 f10c 	mul.w	r1, r8, ip
 8000360:	4299      	cmp	r1, r3
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x124>
 8000364:	18eb      	adds	r3, r5, r3
 8000366:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4299      	cmp	r1, r3
 800036e:	f200 80cd 	bhi.w	800050c <__udivmoddi4+0x2bc>
 8000372:	4684      	mov	ip, r0
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	b2a3      	uxth	r3, r4
 8000378:	fbb1 f0fe 	udiv	r0, r1, lr
 800037c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000380:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000384:	fb08 f800 	mul.w	r8, r8, r0
 8000388:	45a0      	cmp	r8, r4
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x14c>
 800038c:	192c      	adds	r4, r5, r4
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x14a>
 8000394:	45a0      	cmp	r8, r4
 8000396:	f200 80b6 	bhi.w	8000506 <__udivmoddi4+0x2b6>
 800039a:	4618      	mov	r0, r3
 800039c:	eba4 0408 	sub.w	r4, r4, r8
 80003a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a4:	e79f      	b.n	80002e6 <__udivmoddi4+0x96>
 80003a6:	f1c7 0c20 	rsb	ip, r7, #32
 80003aa:	40bb      	lsls	r3, r7
 80003ac:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003b0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003b4:	fa01 f407 	lsl.w	r4, r1, r7
 80003b8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003bc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003c0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003c4:	4325      	orrs	r5, r4
 80003c6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ca:	0c2c      	lsrs	r4, r5, #16
 80003cc:	fb08 3319 	mls	r3, r8, r9, r3
 80003d0:	fa1f fa8e 	uxth.w	sl, lr
 80003d4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d8:	fb09 f40a 	mul.w	r4, r9, sl
 80003dc:	429c      	cmp	r4, r3
 80003de:	fa02 f207 	lsl.w	r2, r2, r7
 80003e2:	fa00 f107 	lsl.w	r1, r0, r7
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ec:	f109 30ff 	add.w	r0, r9, #4294967295
 80003f0:	f080 8087 	bcs.w	8000502 <__udivmoddi4+0x2b2>
 80003f4:	429c      	cmp	r4, r3
 80003f6:	f240 8084 	bls.w	8000502 <__udivmoddi4+0x2b2>
 80003fa:	f1a9 0902 	sub.w	r9, r9, #2
 80003fe:	4473      	add	r3, lr
 8000400:	1b1b      	subs	r3, r3, r4
 8000402:	b2ad      	uxth	r5, r5
 8000404:	fbb3 f0f8 	udiv	r0, r3, r8
 8000408:	fb08 3310 	mls	r3, r8, r0, r3
 800040c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000410:	fb00 fa0a 	mul.w	sl, r0, sl
 8000414:	45a2      	cmp	sl, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1e 0404 	adds.w	r4, lr, r4
 800041c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000420:	d26b      	bcs.n	80004fa <__udivmoddi4+0x2aa>
 8000422:	45a2      	cmp	sl, r4
 8000424:	d969      	bls.n	80004fa <__udivmoddi4+0x2aa>
 8000426:	3802      	subs	r0, #2
 8000428:	4474      	add	r4, lr
 800042a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800042e:	fba0 8902 	umull	r8, r9, r0, r2
 8000432:	eba4 040a 	sub.w	r4, r4, sl
 8000436:	454c      	cmp	r4, r9
 8000438:	46c2      	mov	sl, r8
 800043a:	464b      	mov	r3, r9
 800043c:	d354      	bcc.n	80004e8 <__udivmoddi4+0x298>
 800043e:	d051      	beq.n	80004e4 <__udivmoddi4+0x294>
 8000440:	2e00      	cmp	r6, #0
 8000442:	d069      	beq.n	8000518 <__udivmoddi4+0x2c8>
 8000444:	ebb1 050a 	subs.w	r5, r1, sl
 8000448:	eb64 0403 	sbc.w	r4, r4, r3
 800044c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000450:	40fd      	lsrs	r5, r7
 8000452:	40fc      	lsrs	r4, r7
 8000454:	ea4c 0505 	orr.w	r5, ip, r5
 8000458:	e9c6 5400 	strd	r5, r4, [r6]
 800045c:	2700      	movs	r7, #0
 800045e:	e747      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000460:	f1c2 0320 	rsb	r3, r2, #32
 8000464:	fa20 f703 	lsr.w	r7, r0, r3
 8000468:	4095      	lsls	r5, r2
 800046a:	fa01 f002 	lsl.w	r0, r1, r2
 800046e:	fa21 f303 	lsr.w	r3, r1, r3
 8000472:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000476:	4338      	orrs	r0, r7
 8000478:	0c01      	lsrs	r1, r0, #16
 800047a:	fbb3 f7fe 	udiv	r7, r3, lr
 800047e:	fa1f f885 	uxth.w	r8, r5
 8000482:	fb0e 3317 	mls	r3, lr, r7, r3
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb07 f308 	mul.w	r3, r7, r8
 800048e:	428b      	cmp	r3, r1
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x256>
 8000496:	1869      	adds	r1, r5, r1
 8000498:	f107 3cff 	add.w	ip, r7, #4294967295
 800049c:	d22f      	bcs.n	80004fe <__udivmoddi4+0x2ae>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d92d      	bls.n	80004fe <__udivmoddi4+0x2ae>
 80004a2:	3f02      	subs	r7, #2
 80004a4:	4429      	add	r1, r5
 80004a6:	1acb      	subs	r3, r1, r3
 80004a8:	b281      	uxth	r1, r0
 80004aa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ae:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb00 f308 	mul.w	r3, r0, r8
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x27e>
 80004be:	1869      	adds	r1, r5, r1
 80004c0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c4:	d217      	bcs.n	80004f6 <__udivmoddi4+0x2a6>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d915      	bls.n	80004f6 <__udivmoddi4+0x2a6>
 80004ca:	3802      	subs	r0, #2
 80004cc:	4429      	add	r1, r5
 80004ce:	1ac9      	subs	r1, r1, r3
 80004d0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004d4:	e73b      	b.n	800034e <__udivmoddi4+0xfe>
 80004d6:	4637      	mov	r7, r6
 80004d8:	4630      	mov	r0, r6
 80004da:	e709      	b.n	80002f0 <__udivmoddi4+0xa0>
 80004dc:	4607      	mov	r7, r0
 80004de:	e6e7      	b.n	80002b0 <__udivmoddi4+0x60>
 80004e0:	4618      	mov	r0, r3
 80004e2:	e6fb      	b.n	80002dc <__udivmoddi4+0x8c>
 80004e4:	4541      	cmp	r1, r8
 80004e6:	d2ab      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004e8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ec:	eb69 020e 	sbc.w	r2, r9, lr
 80004f0:	3801      	subs	r0, #1
 80004f2:	4613      	mov	r3, r2
 80004f4:	e7a4      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f6:	4660      	mov	r0, ip
 80004f8:	e7e9      	b.n	80004ce <__udivmoddi4+0x27e>
 80004fa:	4618      	mov	r0, r3
 80004fc:	e795      	b.n	800042a <__udivmoddi4+0x1da>
 80004fe:	4667      	mov	r7, ip
 8000500:	e7d1      	b.n	80004a6 <__udivmoddi4+0x256>
 8000502:	4681      	mov	r9, r0
 8000504:	e77c      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000506:	3802      	subs	r0, #2
 8000508:	442c      	add	r4, r5
 800050a:	e747      	b.n	800039c <__udivmoddi4+0x14c>
 800050c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000510:	442b      	add	r3, r5
 8000512:	e72f      	b.n	8000374 <__udivmoddi4+0x124>
 8000514:	4638      	mov	r0, r7
 8000516:	e708      	b.n	800032a <__udivmoddi4+0xda>
 8000518:	4637      	mov	r7, r6
 800051a:	e6e9      	b.n	80002f0 <__udivmoddi4+0xa0>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <CAN_Init>:
uint32_t				can_tx_mailbox;



void CAN_Init(void)
{
 8000520:	b500      	push	{lr}
 8000522:	b08b      	sub	sp, #44	; 0x2c
	CAN_FilterTypeDef  sFilterConfig;

	/*##-1- Configure the CAN peripheral #######################################*/
	hcan1.Instance = CAN1;
 8000524:	4825      	ldr	r0, [pc, #148]	; (80005bc <CAN_Init+0x9c>)
 8000526:	4b26      	ldr	r3, [pc, #152]	; (80005c0 <CAN_Init+0xa0>)
 8000528:	6003      	str	r3, [r0, #0]
	hcan1.Init.Prescaler = 16;
 800052a:	2310      	movs	r3, #16
 800052c:	6043      	str	r3, [r0, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800052e:	2300      	movs	r3, #0
 8000530:	6083      	str	r3, [r0, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000532:	60c3      	str	r3, [r0, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000534:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000538:	6102      	str	r2, [r0, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 800053a:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800053e:	6142      	str	r2, [r0, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000540:	7603      	strb	r3, [r0, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000542:	7643      	strb	r3, [r0, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000544:	7683      	strb	r3, [r0, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000546:	76c3      	strb	r3, [r0, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000548:	7703      	strb	r3, [r0, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 800054a:	7743      	strb	r3, [r0, #29]

	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800054c:	f000 fe3c 	bl	80011c8 <HAL_CAN_Init>
 8000550:	2800      	cmp	r0, #0
 8000552:	d12a      	bne.n	80005aa <CAN_Init+0x8a>
		/* Initialization Error */
		Error_Handler();
	}

	/*##-2- Configure the CAN Filter ###########################################*/
	sFilterConfig.FilterBank = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	9305      	str	r3, [sp, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;	//use id list
 8000558:	9306      	str	r3, [sp, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;	//16 bit for idlist
 800055a:	2201      	movs	r2, #1
 800055c:	9207      	str	r2, [sp, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 800055e:	9300      	str	r3, [sp, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000560:	9301      	str	r3, [sp, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000562:	9302      	str	r3, [sp, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;	//deactivate incoming filter. we getting it all
 8000564:	9303      	str	r3, [sp, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000566:	9304      	str	r3, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000568:	9208      	str	r2, [sp, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800056a:	230e      	movs	r3, #14
 800056c:	9309      	str	r3, [sp, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800056e:	4669      	mov	r1, sp
 8000570:	4812      	ldr	r0, [pc, #72]	; (80005bc <CAN_Init+0x9c>)
 8000572:	f000 fecf 	bl	8001314 <HAL_CAN_ConfigFilter>
 8000576:	b9d8      	cbnz	r0, 80005b0 <CAN_Init+0x90>
		/* Filter configuration Error */
		Error_Handler();
	}

	/*##-3- Start the CAN peripheral ###########################################*/
	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8000578:	4810      	ldr	r0, [pc, #64]	; (80005bc <CAN_Init+0x9c>)
 800057a:	f000 ff49 	bl	8001410 <HAL_CAN_Start>
 800057e:	b9d0      	cbnz	r0, 80005b6 <CAN_Init+0x96>
//		/* Notification Error */
//		Error_Handler();
//	}

	/*##-5- Configure Transmission process #####################################*/
	can_tx_header.StdId = 23;
 8000580:	4a10      	ldr	r2, [pc, #64]	; (80005c4 <CAN_Init+0xa4>)
 8000582:	2317      	movs	r3, #23
 8000584:	6013      	str	r3, [r2, #0]
	can_tx_header.ExtId = 0x00;
 8000586:	2300      	movs	r3, #0
 8000588:	6053      	str	r3, [r2, #4]
	can_tx_header.RTR = CAN_RTR_DATA;
 800058a:	60d3      	str	r3, [r2, #12]
	can_tx_header.IDE = CAN_ID_STD;
 800058c:	6093      	str	r3, [r2, #8]
	can_tx_header.DLC = sizeof(float);	//4
 800058e:	2104      	movs	r1, #4
 8000590:	6111      	str	r1, [r2, #16]
	can_tx_header.TransmitGlobalTime = DISABLE;
 8000592:	7513      	strb	r3, [r2, #20]

	can_rx_header.StdId = 0x000;	//gets loaded by getmessage
 8000594:	4a0c      	ldr	r2, [pc, #48]	; (80005c8 <CAN_Init+0xa8>)
 8000596:	6013      	str	r3, [r2, #0]
	can_rx_header.ExtId = 0x00;
 8000598:	6053      	str	r3, [r2, #4]
	can_rx_header.IDE = CAN_ID_STD;
 800059a:	6093      	str	r3, [r2, #8]
	can_rx_header.RTR = CAN_RTR_DATA;
 800059c:	60d3      	str	r3, [r2, #12]
	can_rx_header.DLC = sizeof(float);	//4
 800059e:	6111      	str	r1, [r2, #16]
	can_rx_header.Timestamp = 0;
 80005a0:	6153      	str	r3, [r2, #20]
	can_rx_header.FilterMatchIndex = 0;
 80005a2:	6193      	str	r3, [r2, #24]
}
 80005a4:	b00b      	add	sp, #44	; 0x2c
 80005a6:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 80005aa:	f000 f9b7 	bl	800091c <Error_Handler>
 80005ae:	e7d1      	b.n	8000554 <CAN_Init+0x34>
		Error_Handler();
 80005b0:	f000 f9b4 	bl	800091c <Error_Handler>
 80005b4:	e7e0      	b.n	8000578 <CAN_Init+0x58>
		Error_Handler();
 80005b6:	f000 f9b1 	bl	800091c <Error_Handler>
 80005ba:	e7e1      	b.n	8000580 <CAN_Init+0x60>
 80005bc:	20000388 	.word	0x20000388
 80005c0:	40006400 	.word	0x40006400
 80005c4:	2000024c 	.word	0x2000024c
 80005c8:	200001e8 	.word	0x200001e8

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d0:	2230      	movs	r2, #48	; 0x30
 80005d2:	2100      	movs	r1, #0
 80005d4:	a828      	add	r0, sp, #160	; 0xa0
 80005d6:	f002 ff2f 	bl	8003438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005da:	2400      	movs	r4, #0
 80005dc:	9423      	str	r4, [sp, #140]	; 0x8c
 80005de:	9424      	str	r4, [sp, #144]	; 0x90
 80005e0:	9425      	str	r4, [sp, #148]	; 0x94
 80005e2:	9426      	str	r4, [sp, #152]	; 0x98
 80005e4:	9427      	str	r4, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005e6:	2680      	movs	r6, #128	; 0x80
 80005e8:	4632      	mov	r2, r6
 80005ea:	4621      	mov	r1, r4
 80005ec:	a803      	add	r0, sp, #12
 80005ee:	f002 ff23 	bl	8003438 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b1e      	ldr	r3, [pc, #120]	; (800066c <SystemClock_Config+0xa0>)
 80005f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005fa:	641a      	str	r2, [r3, #64]	; 0x40
 80005fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000606:	4a1a      	ldr	r2, [pc, #104]	; (8000670 <SystemClock_Config+0xa4>)
 8000608:	6813      	ldr	r3, [r2, #0]
 800060a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800060e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000612:	6013      	str	r3, [r2, #0]
 8000614:	6813      	ldr	r3, [r2, #0]
 8000616:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800061a:	9302      	str	r3, [sp, #8]
 800061c:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800061e:	2502      	movs	r5, #2
 8000620:	9528      	str	r5, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000622:	2301      	movs	r3, #1
 8000624:	932b      	str	r3, [sp, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000626:	2310      	movs	r3, #16
 8000628:	932c      	str	r3, [sp, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062a:	952e      	str	r5, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062c:	942f      	str	r4, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 800062e:	2308      	movs	r3, #8
 8000630:	9330      	str	r3, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000632:	2390      	movs	r3, #144	; 0x90
 8000634:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000636:	9532      	str	r5, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000638:	9533      	str	r5, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063a:	a828      	add	r0, sp, #160	; 0xa0
 800063c:	f001 fad4 	bl	8001be8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	9323      	str	r3, [sp, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000644:	9524      	str	r5, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000646:	9425      	str	r4, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000648:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800064c:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800064e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000652:	9327      	str	r3, [sp, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000654:	2104      	movs	r1, #4
 8000656:	a823      	add	r0, sp, #140	; 0x8c
 8000658:	f001 fd34 	bl	80020c4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800065c:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800065e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000660:	a803      	add	r0, sp, #12
 8000662:	f001 fe09 	bl	8002278 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8000666:	b034      	add	sp, #208	; 0xd0
 8000668:	bd70      	pop	{r4, r5, r6, pc}
 800066a:	bf00      	nop
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
void MX_ADC1_Init(void)
{
 8000674:	b570      	push	{r4, r5, r6, lr}
 8000676:	b084      	sub	sp, #16

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8000678:	2500      	movs	r5, #0
 800067a:	9500      	str	r5, [sp, #0]
 800067c:	9501      	str	r5, [sp, #4]
 800067e:	9502      	str	r5, [sp, #8]
 8000680:	9503      	str	r5, [sp, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000682:	4c10      	ldr	r4, [pc, #64]	; (80006c4 <MX_ADC1_Init+0x50>)
 8000684:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <MX_ADC1_Init+0x54>)
 8000686:	6023      	str	r3, [r4, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000688:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800068c:	6063      	str	r3, [r4, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800068e:	60a5      	str	r5, [r4, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000690:	6125      	str	r5, [r4, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000692:	61a5      	str	r5, [r4, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000694:	f884 5020 	strb.w	r5, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000698:	62e5      	str	r5, [r4, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_ADC1_Init+0x58>)
 800069c:	62a3      	str	r3, [r4, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800069e:	60e5      	str	r5, [r4, #12]
	hadc1.Init.NbrOfConversion = 1;
 80006a0:	2601      	movs	r6, #1
 80006a2:	61e6      	str	r6, [r4, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80006a4:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006a8:	6166      	str	r6, [r4, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006aa:	4620      	mov	r0, r4
 80006ac:	f000 fc7a 	bl	8000fa4 <HAL_ADC_Init>
	{
		Error_Handler();
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80006b0:	9500      	str	r5, [sp, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b2:	9601      	str	r6, [sp, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006b4:	9502      	str	r5, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	4669      	mov	r1, sp
 80006b8:	4620      	mov	r0, r4
 80006ba:	f000 fc9f 	bl	8000ffc <HAL_ADC_ConfigChannel>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80006be:	b004      	add	sp, #16
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
 80006c2:	bf00      	nop
 80006c4:	20000204 	.word	0x20000204
 80006c8:	40012000 	.word	0x40012000
 80006cc:	0f000001 	.word	0x0f000001

080006d0 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
void MX_SPI1_Init(void)
{
 80006d0:	b508      	push	{r3, lr}

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80006d2:	480e      	ldr	r0, [pc, #56]	; (800070c <MX_SPI1_Init+0x3c>)
 80006d4:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <MX_SPI1_Init+0x40>)
 80006d6:	6003      	str	r3, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006d8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80006dc:	6043      	str	r3, [r0, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006de:	2300      	movs	r3, #0
 80006e0:	6083      	str	r3, [r0, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80006e6:	60c2      	str	r2, [r0, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006e8:	6103      	str	r3, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006ea:	6143      	str	r3, [r0, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f0:	6182      	str	r2, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80006f2:	2238      	movs	r2, #56	; 0x38
 80006f4:	61c2      	str	r2, [r0, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f6:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006f8:	6243      	str	r3, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006fa:	6283      	str	r3, [r0, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 80006fc:	2207      	movs	r2, #7
 80006fe:	62c2      	str	r2, [r0, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000700:	6303      	str	r3, [r0, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000702:	2308      	movs	r3, #8
 8000704:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000706:	f002 f82b 	bl	8002760 <HAL_SPI_Init>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800070a:	bd08      	pop	{r3, pc}
 800070c:	200002a4 	.word	0x200002a4
 8000710:	40013000 	.word	0x40013000

08000714 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
void MX_TIM1_Init(void)
{
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	b096      	sub	sp, #88	; 0x58

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000718:	2400      	movs	r4, #0
 800071a:	9413      	str	r4, [sp, #76]	; 0x4c
 800071c:	9414      	str	r4, [sp, #80]	; 0x50
 800071e:	9415      	str	r4, [sp, #84]	; 0x54
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000720:	940c      	str	r4, [sp, #48]	; 0x30
 8000722:	940d      	str	r4, [sp, #52]	; 0x34
 8000724:	940e      	str	r4, [sp, #56]	; 0x38
 8000726:	940f      	str	r4, [sp, #60]	; 0x3c
 8000728:	9410      	str	r4, [sp, #64]	; 0x40
 800072a:	9411      	str	r4, [sp, #68]	; 0x44
 800072c:	9412      	str	r4, [sp, #72]	; 0x48
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800072e:	222c      	movs	r2, #44	; 0x2c
 8000730:	4621      	mov	r1, r4
 8000732:	a801      	add	r0, sp, #4
 8000734:	f002 fe80 	bl	8003438 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000738:	4d22      	ldr	r5, [pc, #136]	; (80007c4 <MX_TIM1_Init+0xb0>)
 800073a:	4b23      	ldr	r3, [pc, #140]	; (80007c8 <MX_TIM1_Init+0xb4>)
 800073c:	602b      	str	r3, [r5, #0]
	htim1.Init.Prescaler = 4;
 800073e:	2604      	movs	r6, #4
 8000740:	606e      	str	r6, [r5, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000742:	60ac      	str	r4, [r5, #8]
	htim1.Init.Period = 255;
 8000744:	23ff      	movs	r3, #255	; 0xff
 8000746:	60eb      	str	r3, [r5, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000748:	612c      	str	r4, [r5, #16]
	htim1.Init.RepetitionCounter = 0;
 800074a:	616c      	str	r4, [r5, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074c:	61ac      	str	r4, [r5, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800074e:	4628      	mov	r0, r5
 8000750:	f002 f9d4 	bl	8002afc <HAL_TIM_PWM_Init>
	{
		Error_Handler();
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000754:	9413      	str	r4, [sp, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000756:	9414      	str	r4, [sp, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000758:	9415      	str	r4, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800075a:	a913      	add	r1, sp, #76	; 0x4c
 800075c:	4628      	mov	r0, r5
 800075e:	f002 faf1 	bl	8002d44 <HAL_TIMEx_MasterConfigSynchronization>
	{
		Error_Handler();
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000762:	2360      	movs	r3, #96	; 0x60
 8000764:	930c      	str	r3, [sp, #48]	; 0x30
	sConfigOC.Pulse = 0;
 8000766:	940d      	str	r4, [sp, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000768:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800076a:	940f      	str	r4, [sp, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076c:	9410      	str	r4, [sp, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800076e:	9411      	str	r4, [sp, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000770:	9412      	str	r4, [sp, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000772:	4622      	mov	r2, r4
 8000774:	a90c      	add	r1, sp, #48	; 0x30
 8000776:	4628      	mov	r0, r5
 8000778:	f002 fa12 	bl	8002ba0 <HAL_TIM_PWM_ConfigChannel>
	{
		Error_Handler();
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800077c:	4632      	mov	r2, r6
 800077e:	a90c      	add	r1, sp, #48	; 0x30
 8000780:	4628      	mov	r0, r5
 8000782:	f002 fa0d 	bl	8002ba0 <HAL_TIM_PWM_ConfigChannel>
	{
		Error_Handler();
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000786:	2208      	movs	r2, #8
 8000788:	a90c      	add	r1, sp, #48	; 0x30
 800078a:	4628      	mov	r0, r5
 800078c:	f002 fa08 	bl	8002ba0 <HAL_TIM_PWM_ConfigChannel>
	{
		Error_Handler();
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000790:	9401      	str	r4, [sp, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000792:	9402      	str	r4, [sp, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000794:	9403      	str	r4, [sp, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000796:	9404      	str	r4, [sp, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000798:	9405      	str	r4, [sp, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800079a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800079e:	9306      	str	r3, [sp, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80007a0:	9407      	str	r4, [sp, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80007a2:	9408      	str	r4, [sp, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80007a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80007a8:	9309      	str	r3, [sp, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 80007aa:	940a      	str	r4, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007ac:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007ae:	eb0d 0106 	add.w	r1, sp, r6
 80007b2:	4628      	mov	r0, r5
 80007b4:	f002 fb16 	bl	8002de4 <HAL_TIMEx_ConfigBreakDeadTime>
		Error_Handler();
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80007b8:	4628      	mov	r0, r5
 80007ba:	f000 fa57 	bl	8000c6c <HAL_TIM_MspPostInit>

}
 80007be:	b016      	add	sp, #88	; 0x58
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	bf00      	nop
 80007c4:	20000264 	.word	0x20000264
 80007c8:	40010000 	.word	0x40010000

080007cc <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART2_UART_Init(void)
{
 80007cc:	b508      	push	{r3, lr}
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80007ce:	4809      	ldr	r0, [pc, #36]	; (80007f4 <MX_USART2_UART_Init+0x28>)
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_USART2_UART_Init+0x2c>)
 80007d2:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 80007d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80007d8:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	2300      	movs	r3, #0
 80007dc:	6083      	str	r3, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80007de:	60c3      	str	r3, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80007e0:	6103      	str	r3, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80007e2:	220c      	movs	r2, #12
 80007e4:	6142      	str	r2, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e6:	6183      	str	r3, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e8:	61c3      	str	r3, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ea:	6203      	str	r3, [r0, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ec:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ee:	f002 fdce 	bl	800338e <HAL_UART_Init>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80007f2:	bd08      	pop	{r3, pc}
 80007f4:	20000308 	.word	0x20000308
 80007f8:	40004400 	.word	0x40004400

080007fc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void)
{
 80007fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000800:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	2400      	movs	r4, #0
 8000804:	9403      	str	r4, [sp, #12]
 8000806:	9404      	str	r4, [sp, #16]
 8000808:	9405      	str	r4, [sp, #20]
 800080a:	9406      	str	r4, [sp, #24]
 800080c:	9407      	str	r4, [sp, #28]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	4b3e      	ldr	r3, [pc, #248]	; (8000908 <MX_GPIO_Init+0x10c>)
 8000810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000812:	f042 0204 	orr.w	r2, r2, #4
 8000816:	631a      	str	r2, [r3, #48]	; 0x30
 8000818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800081a:	f002 0204 	and.w	r2, r2, #4
 800081e:	9200      	str	r2, [sp, #0]
 8000820:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000824:	f042 0201 	orr.w	r2, r2, #1
 8000828:	631a      	str	r2, [r3, #48]	; 0x30
 800082a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800082c:	f002 0201 	and.w	r2, r2, #1
 8000830:	9201      	str	r2, [sp, #4]
 8000832:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000836:	f042 0202 	orr.w	r2, r2, #2
 800083a:	631a      	str	r2, [r3, #48]	; 0x30
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	9302      	str	r3, [sp, #8]
 8000844:	9b02      	ldr	r3, [sp, #8]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, NRF_SS_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 8000846:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8000918 <MX_GPIO_Init+0x11c>
 800084a:	4622      	mov	r2, r4
 800084c:	f248 0104 	movw	r1, #32772	; 0x8004
 8000850:	4640      	mov	r0, r8
 8000852:	f001 f9c3 	bl	8001bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EN_HP_GPIO_Port, EN_HP_Pin, GPIO_PIN_RESET);
 8000856:	4d2d      	ldr	r5, [pc, #180]	; (800090c <MX_GPIO_Init+0x110>)
 8000858:	4622      	mov	r2, r4
 800085a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800085e:	4628      	mov	r0, r5
 8000860:	f001 f9bc 	bl	8001bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MPU_SS_GPIO_Port, MPU_SS_Pin, GPIO_PIN_RESET);
 8000864:	4e2a      	ldr	r6, [pc, #168]	; (8000910 <MX_GPIO_Init+0x114>)
 8000866:	4622      	mov	r2, r4
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	4630      	mov	r0, r6
 800086e:	f001 f9b5 	bl	8001bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : NRF_INT_Pin */
	GPIO_InitStruct.Pin = NRF_INT_Pin;
 8000872:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000876:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000878:	2302      	movs	r3, #2
 800087a:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087e:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8000880:	230f      	movs	r3, #15
 8000882:	9307      	str	r3, [sp, #28]
	HAL_GPIO_Init(NRF_INT_GPIO_Port, &GPIO_InitStruct);
 8000884:	a903      	add	r1, sp, #12
 8000886:	4640      	mov	r0, r8
 8000888:	f001 f8c6 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pins : NRF_SS_Pin NRF_CE_Pin */
	GPIO_InitStruct.Pin = NRF_SS_Pin|NRF_CE_Pin;
 800088c:	f248 0304 	movw	r3, #32772	; 0x8004
 8000890:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2701      	movs	r7, #1
 8000894:	9704      	str	r7, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089a:	a903      	add	r1, sp, #12
 800089c:	4640      	mov	r0, r8
 800089e:	f001 f8bb 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pin : EN_HP_Pin */
	GPIO_InitStruct.Pin = EN_HP_Pin;
 80008a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a6:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	9704      	str	r7, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(EN_HP_GPIO_Port, &GPIO_InitStruct);
 80008ae:	a903      	add	r1, sp, #12
 80008b0:	4628      	mov	r0, r5
 80008b2:	f001 f8b1 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pins : GP_SW_Pin SWITCH_Pin */
	GPIO_InitStruct.Pin = GP_SW_Pin|SWITCH_Pin;
 80008b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008ba:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008bc:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	9405      	str	r4, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c0:	a903      	add	r1, sp, #12
 80008c2:	4628      	mov	r0, r5
 80008c4:	f001 f8a8 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pin : MPU_INT_Pin */
	GPIO_InitStruct.Pin = MPU_INT_Pin;
 80008c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008cc:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <MX_GPIO_Init+0x118>)
 80008d0:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	9405      	str	r4, [sp, #20]
	HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80008d4:	a903      	add	r1, sp, #12
 80008d6:	4630      	mov	r0, r6
 80008d8:	f001 f89e 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pin : MPU_SS_Pin */
	GPIO_InitStruct.Pin = MPU_SS_Pin;
 80008dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008e0:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e2:	9704      	str	r7, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(MPU_SS_GPIO_Port, &GPIO_InitStruct);
 80008e8:	a903      	add	r1, sp, #12
 80008ea:	4630      	mov	r0, r6
 80008ec:	f001 f894 	bl	8001a18 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80008f0:	23f8      	movs	r3, #248	; 0xf8
 80008f2:	9303      	str	r3, [sp, #12]
			|GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008f4:	2303      	movs	r3, #3
 80008f6:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	9405      	str	r4, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fa:	a903      	add	r1, sp, #12
 80008fc:	4628      	mov	r0, r5
 80008fe:	f001 f88b 	bl	8001a18 <HAL_GPIO_Init>

}
 8000902:	b008      	add	sp, #32
 8000904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020400 	.word	0x40020400
 8000910:	40020000 	.word	0x40020000
 8000914:	10110000 	.word	0x10110000
 8000918:	40020800 	.word	0x40020800

0800091c <Error_Handler>:
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800091c:	4770      	bx	lr
	...

08000920 <main>:
			.led_cmd = LED_OFF
		}
};

int main(void)
{
 8000920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000922:	b087      	sub	sp, #28

	HAL_Init();
 8000924:	f000 fa72 	bl	8000e0c <HAL_Init>

	SystemClock_Config();
 8000928:	f7ff fe50 	bl	80005cc <SystemClock_Config>

	MX_GPIO_Init();
 800092c:	f7ff ff66 	bl	80007fc <MX_GPIO_Init>
	MX_ADC1_Init();
 8000930:	f7ff fea0 	bl	8000674 <MX_ADC1_Init>
	HAL_Delay(100);
 8000934:	2064      	movs	r0, #100	; 0x64
 8000936:	f000 fa87 	bl	8000e48 <HAL_Delay>
	CAN_Init();
 800093a:	f7ff fdf1 	bl	8000520 <CAN_Init>
//	MX_CAN1_Init();
	MX_USART2_UART_Init();
 800093e:	f7ff ff45 	bl	80007cc <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8000942:	f7ff fec5 	bl	80006d0 <MX_SPI1_Init>
	MX_TIM1_Init();
 8000946:	f7ff fee5 	bl	8000714 <MX_TIM1_Init>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800094a:	4c4e      	ldr	r4, [pc, #312]	; (8000a84 <main+0x164>)
 800094c:	2100      	movs	r1, #0
 800094e:	4620      	mov	r0, r4
 8000950:	f002 f9d2 	bl	8002cf8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000954:	2104      	movs	r1, #4
 8000956:	4620      	mov	r0, r4
 8000958:	f002 f9ce 	bl	8002cf8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800095c:	2108      	movs	r1, #8
 800095e:	4620      	mov	r0, r4
 8000960:	f002 f9ca 	bl	8002cf8 <HAL_TIM_PWM_Start>

	rgb_play((rgb_t){0,255,0});
 8000964:	2700      	movs	r7, #0
 8000966:	f88d 700c 	strb.w	r7, [sp, #12]
 800096a:	23ff      	movs	r3, #255	; 0xff
 800096c:	f88d 300d 	strb.w	r3, [sp, #13]
 8000970:	f88d 700e 	strb.w	r7, [sp, #14]
 8000974:	9803      	ldr	r0, [sp, #12]
 8000976:	f000 f891 	bl	8000a9c <rgb_play>
	HAL_Delay(50);
 800097a:	2032      	movs	r0, #50	; 0x32
 800097c:	f000 fa64 	bl	8000e48 <HAL_Delay>

	int led_state = NUM_JOINTS;
	uint32_t can_tx_ts = 0;
	uint32_fmt_t can_tx_data = {0};
 8000980:	9702      	str	r7, [sp, #8]
	uint32_fmt_t can_rx_data = {0};
 8000982:	9701      	str	r7, [sp, #4]
	int led_state = NUM_JOINTS;
 8000984:	2603      	movs	r6, #3

	while(1)
	{
		if(HAL_GetTick()>can_tx_ts)
 8000986:	f000 fa59 	bl	8000e3c <HAL_GetTick>
 800098a:	42b8      	cmp	r0, r7
 800098c:	d942      	bls.n	8000a14 <main+0xf4>
		{
			if(led_state == NUM_JOINTS)
 800098e:	2e03      	cmp	r6, #3
 8000990:	d00b      	beq.n	80009aa <main+0x8a>
				for(int i = 0; i < NUM_JOINTS; i++)
					chain[i].led_cmd = LED_OFF;
			}
			else
			{
					rgb_play((rgb_t){0,0,0});
 8000992:	2400      	movs	r4, #0
 8000994:	f88d 4014 	strb.w	r4, [sp, #20]
 8000998:	f88d 4015 	strb.w	r4, [sp, #21]
 800099c:	f88d 4016 	strb.w	r4, [sp, #22]
 80009a0:	9805      	ldr	r0, [sp, #20]
 80009a2:	f000 f87b 	bl	8000a9c <rgb_play>
					for(int i = 0; i < NUM_JOINTS; i++)
 80009a6:	4623      	mov	r3, r4
 80009a8:	e01f      	b.n	80009ea <main+0xca>
				rgb_play((rgb_t){0,255,0});
 80009aa:	2400      	movs	r4, #0
 80009ac:	f88d 4010 	strb.w	r4, [sp, #16]
 80009b0:	23ff      	movs	r3, #255	; 0xff
 80009b2:	f88d 3011 	strb.w	r3, [sp, #17]
 80009b6:	f88d 4012 	strb.w	r4, [sp, #18]
 80009ba:	9804      	ldr	r0, [sp, #16]
 80009bc:	f000 f86e 	bl	8000a9c <rgb_play>
				for(int i = 0; i < NUM_JOINTS; i++)
 80009c0:	4623      	mov	r3, r4
 80009c2:	e007      	b.n	80009d4 <main+0xb4>
					chain[i].led_cmd = LED_OFF;
 80009c4:	4930      	ldr	r1, [pc, #192]	; (8000a88 <main+0x168>)
 80009c6:	2294      	movs	r2, #148	; 0x94
 80009c8:	fb02 1203 	mla	r2, r2, r3, r1
 80009cc:	21fe      	movs	r1, #254	; 0xfe
 80009ce:	f882 1090 	strb.w	r1, [r2, #144]	; 0x90
				for(int i = 0; i < NUM_JOINTS; i++)
 80009d2:	3301      	adds	r3, #1
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	ddf5      	ble.n	80009c4 <main+0xa4>
 80009d8:	e010      	b.n	80009fc <main+0xdc>
						chain[i].led_cmd = LED_OFF;
 80009da:	492b      	ldr	r1, [pc, #172]	; (8000a88 <main+0x168>)
 80009dc:	2294      	movs	r2, #148	; 0x94
 80009de:	fb02 1203 	mla	r2, r2, r3, r1
 80009e2:	21fe      	movs	r1, #254	; 0xfe
 80009e4:	f882 1090 	strb.w	r1, [r2, #144]	; 0x90
					for(int i = 0; i < NUM_JOINTS; i++)
 80009e8:	3301      	adds	r3, #1
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	ddf5      	ble.n	80009da <main+0xba>
					chain[led_state].led_cmd = LED_ON;
 80009ee:	4a26      	ldr	r2, [pc, #152]	; (8000a88 <main+0x168>)
 80009f0:	2394      	movs	r3, #148	; 0x94
 80009f2:	fb03 2306 	mla	r3, r3, r6, r2
 80009f6:	22de      	movs	r2, #222	; 0xde
 80009f8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
			}

			led_state = (led_state + 1) % (NUM_JOINTS + 1);
 80009fc:	3601      	adds	r6, #1
 80009fe:	4273      	negs	r3, r6
 8000a00:	f006 0603 	and.w	r6, r6, #3
 8000a04:	f003 0303 	and.w	r3, r3, #3
 8000a08:	bf58      	it	pl
 8000a0a:	425e      	negpl	r6, r3
			can_tx_ts = HAL_GetTick()+150;
 8000a0c:	f000 fa16 	bl	8000e3c <HAL_GetTick>
 8000a10:	f100 0796 	add.w	r7, r0, #150	; 0x96
		}

		for(int i = 0; i < NUM_JOINTS; i++)
 8000a14:	2500      	movs	r5, #0
 8000a16:	e000      	b.n	8000a1a <main+0xfa>
 8000a18:	3501      	adds	r5, #1
 8000a1a:	2d02      	cmp	r5, #2
 8000a1c:	dcb3      	bgt.n	8000986 <main+0x66>
		{
			can_tx_header.StdId = chain[i].id;
 8000a1e:	4a1a      	ldr	r2, [pc, #104]	; (8000a88 <main+0x168>)
 8000a20:	2394      	movs	r3, #148	; 0x94
 8000a22:	fb03 f305 	mul.w	r3, r3, r5
 8000a26:	18d0      	adds	r0, r2, r3
 8000a28:	5ad3      	ldrh	r3, [r2, r3]
 8000a2a:	4918      	ldr	r1, [pc, #96]	; (8000a8c <main+0x16c>)
 8000a2c:	600b      	str	r3, [r1, #0]
			can_tx_data.d[3]=chain[i].led_cmd;
 8000a2e:	f890 3090 	ldrb.w	r3, [r0, #144]	; 0x90
 8000a32:	f88d 300b 	strb.w	r3, [sp, #11]
			HAL_CAN_AddTxMessage(&hcan1, &can_tx_header, can_tx_data.d, &can_tx_mailbox);
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <main+0x170>)
 8000a38:	aa02      	add	r2, sp, #8
 8000a3a:	4816      	ldr	r0, [pc, #88]	; (8000a94 <main+0x174>)
 8000a3c:	f000 fd16 	bl	800146c <HAL_CAN_AddTxMessage>

//				while(HAL_CAN_IsTxMessagePending(&hcan1, can_tx_mailbox));
			for(uint32_t exp_ts = HAL_GetTick()+1; HAL_GetTick() < exp_ts;)
 8000a40:	f000 f9fc 	bl	8000e3c <HAL_GetTick>
 8000a44:	1c44      	adds	r4, r0, #1
 8000a46:	f000 f9f9 	bl	8000e3c <HAL_GetTick>
 8000a4a:	42a0      	cmp	r0, r4
 8000a4c:	d206      	bcs.n	8000a5c <main+0x13c>
			{
				if(HAL_CAN_IsTxMessagePending(&hcan1,can_tx_mailbox) == 0)
 8000a4e:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <main+0x170>)
 8000a50:	6819      	ldr	r1, [r3, #0]
 8000a52:	4810      	ldr	r0, [pc, #64]	; (8000a94 <main+0x174>)
 8000a54:	f000 fd7f 	bl	8001556 <HAL_CAN_IsTxMessagePending>
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	d1f4      	bne.n	8000a46 <main+0x126>
					break;
			}
//				while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) < 1);
			for(uint32_t exp_ts = HAL_GetTick()+1;  HAL_GetTick() < exp_ts;)
 8000a5c:	f000 f9ee 	bl	8000e3c <HAL_GetTick>
 8000a60:	1c44      	adds	r4, r0, #1
 8000a62:	f000 f9eb 	bl	8000e3c <HAL_GetTick>
 8000a66:	42a0      	cmp	r0, r4
 8000a68:	d2d6      	bcs.n	8000a18 <main+0xf8>
			{
				if(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 1)
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4809      	ldr	r0, [pc, #36]	; (8000a94 <main+0x174>)
 8000a6e:	f000 fe1e 	bl	80016ae <HAL_CAN_GetRxFifoFillLevel>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d0f5      	beq.n	8000a62 <main+0x142>
				{
					if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can_rx_header, can_rx_data.d) != HAL_OK)
 8000a76:	ab01      	add	r3, sp, #4
 8000a78:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <main+0x178>)
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4805      	ldr	r0, [pc, #20]	; (8000a94 <main+0x174>)
 8000a7e:	f000 fd7c 	bl	800157a <HAL_CAN_GetRxMessage>
					{}
					break;
 8000a82:	e7c9      	b.n	8000a18 <main+0xf8>
 8000a84:	20000264 	.word	0x20000264
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	2000024c 	.word	0x2000024c
 8000a90:	200001e4 	.word	0x200001e4
 8000a94:	20000388 	.word	0x20000388
 8000a98:	200001e8 	.word	0x200001e8

08000a9c <rgb_play>:
 *      Author: Ocanath Robotman
 */
#include "rgb.h"

void rgb_play(rgb_t rgb)
{
 8000a9c:	b082      	sub	sp, #8
 8000a9e:	9001      	str	r0, [sp, #4]
	TIMER_UPDATE_DUTY(rgb.b, rgb.g, rgb.r);
 8000aa0:	4b09      	ldr	r3, [pc, #36]	; (8000ac8 <rgb_play+0x2c>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	f042 0202 	orr.w	r2, r2, #2
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8000aae:	635a      	str	r2, [r3, #52]	; 0x34
 8000ab0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000ab4:	639a      	str	r2, [r3, #56]	; 0x38
 8000ab6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8000aba:	63da      	str	r2, [r3, #60]	; 0x3c
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	f022 0202 	bic.w	r2, r2, #2
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	b002      	add	sp, #8
 8000ac6:	4770      	bx	lr
 8000ac8:	40010000 	.word	0x40010000

08000acc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <HAL_MspInit+0x2c>)
 8000ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ad2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ad6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ad8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ada:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000ade:	9200      	str	r2, [sp, #0]
 8000ae0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ae4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ae8:	645a      	str	r2, [r3, #68]	; 0x44
 8000aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af0:	9301      	str	r3, [sp, #4]
 8000af2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af4:	b002      	add	sp, #8
 8000af6:	4770      	bx	lr
 8000af8:	40023800 	.word	0x40023800

08000afc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000afc:	b500      	push	{lr}
 8000afe:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	2300      	movs	r3, #0
 8000b02:	9303      	str	r3, [sp, #12]
 8000b04:	9304      	str	r3, [sp, #16]
 8000b06:	9305      	str	r3, [sp, #20]
 8000b08:	9306      	str	r3, [sp, #24]
 8000b0a:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8000b0c:	6802      	ldr	r2, [r0, #0]
 8000b0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b12:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d002      	beq.n	8000b20 <HAL_ADC_MspInit+0x24>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b1a:	b009      	add	sp, #36	; 0x24
 8000b1c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b20:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000b24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b2a:	645a      	str	r2, [r3, #68]	; 0x44
 8000b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b2e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000b32:	9201      	str	r2, [sp, #4]
 8000b34:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b38:	f042 0201 	orr.w	r2, r2, #1
 8000b3c:	631a      	str	r2, [r3, #48]	; 0x30
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	9302      	str	r3, [sp, #8]
 8000b46:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4e:	a903      	add	r1, sp, #12
 8000b50:	4801      	ldr	r0, [pc, #4]	; (8000b58 <HAL_ADC_MspInit+0x5c>)
 8000b52:	f000 ff61 	bl	8001a18 <HAL_GPIO_Init>
}
 8000b56:	e7e0      	b.n	8000b1a <HAL_ADC_MspInit+0x1e>
 8000b58:	40020000 	.word	0x40020000

08000b5c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b5c:	b500      	push	{lr}
 8000b5e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2300      	movs	r3, #0
 8000b62:	9303      	str	r3, [sp, #12]
 8000b64:	9304      	str	r3, [sp, #16]
 8000b66:	9305      	str	r3, [sp, #20]
 8000b68:	9306      	str	r3, [sp, #24]
 8000b6a:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 8000b6c:	6802      	ldr	r2, [r0, #0]
 8000b6e:	4b18      	ldr	r3, [pc, #96]	; (8000bd0 <HAL_CAN_MspInit+0x74>)
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d002      	beq.n	8000b7a <HAL_CAN_MspInit+0x1e>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000b74:	b009      	add	sp, #36	; 0x24
 8000b76:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b7a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8000b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b80:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000b84:	641a      	str	r2, [r3, #64]	; 0x40
 8000b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b88:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8000b8c:	9201      	str	r2, [sp, #4]
 8000b8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b92:	f042 0202 	orr.w	r2, r2, #2
 8000b96:	631a      	str	r2, [r3, #48]	; 0x30
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0302 	and.w	r3, r3, #2
 8000b9e:	9302      	str	r3, [sp, #8]
 8000ba0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ba2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ba6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bac:	2303      	movs	r3, #3
 8000bae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000bb0:	2309      	movs	r3, #9
 8000bb2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb4:	a903      	add	r1, sp, #12
 8000bb6:	4807      	ldr	r0, [pc, #28]	; (8000bd4 <HAL_CAN_MspInit+0x78>)
 8000bb8:	f000 ff2e 	bl	8001a18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	4611      	mov	r1, r2
 8000bc0:	2014      	movs	r0, #20
 8000bc2:	f000 fed3 	bl	800196c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000bc6:	2014      	movs	r0, #20
 8000bc8:	f000 ff02 	bl	80019d0 <HAL_NVIC_EnableIRQ>
}
 8000bcc:	e7d2      	b.n	8000b74 <HAL_CAN_MspInit+0x18>
 8000bce:	bf00      	nop
 8000bd0:	40006400 	.word	0x40006400
 8000bd4:	40020400 	.word	0x40020400

08000bd8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bd8:	b500      	push	{lr}
 8000bda:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	2300      	movs	r3, #0
 8000bde:	9303      	str	r3, [sp, #12]
 8000be0:	9304      	str	r3, [sp, #16]
 8000be2:	9305      	str	r3, [sp, #20]
 8000be4:	9306      	str	r3, [sp, #24]
 8000be6:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8000be8:	6802      	ldr	r2, [r0, #0]
 8000bea:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <HAL_SPI_MspInit+0x60>)
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d002      	beq.n	8000bf6 <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000bf0:	b009      	add	sp, #36	; 0x24
 8000bf2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bf6:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8000bfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000bfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000c00:	645a      	str	r2, [r3, #68]	; 0x44
 8000c02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c04:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000c08:	9201      	str	r2, [sp, #4]
 8000c0a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c0e:	f042 0201 	orr.w	r2, r2, #1
 8000c12:	631a      	str	r2, [r3, #48]	; 0x30
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	9302      	str	r3, [sp, #8]
 8000c1c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c1e:	23e0      	movs	r3, #224	; 0xe0
 8000c20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c2a:	2305      	movs	r3, #5
 8000c2c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	a903      	add	r1, sp, #12
 8000c30:	4802      	ldr	r0, [pc, #8]	; (8000c3c <HAL_SPI_MspInit+0x64>)
 8000c32:	f000 fef1 	bl	8001a18 <HAL_GPIO_Init>
}
 8000c36:	e7db      	b.n	8000bf0 <HAL_SPI_MspInit+0x18>
 8000c38:	40013000 	.word	0x40013000
 8000c3c:	40020000 	.word	0x40020000

08000c40 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8000c40:	6802      	ldr	r2, [r0, #0]
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <HAL_TIM_PWM_MspInit+0x28>)
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d000      	beq.n	8000c4a <HAL_TIM_PWM_MspInit+0xa>
 8000c48:	4770      	bx	lr
{
 8000c4a:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c4c:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8000c50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c52:	f042 0201 	orr.w	r2, r2, #1
 8000c56:	645a      	str	r2, [r3, #68]	; 0x44
 8000c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	9301      	str	r3, [sp, #4]
 8000c60:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000c62:	b002      	add	sp, #8
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	40010000 	.word	0x40010000

08000c6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c6c:	b500      	push	{lr}
 8000c6e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	2300      	movs	r3, #0
 8000c72:	9301      	str	r3, [sp, #4]
 8000c74:	9302      	str	r3, [sp, #8]
 8000c76:	9303      	str	r3, [sp, #12]
 8000c78:	9304      	str	r3, [sp, #16]
 8000c7a:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8000c7c:	6802      	ldr	r2, [r0, #0]
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_TIM_MspPostInit+0x4c>)
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d002      	beq.n	8000c8a <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c84:	b007      	add	sp, #28
 8000c86:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8000c8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c90:	f042 0201 	orr.w	r2, r2, #1
 8000c94:	631a      	str	r2, [r3, #48]	; 0x30
 8000c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000ca0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000ca4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	a901      	add	r1, sp, #4
 8000cb0:	4802      	ldr	r0, [pc, #8]	; (8000cbc <HAL_TIM_MspPostInit+0x50>)
 8000cb2:	f000 feb1 	bl	8001a18 <HAL_GPIO_Init>
}
 8000cb6:	e7e5      	b.n	8000c84 <HAL_TIM_MspPostInit+0x18>
 8000cb8:	40010000 	.word	0x40010000
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc0:	b500      	push	{lr}
 8000cc2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	9303      	str	r3, [sp, #12]
 8000cc8:	9304      	str	r3, [sp, #16]
 8000cca:	9305      	str	r3, [sp, #20]
 8000ccc:	9306      	str	r3, [sp, #24]
 8000cce:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8000cd0:	6802      	ldr	r2, [r0, #0]
 8000cd2:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <HAL_UART_MspInit+0x60>)
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d002      	beq.n	8000cde <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000cd8:	b009      	add	sp, #36	; 0x24
 8000cda:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cde:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8000ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ce4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000ce8:	641a      	str	r2, [r3, #64]	; 0x40
 8000cea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cec:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000cf0:	9201      	str	r2, [sp, #4]
 8000cf2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cf6:	f042 0201 	orr.w	r2, r2, #1
 8000cfa:	631a      	str	r2, [r3, #48]	; 0x30
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	9302      	str	r3, [sp, #8]
 8000d04:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d06:	230c      	movs	r3, #12
 8000d08:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d12:	2307      	movs	r3, #7
 8000d14:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d16:	a903      	add	r1, sp, #12
 8000d18:	4802      	ldr	r0, [pc, #8]	; (8000d24 <HAL_UART_MspInit+0x64>)
 8000d1a:	f000 fe7d 	bl	8001a18 <HAL_GPIO_Init>
}
 8000d1e:	e7db      	b.n	8000cd8 <HAL_UART_MspInit+0x18>
 8000d20:	40004400 	.word	0x40004400
 8000d24:	40020000 	.word	0x40020000

08000d28 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d28:	4770      	bx	lr

08000d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d2a:	e7fe      	b.n	8000d2a <HardFault_Handler>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	e7fe      	b.n	8000d2c <MemManage_Handler>

08000d2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2e:	e7fe      	b.n	8000d2e <BusFault_Handler>

08000d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d30:	e7fe      	b.n	8000d30 <UsageFault_Handler>

08000d32 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d32:	4770      	bx	lr

08000d34 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d34:	4770      	bx	lr

08000d36 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d36:	4770      	bx	lr

08000d38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d3a:	f000 f873 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bd08      	pop	{r3, pc}

08000d40 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000d40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d42:	4802      	ldr	r0, [pc, #8]	; (8000d4c <CAN1_RX0_IRQHandler+0xc>)
 8000d44:	f000 fcd3 	bl	80016ee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000d48:	bd08      	pop	{r3, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000388 	.word	0x20000388

08000d50 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d50:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <SystemInit+0x18>)
 8000d52:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000d56:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000d5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d62:	609a      	str	r2, [r3, #8]
#endif
}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000da4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d72:	e003      	b.n	8000d7c <LoopCopyDataInit>

08000d74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d74:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d7a:	3104      	adds	r1, #4

08000d7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d84:	d3f6      	bcc.n	8000d74 <CopyDataInit>
  ldr  r2, =_sbss
 8000d86:	4a0b      	ldr	r2, [pc, #44]	; (8000db4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d88:	e002      	b.n	8000d90 <LoopFillZerobss>

08000d8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d8c:	f842 3b04 	str.w	r3, [r2], #4

08000d90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d94:	d3f9      	bcc.n	8000d8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d96:	f7ff ffdb 	bl	8000d50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d9a:	f002 fb29 	bl	80033f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d9e:	f7ff fdbf 	bl	8000920 <main>
  bx  lr    
 8000da2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000da4:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8000da8:	08003488 	.word	0x08003488
  ldr  r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000db0:	200001c8 	.word	0x200001c8
  ldr  r2, =_sbss
 8000db4:	200001c8 	.word	0x200001c8
  ldr  r3, = _ebss
 8000db8:	200003b4 	.word	0x200003b4

08000dbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dbc:	e7fe      	b.n	8000dbc <ADC_IRQHandler>
	...

08000dc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc0:	b510      	push	{r4, lr}
 8000dc2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	; (8000e00 <HAL_InitTick+0x40>)
 8000dc6:	7818      	ldrb	r0, [r3, #0]
 8000dc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dcc:	fbb3 f3f0 	udiv	r3, r3, r0
 8000dd0:	4a0c      	ldr	r2, [pc, #48]	; (8000e04 <HAL_InitTick+0x44>)
 8000dd2:	6810      	ldr	r0, [r2, #0]
 8000dd4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dd8:	f000 fe08 	bl	80019ec <HAL_SYSTICK_Config>
 8000ddc:	b968      	cbnz	r0, 8000dfa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dde:	2c0f      	cmp	r4, #15
 8000de0:	d901      	bls.n	8000de6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000de2:	2001      	movs	r0, #1
 8000de4:	e00a      	b.n	8000dfc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de6:	2200      	movs	r2, #0
 8000de8:	4621      	mov	r1, r4
 8000dea:	f04f 30ff 	mov.w	r0, #4294967295
 8000dee:	f000 fdbd 	bl	800196c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df2:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <HAL_InitTick+0x48>)
 8000df4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000df6:	2000      	movs	r0, #0
 8000df8:	e000      	b.n	8000dfc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000dfa:	2001      	movs	r0, #1
}
 8000dfc:	bd10      	pop	{r4, pc}
 8000dfe:	bf00      	nop
 8000e00:	200001c0 	.word	0x200001c0
 8000e04:	200001bc 	.word	0x200001bc
 8000e08:	200001c4 	.word	0x200001c4

08000e0c <HAL_Init>:
{
 8000e0c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e0e:	2003      	movs	r0, #3
 8000e10:	f000 fd9a 	bl	8001948 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e14:	2000      	movs	r0, #0
 8000e16:	f7ff ffd3 	bl	8000dc0 <HAL_InitTick>
  HAL_MspInit();
 8000e1a:	f7ff fe57 	bl	8000acc <HAL_MspInit>
}
 8000e1e:	2000      	movs	r0, #0
 8000e20:	bd08      	pop	{r3, pc}
	...

08000e24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e24:	4a03      	ldr	r2, [pc, #12]	; (8000e34 <HAL_IncTick+0x10>)
 8000e26:	6811      	ldr	r1, [r2, #0]
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <HAL_IncTick+0x14>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	440b      	add	r3, r1
 8000e2e:	6013      	str	r3, [r2, #0]
}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	200003b0 	.word	0x200003b0
 8000e38:	200001c0 	.word	0x200001c0

08000e3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e3c:	4b01      	ldr	r3, [pc, #4]	; (8000e44 <HAL_GetTick+0x8>)
 8000e3e:	6818      	ldr	r0, [r3, #0]
}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	200003b0 	.word	0x200003b0

08000e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e48:	b538      	push	{r3, r4, r5, lr}
 8000e4a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e4c:	f7ff fff6 	bl	8000e3c <HAL_GetTick>
 8000e50:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e52:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000e56:	d002      	beq.n	8000e5e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e58:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <HAL_Delay+0x24>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e5e:	f7ff ffed 	bl	8000e3c <HAL_GetTick>
 8000e62:	1b40      	subs	r0, r0, r5
 8000e64:	42a0      	cmp	r0, r4
 8000e66:	d3fa      	bcc.n	8000e5e <HAL_Delay+0x16>
  {
  }
}
 8000e68:	bd38      	pop	{r3, r4, r5, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200001c0 	.word	0x200001c0

08000e70 <ADC_Init>:
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8000e70:	4b4a      	ldr	r3, [pc, #296]	; (8000f9c <ADC_Init+0x12c>)
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000e78:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	6841      	ldr	r1, [r0, #4]
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e82:	6802      	ldr	r2, [r0, #0]
 8000e84:	6853      	ldr	r3, [r2, #4]
 8000e86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e8a:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e8c:	6802      	ldr	r2, [r0, #0]
 8000e8e:	6853      	ldr	r3, [r2, #4]
 8000e90:	6901      	ldr	r1, [r0, #16]
 8000e92:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000e96:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e98:	6802      	ldr	r2, [r0, #0]
 8000e9a:	6853      	ldr	r3, [r2, #4]
 8000e9c:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000ea0:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ea2:	6802      	ldr	r2, [r0, #0]
 8000ea4:	6853      	ldr	r3, [r2, #4]
 8000ea6:	6881      	ldr	r1, [r0, #8]
 8000ea8:	430b      	orrs	r3, r1
 8000eaa:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000eac:	6802      	ldr	r2, [r0, #0]
 8000eae:	6893      	ldr	r3, [r2, #8]
 8000eb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000eb4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000eb6:	6802      	ldr	r2, [r0, #0]
 8000eb8:	6893      	ldr	r3, [r2, #8]
 8000eba:	68c1      	ldr	r1, [r0, #12]
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ec0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000ec2:	4b37      	ldr	r3, [pc, #220]	; (8000fa0 <ADC_Init+0x130>)
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d04b      	beq.n	8000f60 <ADC_Init+0xf0>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ec8:	6802      	ldr	r2, [r0, #0]
 8000eca:	6893      	ldr	r3, [r2, #8]
 8000ecc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000ed0:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000ed2:	6802      	ldr	r2, [r0, #0]
 8000ed4:	6893      	ldr	r3, [r2, #8]
 8000ed6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8000ed8:	430b      	orrs	r3, r1
 8000eda:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000edc:	6802      	ldr	r2, [r0, #0]
 8000ede:	6893      	ldr	r3, [r2, #8]
 8000ee0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000ee4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000ee6:	6802      	ldr	r2, [r0, #0]
 8000ee8:	6893      	ldr	r3, [r2, #8]
 8000eea:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8000eec:	430b      	orrs	r3, r1
 8000eee:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000ef0:	6802      	ldr	r2, [r0, #0]
 8000ef2:	6893      	ldr	r3, [r2, #8]
 8000ef4:	f023 0302 	bic.w	r3, r3, #2
 8000ef8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000efa:	6802      	ldr	r2, [r0, #0]
 8000efc:	6893      	ldr	r3, [r2, #8]
 8000efe:	6981      	ldr	r1, [r0, #24]
 8000f00:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8000f04:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f06:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d133      	bne.n	8000f76 <ADC_Init+0x106>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f0e:	6802      	ldr	r2, [r0, #0]
 8000f10:	6853      	ldr	r3, [r2, #4]
 8000f12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f16:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f18:	6802      	ldr	r2, [r0, #0]
 8000f1a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000f1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000f20:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f22:	6801      	ldr	r1, [r0, #0]
 8000f24:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8000f26:	69c2      	ldr	r2, [r0, #28]
 8000f28:	3a01      	subs	r2, #1
 8000f2a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000f2e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f30:	6802      	ldr	r2, [r0, #0]
 8000f32:	6893      	ldr	r3, [r2, #8]
 8000f34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f38:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f3a:	6802      	ldr	r2, [r0, #0]
 8000f3c:	6893      	ldr	r3, [r2, #8]
 8000f3e:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 8000f42:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8000f46:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f48:	6802      	ldr	r2, [r0, #0]
 8000f4a:	6893      	ldr	r3, [r2, #8]
 8000f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f50:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f52:	6802      	ldr	r2, [r0, #0]
 8000f54:	6893      	ldr	r3, [r2, #8]
 8000f56:	6941      	ldr	r1, [r0, #20]
 8000f58:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8000f5c:	6093      	str	r3, [r2, #8]
}
 8000f5e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f60:	6802      	ldr	r2, [r0, #0]
 8000f62:	6893      	ldr	r3, [r2, #8]
 8000f64:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000f68:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f6a:	6802      	ldr	r2, [r0, #0]
 8000f6c:	6893      	ldr	r3, [r2, #8]
 8000f6e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000f72:	6093      	str	r3, [r2, #8]
 8000f74:	e7bc      	b.n	8000ef0 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f76:	6802      	ldr	r2, [r0, #0]
 8000f78:	6853      	ldr	r3, [r2, #4]
 8000f7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f7e:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000f80:	6802      	ldr	r2, [r0, #0]
 8000f82:	6853      	ldr	r3, [r2, #4]
 8000f84:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f88:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f8a:	6801      	ldr	r1, [r0, #0]
 8000f8c:	684b      	ldr	r3, [r1, #4]
 8000f8e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000f90:	3a01      	subs	r2, #1
 8000f92:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8000f96:	604b      	str	r3, [r1, #4]
 8000f98:	e7be      	b.n	8000f18 <ADC_Init+0xa8>
 8000f9a:	bf00      	nop
 8000f9c:	40012300 	.word	0x40012300
 8000fa0:	0f000001 	.word	0x0f000001

08000fa4 <HAL_ADC_Init>:
  if(hadc == NULL)
 8000fa4:	b328      	cbz	r0, 8000ff2 <HAL_ADC_Init+0x4e>
{
 8000fa6:	b510      	push	{r4, lr}
 8000fa8:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000faa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fac:	b143      	cbz	r3, 8000fc0 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fb0:	f013 0f10 	tst.w	r3, #16
 8000fb4:	d00b      	beq.n	8000fce <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8000fb6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8000fbe:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8000fc0:	f7ff fd9c 	bl	8000afc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8000fc8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8000fcc:	e7ef      	b.n	8000fae <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8000fce:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000fd0:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <HAL_ADC_Init+0x54>)
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f7ff ff48 	bl	8000e70 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000fe4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fe6:	f023 0303 	bic.w	r3, r3, #3
 8000fea:	f043 0301 	orr.w	r3, r3, #1
 8000fee:	6423      	str	r3, [r4, #64]	; 0x40
 8000ff0:	e7e2      	b.n	8000fb8 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8000ff2:	2001      	movs	r0, #1
}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	ffffeefd 	.word	0xffffeefd

08000ffc <HAL_ADC_ConfigChannel>:
{
 8000ffc:	b430      	push	{r4, r5}
 8000ffe:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001004:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001008:	2b01      	cmp	r3, #1
 800100a:	f000 80d1 	beq.w	80011b0 <HAL_ADC_ConfigChannel+0x1b4>
 800100e:	2301      	movs	r3, #1
 8001010:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001014:	680b      	ldr	r3, [r1, #0]
 8001016:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800101a:	bf18      	it	ne
 800101c:	2b09      	cmpne	r3, #9
 800101e:	d922      	bls.n	8001066 <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001020:	6805      	ldr	r5, [r0, #0]
 8001022:	68ea      	ldr	r2, [r5, #12]
 8001024:	b29b      	uxth	r3, r3
 8001026:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800102a:	3b1e      	subs	r3, #30
 800102c:	2407      	movs	r4, #7
 800102e:	fa04 f303 	lsl.w	r3, r4, r3
 8001032:	ea22 0303 	bic.w	r3, r2, r3
 8001036:	60eb      	str	r3, [r5, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001038:	680b      	ldr	r3, [r1, #0]
 800103a:	4a5e      	ldr	r2, [pc, #376]	; (80011b4 <HAL_ADC_ConfigChannel+0x1b8>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d00b      	beq.n	8001058 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001040:	6805      	ldr	r5, [r0, #0]
 8001042:	68ea      	ldr	r2, [r5, #12]
 8001044:	688c      	ldr	r4, [r1, #8]
 8001046:	b29b      	uxth	r3, r3
 8001048:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800104c:	3b1e      	subs	r3, #30
 800104e:	fa04 f303 	lsl.w	r3, r4, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	60eb      	str	r3, [r5, #12]
 8001056:	e01b      	b.n	8001090 <HAL_ADC_ConfigChannel+0x94>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001058:	6802      	ldr	r2, [r0, #0]
 800105a:	68d3      	ldr	r3, [r2, #12]
 800105c:	688c      	ldr	r4, [r1, #8]
 800105e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8001062:	60d3      	str	r3, [r2, #12]
 8001064:	e014      	b.n	8001090 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001066:	6805      	ldr	r5, [r0, #0]
 8001068:	692a      	ldr	r2, [r5, #16]
 800106a:	b29b      	uxth	r3, r3
 800106c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001070:	2407      	movs	r4, #7
 8001072:	fa04 f303 	lsl.w	r3, r4, r3
 8001076:	ea22 0303 	bic.w	r3, r2, r3
 800107a:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800107c:	6805      	ldr	r5, [r0, #0]
 800107e:	692a      	ldr	r2, [r5, #16]
 8001080:	688c      	ldr	r4, [r1, #8]
 8001082:	880b      	ldrh	r3, [r1, #0]
 8001084:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001088:	fa04 f303 	lsl.w	r3, r4, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	612b      	str	r3, [r5, #16]
  if (sConfig->Rank < 7)
 8001090:	684b      	ldr	r3, [r1, #4]
 8001092:	2b06      	cmp	r3, #6
 8001094:	d828      	bhi.n	80010e8 <HAL_ADC_ConfigChannel+0xec>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001096:	6805      	ldr	r5, [r0, #0]
 8001098:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800109a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800109e:	3b05      	subs	r3, #5
 80010a0:	241f      	movs	r4, #31
 80010a2:	fa04 f303 	lsl.w	r3, r4, r3
 80010a6:	ea22 0303 	bic.w	r3, r2, r3
 80010aa:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80010ac:	6805      	ldr	r5, [r0, #0]
 80010ae:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80010b0:	684b      	ldr	r3, [r1, #4]
 80010b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80010b6:	3b05      	subs	r3, #5
 80010b8:	880c      	ldrh	r4, [r1, #0]
 80010ba:	fa04 f303 	lsl.w	r3, r4, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80010c2:	6802      	ldr	r2, [r0, #0]
 80010c4:	4b3c      	ldr	r3, [pc, #240]	; (80011b8 <HAL_ADC_ConfigChannel+0x1bc>)
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d03e      	beq.n	8001148 <HAL_ADC_ConfigChannel+0x14c>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80010ca:	6802      	ldr	r2, [r0, #0]
 80010cc:	4b3a      	ldr	r3, [pc, #232]	; (80011b8 <HAL_ADC_ConfigChannel+0x1bc>)
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d044      	beq.n	800115c <HAL_ADC_ConfigChannel+0x160>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80010d2:	6802      	ldr	r2, [r0, #0]
 80010d4:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <HAL_ADC_ConfigChannel+0x1bc>)
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d049      	beq.n	800116e <HAL_ADC_ConfigChannel+0x172>
  __HAL_UNLOCK(hadc);
 80010da:	2300      	movs	r3, #0
 80010dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80010e0:	4618      	mov	r0, r3
}
 80010e2:	b002      	add	sp, #8
 80010e4:	bc30      	pop	{r4, r5}
 80010e6:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 80010e8:	2b0c      	cmp	r3, #12
 80010ea:	d816      	bhi.n	800111a <HAL_ADC_ConfigChannel+0x11e>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80010ec:	6805      	ldr	r5, [r0, #0]
 80010ee:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80010f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80010f4:	3b23      	subs	r3, #35	; 0x23
 80010f6:	241f      	movs	r4, #31
 80010f8:	fa04 f303 	lsl.w	r3, r4, r3
 80010fc:	ea22 0303 	bic.w	r3, r2, r3
 8001100:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001102:	6805      	ldr	r5, [r0, #0]
 8001104:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001106:	684b      	ldr	r3, [r1, #4]
 8001108:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800110c:	3b23      	subs	r3, #35	; 0x23
 800110e:	880c      	ldrh	r4, [r1, #0]
 8001110:	fa04 f303 	lsl.w	r3, r4, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	632b      	str	r3, [r5, #48]	; 0x30
 8001118:	e7d3      	b.n	80010c2 <HAL_ADC_ConfigChannel+0xc6>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800111a:	6805      	ldr	r5, [r0, #0]
 800111c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800111e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001122:	3b41      	subs	r3, #65	; 0x41
 8001124:	241f      	movs	r4, #31
 8001126:	fa04 f303 	lsl.w	r3, r4, r3
 800112a:	ea22 0303 	bic.w	r3, r2, r3
 800112e:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001130:	6805      	ldr	r5, [r0, #0]
 8001132:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001134:	684b      	ldr	r3, [r1, #4]
 8001136:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800113a:	3b41      	subs	r3, #65	; 0x41
 800113c:	880c      	ldrh	r4, [r1, #0]
 800113e:	fa04 f303 	lsl.w	r3, r4, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001146:	e7bc      	b.n	80010c2 <HAL_ADC_ConfigChannel+0xc6>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001148:	680b      	ldr	r3, [r1, #0]
 800114a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800114e:	d1bc      	bne.n	80010ca <HAL_ADC_ConfigChannel+0xce>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001150:	4a1a      	ldr	r2, [pc, #104]	; (80011bc <HAL_ADC_ConfigChannel+0x1c0>)
 8001152:	6853      	ldr	r3, [r2, #4]
 8001154:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001158:	6053      	str	r3, [r2, #4]
 800115a:	e7b6      	b.n	80010ca <HAL_ADC_ConfigChannel+0xce>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800115c:	680b      	ldr	r3, [r1, #0]
 800115e:	2b12      	cmp	r3, #18
 8001160:	d1b7      	bne.n	80010d2 <HAL_ADC_ConfigChannel+0xd6>
    ADC->CCR |= ADC_CCR_VBATE;
 8001162:	4a16      	ldr	r2, [pc, #88]	; (80011bc <HAL_ADC_ConfigChannel+0x1c0>)
 8001164:	6853      	ldr	r3, [r2, #4]
 8001166:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800116a:	6053      	str	r3, [r2, #4]
 800116c:	e7b1      	b.n	80010d2 <HAL_ADC_ConfigChannel+0xd6>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800116e:	680b      	ldr	r3, [r1, #0]
 8001170:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <HAL_ADC_ConfigChannel+0x1b8>)
 8001172:	2b11      	cmp	r3, #17
 8001174:	bf18      	it	ne
 8001176:	4293      	cmpne	r3, r2
 8001178:	d1af      	bne.n	80010da <HAL_ADC_ConfigChannel+0xde>
    ADC->CCR |= ADC_CCR_TSVREFE;
 800117a:	4a10      	ldr	r2, [pc, #64]	; (80011bc <HAL_ADC_ConfigChannel+0x1c0>)
 800117c:	6853      	ldr	r3, [r2, #4]
 800117e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001182:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001184:	680a      	ldr	r2, [r1, #0]
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <HAL_ADC_ConfigChannel+0x1b8>)
 8001188:	429a      	cmp	r2, r3
 800118a:	d1a6      	bne.n	80010da <HAL_ADC_ConfigChannel+0xde>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <HAL_ADC_ConfigChannel+0x1c4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0c      	ldr	r2, [pc, #48]	; (80011c4 <HAL_ADC_ConfigChannel+0x1c8>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	0c9b      	lsrs	r3, r3, #18
 8001198:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800119c:	005a      	lsls	r2, r3, #1
 800119e:	9201      	str	r2, [sp, #4]
      while(counter != 0)
 80011a0:	e002      	b.n	80011a8 <HAL_ADC_ConfigChannel+0x1ac>
        counter--;
 80011a2:	9b01      	ldr	r3, [sp, #4]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80011a8:	9b01      	ldr	r3, [sp, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f9      	bne.n	80011a2 <HAL_ADC_ConfigChannel+0x1a6>
 80011ae:	e794      	b.n	80010da <HAL_ADC_ConfigChannel+0xde>
  __HAL_LOCK(hadc);
 80011b0:	2002      	movs	r0, #2
 80011b2:	e796      	b.n	80010e2 <HAL_ADC_ConfigChannel+0xe6>
 80011b4:	10000012 	.word	0x10000012
 80011b8:	40012000 	.word	0x40012000
 80011bc:	40012300 	.word	0x40012300
 80011c0:	200001bc 	.word	0x200001bc
 80011c4:	431bde83 	.word	0x431bde83

080011c8 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011c8:	2800      	cmp	r0, #0
 80011ca:	f000 80a1 	beq.w	8001310 <HAL_CAN_Init+0x148>
{
 80011ce:	b538      	push	{r3, r4, r5, lr}
 80011d0:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011d2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80011d6:	b1d3      	cbz	r3, 800120e <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80011d8:	6822      	ldr	r2, [r4, #0]
 80011da:	6813      	ldr	r3, [r2, #0]
 80011dc:	f023 0302 	bic.w	r3, r3, #2
 80011e0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011e2:	f7ff fe2b 	bl	8000e3c <HAL_GetTick>
 80011e6:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80011e8:	6823      	ldr	r3, [r4, #0]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	f012 0f02 	tst.w	r2, #2
 80011f0:	d010      	beq.n	8001214 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011f2:	f7ff fe23 	bl	8000e3c <HAL_GetTick>
 80011f6:	1b40      	subs	r0, r0, r5
 80011f8:	280a      	cmp	r0, #10
 80011fa:	d9f5      	bls.n	80011e8 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80011fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001202:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001204:	2305      	movs	r3, #5
 8001206:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 800120a:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 800120c:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800120e:	f7ff fca5 	bl	8000b5c <HAL_CAN_MspInit>
 8001212:	e7e1      	b.n	80011d8 <HAL_CAN_Init+0x10>
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f042 0201 	orr.w	r2, r2, #1
 800121a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800121c:	f7ff fe0e 	bl	8000e3c <HAL_GetTick>
 8001220:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001222:	6823      	ldr	r3, [r4, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	f012 0f01 	tst.w	r2, #1
 800122a:	d10d      	bne.n	8001248 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800122c:	f7ff fe06 	bl	8000e3c <HAL_GetTick>
 8001230:	1b40      	subs	r0, r0, r5
 8001232:	280a      	cmp	r0, #10
 8001234:	d9f5      	bls.n	8001222 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800123c:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800123e:	2305      	movs	r3, #5
 8001240:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8001244:	2001      	movs	r0, #1
 8001246:	e7e1      	b.n	800120c <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001248:	7e22      	ldrb	r2, [r4, #24]
 800124a:	2a01      	cmp	r2, #1
 800124c:	d03d      	beq.n	80012ca <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001254:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001256:	7e63      	ldrb	r3, [r4, #25]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d03b      	beq.n	80012d4 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800125c:	6822      	ldr	r2, [r4, #0]
 800125e:	6813      	ldr	r3, [r2, #0]
 8001260:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001264:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001266:	7ea3      	ldrb	r3, [r4, #26]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d039      	beq.n	80012e0 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800126c:	6822      	ldr	r2, [r4, #0]
 800126e:	6813      	ldr	r3, [r2, #0]
 8001270:	f023 0320 	bic.w	r3, r3, #32
 8001274:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001276:	7ee3      	ldrb	r3, [r4, #27]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d037      	beq.n	80012ec <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800127c:	6822      	ldr	r2, [r4, #0]
 800127e:	6813      	ldr	r3, [r2, #0]
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001286:	7f23      	ldrb	r3, [r4, #28]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d035      	beq.n	80012f8 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800128c:	6822      	ldr	r2, [r4, #0]
 800128e:	6813      	ldr	r3, [r2, #0]
 8001290:	f023 0308 	bic.w	r3, r3, #8
 8001294:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001296:	7f63      	ldrb	r3, [r4, #29]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d033      	beq.n	8001304 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800129c:	6822      	ldr	r2, [r4, #0]
 800129e:	6813      	ldr	r3, [r2, #0]
 80012a0:	f023 0304 	bic.w	r3, r3, #4
 80012a4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012a6:	68a3      	ldr	r3, [r4, #8]
 80012a8:	68e2      	ldr	r2, [r4, #12]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	6922      	ldr	r2, [r4, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	6962      	ldr	r2, [r4, #20]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	6862      	ldr	r2, [r4, #4]
 80012b6:	3a01      	subs	r2, #1
 80012b8:	6821      	ldr	r1, [r4, #0]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012be:	2000      	movs	r0, #0
 80012c0:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80012c2:	2301      	movs	r3, #1
 80012c4:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 80012c8:	e7a0      	b.n	800120c <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	e7c0      	b.n	8001256 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012d4:	6822      	ldr	r2, [r4, #0]
 80012d6:	6813      	ldr	r3, [r2, #0]
 80012d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	e7c2      	b.n	8001266 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012e0:	6822      	ldr	r2, [r4, #0]
 80012e2:	6813      	ldr	r3, [r2, #0]
 80012e4:	f043 0320 	orr.w	r3, r3, #32
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e7c4      	b.n	8001276 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012ec:	6822      	ldr	r2, [r4, #0]
 80012ee:	6813      	ldr	r3, [r2, #0]
 80012f0:	f023 0310 	bic.w	r3, r3, #16
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e7c6      	b.n	8001286 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80012f8:	6822      	ldr	r2, [r4, #0]
 80012fa:	6813      	ldr	r3, [r2, #0]
 80012fc:	f043 0308 	orr.w	r3, r3, #8
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	e7c8      	b.n	8001296 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001304:	6822      	ldr	r2, [r4, #0]
 8001306:	6813      	ldr	r3, [r2, #0]
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	e7ca      	b.n	80012a6 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8001310:	2001      	movs	r0, #1
}
 8001312:	4770      	bx	lr

08001314 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001314:	6803      	ldr	r3, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001316:	f890 2020 	ldrb.w	r2, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800131a:	3a01      	subs	r2, #1
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	2a01      	cmp	r2, #1
 8001320:	d905      	bls.n	800132e <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001322:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001328:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800132a:	2001      	movs	r0, #1
  }
}
 800132c:	4770      	bx	lr
{
 800132e:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001330:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001334:	f042 0201 	orr.w	r2, r2, #1
 8001338:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800133c:	694a      	ldr	r2, [r1, #20]
 800133e:	f002 021f 	and.w	r2, r2, #31
 8001342:	2001      	movs	r0, #1
 8001344:	fa00 f202 	lsl.w	r2, r0, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001348:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800134c:	43d0      	mvns	r0, r2
 800134e:	4004      	ands	r4, r0
 8001350:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001354:	69cc      	ldr	r4, [r1, #28]
 8001356:	b9ac      	cbnz	r4, 8001384 <HAL_CAN_ConfigFilter+0x70>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001358:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 800135c:	4004      	ands	r4, r0
 800135e:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001362:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001364:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001366:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001368:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800136c:	3448      	adds	r4, #72	; 0x48
 800136e:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001372:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001374:	880d      	ldrh	r5, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001376:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001378:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800137c:	3448      	adds	r4, #72	; 0x48
 800137e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8001382:	6065      	str	r5, [r4, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001384:	69cc      	ldr	r4, [r1, #28]
 8001386:	2c01      	cmp	r4, #1
 8001388:	d019      	beq.n	80013be <HAL_CAN_ConfigFilter+0xaa>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800138a:	698c      	ldr	r4, [r1, #24]
 800138c:	bb74      	cbnz	r4, 80013ec <HAL_CAN_ConfigFilter+0xd8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800138e:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8001392:	4004      	ands	r4, r0
 8001394:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001398:	690c      	ldr	r4, [r1, #16]
 800139a:	bb6c      	cbnz	r4, 80013f8 <HAL_CAN_ConfigFilter+0xe4>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800139c:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 80013a0:	4020      	ands	r0, r4
 80013a2:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80013a6:	6a09      	ldr	r1, [r1, #32]
 80013a8:	2901      	cmp	r1, #1
 80013aa:	d02b      	beq.n	8001404 <HAL_CAN_ConfigFilter+0xf0>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013ac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80013b0:	f022 0201 	bic.w	r2, r2, #1
 80013b4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 80013b8:	2000      	movs	r0, #0
}
 80013ba:	bc70      	pop	{r4, r5, r6}
 80013bc:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80013be:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 80013c2:	4314      	orrs	r4, r2
 80013c4:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013c8:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80013ca:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013cc:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80013ce:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013d2:	3448      	adds	r4, #72	; 0x48
 80013d4:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013d8:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80013da:	898d      	ldrh	r5, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013dc:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013de:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80013e2:	3448      	adds	r4, #72	; 0x48
 80013e4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80013e8:	6065      	str	r5, [r4, #4]
 80013ea:	e7ce      	b.n	800138a <HAL_CAN_ConfigFilter+0x76>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013ec:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80013f0:	4314      	orrs	r4, r2
 80013f2:	f8c3 4204 	str.w	r4, [r3, #516]	; 0x204
 80013f6:	e7cf      	b.n	8001398 <HAL_CAN_ConfigFilter+0x84>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013f8:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80013fc:	4310      	orrs	r0, r2
 80013fe:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 8001402:	e7d0      	b.n	80013a6 <HAL_CAN_ConfigFilter+0x92>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001404:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001408:	430a      	orrs	r2, r1
 800140a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800140e:	e7cd      	b.n	80013ac <HAL_CAN_ConfigFilter+0x98>

08001410 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001410:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001412:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b01      	cmp	r3, #1
 800141a:	d005      	beq.n	8001428 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800141c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800141e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001422:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001424:	2001      	movs	r0, #1
  }
}
 8001426:	bd38      	pop	{r3, r4, r5, pc}
 8001428:	4604      	mov	r4, r0
    hcan->State = HAL_CAN_STATE_LISTENING;
 800142a:	2302      	movs	r3, #2
 800142c:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001430:	6802      	ldr	r2, [r0, #0]
 8001432:	6813      	ldr	r3, [r2, #0]
 8001434:	f023 0301 	bic.w	r3, r3, #1
 8001438:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800143a:	f7ff fcff 	bl	8000e3c <HAL_GetTick>
 800143e:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001440:	6823      	ldr	r3, [r4, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f013 0f01 	tst.w	r3, #1
 8001448:	d00d      	beq.n	8001466 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800144a:	f7ff fcf7 	bl	8000e3c <HAL_GetTick>
 800144e:	1b40      	subs	r0, r0, r5
 8001450:	280a      	cmp	r0, #10
 8001452:	d9f5      	bls.n	8001440 <HAL_CAN_Start+0x30>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001454:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001456:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800145c:	2305      	movs	r3, #5
 800145e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8001462:	2001      	movs	r0, #1
 8001464:	e7df      	b.n	8001426 <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001466:	2000      	movs	r0, #0
 8001468:	6260      	str	r0, [r4, #36]	; 0x24
    return HAL_OK;
 800146a:	e7dc      	b.n	8001426 <HAL_CAN_Start+0x16>

0800146c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800146c:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800146e:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001472:	6805      	ldr	r5, [r0, #0]
 8001474:	68ad      	ldr	r5, [r5, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001476:	3c01      	subs	r4, #1
 8001478:	b2e4      	uxtb	r4, r4
 800147a:	2c01      	cmp	r4, #1
 800147c:	d906      	bls.n	800148c <HAL_CAN_AddTxMessage+0x20>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800147e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001484:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001486:	2001      	movs	r0, #1
  }
}
 8001488:	bc70      	pop	{r4, r5, r6}
 800148a:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800148c:	f015 5fe0 	tst.w	r5, #469762048	; 0x1c000000
 8001490:	d05b      	beq.n	800154a <HAL_CAN_AddTxMessage+0xde>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001492:	f3c5 6501 	ubfx	r5, r5, #24, #2
      if (transmitmailbox > 2U)
 8001496:	2d02      	cmp	r5, #2
 8001498:	d83e      	bhi.n	8001518 <HAL_CAN_AddTxMessage+0xac>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800149a:	2401      	movs	r4, #1
 800149c:	40ac      	lsls	r4, r5
 800149e:	601c      	str	r4, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80014a0:	688b      	ldr	r3, [r1, #8]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d13e      	bne.n	8001524 <HAL_CAN_AddTxMessage+0xb8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014a6:	680e      	ldr	r6, [r1, #0]
                                                           pHeader->RTR);
 80014a8:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014aa:	6804      	ldr	r4, [r0, #0]
 80014ac:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 80014b0:	f105 0318 	add.w	r3, r5, #24
 80014b4:	011b      	lsls	r3, r3, #4
 80014b6:	50e6      	str	r6, [r4, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80014b8:	6803      	ldr	r3, [r0, #0]
 80014ba:	690c      	ldr	r4, [r1, #16]
 80014bc:	f105 0618 	add.w	r6, r5, #24
 80014c0:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80014c4:	605c      	str	r4, [r3, #4]
      if (pHeader->TransmitGlobalTime == ENABLE)
 80014c6:	7d0b      	ldrb	r3, [r1, #20]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d036      	beq.n	800153a <HAL_CAN_AddTxMessage+0xce>
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80014cc:	79d1      	ldrb	r1, [r2, #7]
 80014ce:	7993      	ldrb	r3, [r2, #6]
 80014d0:	041b      	lsls	r3, r3, #16
 80014d2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80014d6:	7951      	ldrb	r1, [r2, #5]
 80014d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80014dc:	7914      	ldrb	r4, [r2, #4]
 80014de:	6801      	ldr	r1, [r0, #0]
 80014e0:	4323      	orrs	r3, r4
 80014e2:	012c      	lsls	r4, r5, #4
 80014e4:	4421      	add	r1, r4
 80014e6:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80014ea:	78d1      	ldrb	r1, [r2, #3]
 80014ec:	7893      	ldrb	r3, [r2, #2]
 80014ee:	041b      	lsls	r3, r3, #16
 80014f0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80014f4:	7851      	ldrb	r1, [r2, #1]
 80014f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80014fa:	7811      	ldrb	r1, [r2, #0]
 80014fc:	6802      	ldr	r2, [r0, #0]
 80014fe:	430b      	orrs	r3, r1
 8001500:	4422      	add	r2, r4
 8001502:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001506:	6802      	ldr	r2, [r0, #0]
 8001508:	3518      	adds	r5, #24
 800150a:	012d      	lsls	r5, r5, #4
 800150c:	5953      	ldr	r3, [r2, r5]
 800150e:	f043 0301 	orr.w	r3, r3, #1
 8001512:	5153      	str	r3, [r2, r5]
      return HAL_OK;
 8001514:	2000      	movs	r0, #0
 8001516:	e7b7      	b.n	8001488 <HAL_CAN_AddTxMessage+0x1c>
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001518:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800151a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800151e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001520:	2001      	movs	r0, #1
 8001522:	e7b1      	b.n	8001488 <HAL_CAN_AddTxMessage+0x1c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001524:	684c      	ldr	r4, [r1, #4]
 8001526:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 800152a:	68cc      	ldr	r4, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800152c:	6806      	ldr	r6, [r0, #0]
                                                           pHeader->IDE |
 800152e:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001530:	f105 0418 	add.w	r4, r5, #24
 8001534:	0124      	lsls	r4, r4, #4
 8001536:	5133      	str	r3, [r6, r4]
 8001538:	e7be      	b.n	80014b8 <HAL_CAN_AddTxMessage+0x4c>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800153a:	6803      	ldr	r3, [r0, #0]
 800153c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8001540:	6859      	ldr	r1, [r3, #4]
 8001542:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001546:	6059      	str	r1, [r3, #4]
 8001548:	e7c0      	b.n	80014cc <HAL_CAN_AddTxMessage+0x60>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800154a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800154c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001550:	6243      	str	r3, [r0, #36]	; 0x24
      return HAL_ERROR;
 8001552:	2001      	movs	r0, #1
 8001554:	e798      	b.n	8001488 <HAL_CAN_AddTxMessage+0x1c>

08001556 <HAL_CAN_IsTxMessagePending>:
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
  uint32_t status = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001556:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800155a:	3b01      	subs	r3, #1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b01      	cmp	r3, #1
 8001560:	d901      	bls.n	8001566 <HAL_CAN_IsTxMessagePending+0x10>
  uint32_t status = 0U;
 8001562:	2000      	movs	r0, #0
 8001564:	4770      	bx	lr
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001566:	6803      	ldr	r3, [r0, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	0689      	lsls	r1, r1, #26
 800156c:	ea31 0303 	bics.w	r3, r1, r3
 8001570:	d001      	beq.n	8001576 <HAL_CAN_IsTxMessagePending+0x20>
    {
      status = 1U;
 8001572:	2001      	movs	r0, #1
    }
  }

  /* Return status */
  return status;
}
 8001574:	4770      	bx	lr
  uint32_t status = 0U;
 8001576:	2000      	movs	r0, #0
 8001578:	4770      	bx	lr

0800157a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800157a:	b430      	push	{r4, r5}
  HAL_CAN_StateTypeDef state = hcan->State;
 800157c:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001580:	3c01      	subs	r4, #1
 8001582:	b2e4      	uxtb	r4, r4
 8001584:	2c01      	cmp	r4, #1
 8001586:	d906      	bls.n	8001596 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001588:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800158a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800158e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001590:	2001      	movs	r0, #1
  }
}
 8001592:	bc30      	pop	{r4, r5}
 8001594:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001596:	2900      	cmp	r1, #0
 8001598:	d16f      	bne.n	800167a <HAL_CAN_GetRxMessage+0x100>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800159a:	6804      	ldr	r4, [r0, #0]
 800159c:	68e4      	ldr	r4, [r4, #12]
 800159e:	f014 0f03 	tst.w	r4, #3
 80015a2:	d064      	beq.n	800166e <HAL_CAN_GetRxMessage+0xf4>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80015a4:	6805      	ldr	r5, [r0, #0]
 80015a6:	f101 041b 	add.w	r4, r1, #27
 80015aa:	0124      	lsls	r4, r4, #4
 80015ac:	592c      	ldr	r4, [r5, r4]
 80015ae:	f004 0404 	and.w	r4, r4, #4
 80015b2:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80015b4:	2c00      	cmp	r4, #0
 80015b6:	d16b      	bne.n	8001690 <HAL_CAN_GetRxMessage+0x116>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80015b8:	6805      	ldr	r5, [r0, #0]
 80015ba:	f101 041b 	add.w	r4, r1, #27
 80015be:	0124      	lsls	r4, r4, #4
 80015c0:	592c      	ldr	r4, [r5, r4]
 80015c2:	0d64      	lsrs	r4, r4, #21
 80015c4:	6014      	str	r4, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80015c6:	6805      	ldr	r5, [r0, #0]
 80015c8:	f101 041b 	add.w	r4, r1, #27
 80015cc:	0124      	lsls	r4, r4, #4
 80015ce:	592d      	ldr	r5, [r5, r4]
 80015d0:	f005 0502 	and.w	r5, r5, #2
 80015d4:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015d6:	6805      	ldr	r5, [r0, #0]
 80015d8:	4425      	add	r5, r4
 80015da:	686d      	ldr	r5, [r5, #4]
 80015dc:	f005 050f 	and.w	r5, r5, #15
 80015e0:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80015e2:	6805      	ldr	r5, [r0, #0]
 80015e4:	4425      	add	r5, r4
 80015e6:	686d      	ldr	r5, [r5, #4]
 80015e8:	f3c5 2507 	ubfx	r5, r5, #8, #8
 80015ec:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80015ee:	6805      	ldr	r5, [r0, #0]
 80015f0:	442c      	add	r4, r5
 80015f2:	6864      	ldr	r4, [r4, #4]
 80015f4:	0c24      	lsrs	r4, r4, #16
 80015f6:	6154      	str	r4, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80015f8:	6804      	ldr	r4, [r0, #0]
 80015fa:	010a      	lsls	r2, r1, #4
 80015fc:	4414      	add	r4, r2
 80015fe:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8001602:	701c      	strb	r4, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001604:	6804      	ldr	r4, [r0, #0]
 8001606:	4414      	add	r4, r2
 8001608:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 800160c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8001610:	705c      	strb	r4, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001612:	6804      	ldr	r4, [r0, #0]
 8001614:	4414      	add	r4, r2
 8001616:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 800161a:	f3c4 4407 	ubfx	r4, r4, #16, #8
 800161e:	709c      	strb	r4, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001620:	6804      	ldr	r4, [r0, #0]
 8001622:	4414      	add	r4, r2
 8001624:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8001628:	0e24      	lsrs	r4, r4, #24
 800162a:	70dc      	strb	r4, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800162c:	6804      	ldr	r4, [r0, #0]
 800162e:	4414      	add	r4, r2
 8001630:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8001634:	711c      	strb	r4, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001636:	6804      	ldr	r4, [r0, #0]
 8001638:	4414      	add	r4, r2
 800163a:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 800163e:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8001642:	715c      	strb	r4, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001644:	6804      	ldr	r4, [r0, #0]
 8001646:	4414      	add	r4, r2
 8001648:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 800164c:	f3c4 4407 	ubfx	r4, r4, #16, #8
 8001650:	719c      	strb	r4, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001652:	6804      	ldr	r4, [r0, #0]
 8001654:	4422      	add	r2, r4
 8001656:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800165a:	0e12      	lsrs	r2, r2, #24
 800165c:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800165e:	b9f9      	cbnz	r1, 80016a0 <HAL_CAN_GetRxMessage+0x126>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001660:	6802      	ldr	r2, [r0, #0]
 8001662:	68d3      	ldr	r3, [r2, #12]
 8001664:	f043 0320 	orr.w	r3, r3, #32
 8001668:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800166a:	2000      	movs	r0, #0
 800166c:	e791      	b.n	8001592 <HAL_CAN_GetRxMessage+0x18>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800166e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001670:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001674:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001676:	2001      	movs	r0, #1
 8001678:	e78b      	b.n	8001592 <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800167a:	6804      	ldr	r4, [r0, #0]
 800167c:	6924      	ldr	r4, [r4, #16]
 800167e:	f014 0f03 	tst.w	r4, #3
 8001682:	d18f      	bne.n	80015a4 <HAL_CAN_GetRxMessage+0x2a>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001684:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001686:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800168a:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800168c:	2001      	movs	r0, #1
 800168e:	e780      	b.n	8001592 <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001690:	6805      	ldr	r5, [r0, #0]
 8001692:	f101 041b 	add.w	r4, r1, #27
 8001696:	0124      	lsls	r4, r4, #4
 8001698:	592c      	ldr	r4, [r5, r4]
 800169a:	08e4      	lsrs	r4, r4, #3
 800169c:	6054      	str	r4, [r2, #4]
 800169e:	e792      	b.n	80015c6 <HAL_CAN_GetRxMessage+0x4c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80016a0:	6802      	ldr	r2, [r0, #0]
 80016a2:	6913      	ldr	r3, [r2, #16]
 80016a4:	f043 0320 	orr.w	r3, r3, #32
 80016a8:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80016aa:	2000      	movs	r0, #0
 80016ac:	e771      	b.n	8001592 <HAL_CAN_GetRxMessage+0x18>

080016ae <HAL_CAN_GetRxFifoFillLevel>:
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
  uint32_t filllevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 80016ae:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80016b2:	3b01      	subs	r3, #1
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d901      	bls.n	80016be <HAL_CAN_GetRxFifoFillLevel+0x10>
  uint32_t filllevel = 0U;
 80016ba:	2000      	movs	r0, #0
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
}
 80016bc:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0)
 80016be:	b121      	cbz	r1, 80016ca <HAL_CAN_GetRxFifoFillLevel+0x1c>
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80016c0:	6803      	ldr	r3, [r0, #0]
 80016c2:	6918      	ldr	r0, [r3, #16]
 80016c4:	f000 0003 	and.w	r0, r0, #3
 80016c8:	4770      	bx	lr
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80016ca:	6803      	ldr	r3, [r0, #0]
 80016cc:	68d8      	ldr	r0, [r3, #12]
 80016ce:	f000 0003 	and.w	r0, r0, #3
 80016d2:	4770      	bx	lr

080016d4 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80016d4:	4770      	bx	lr

080016d6 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80016d6:	4770      	bx	lr

080016d8 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80016d8:	4770      	bx	lr

080016da <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80016da:	4770      	bx	lr

080016dc <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80016dc:	4770      	bx	lr

080016de <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016de:	4770      	bx	lr

080016e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80016e0:	4770      	bx	lr

080016e2 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80016e2:	4770      	bx	lr

080016e4 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80016e4:	4770      	bx	lr

080016e6 <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80016e6:	4770      	bx	lr

080016e8 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80016e8:	4770      	bx	lr

080016ea <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80016ea:	4770      	bx	lr

080016ec <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80016ec:	4770      	bx	lr

080016ee <HAL_CAN_IRQHandler>:
{
 80016ee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016f2:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80016f4:	6803      	ldr	r3, [r0, #0]
 80016f6:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80016f8:	685f      	ldr	r7, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80016fa:	689e      	ldr	r6, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80016fc:	f8d3 900c 	ldr.w	r9, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001700:	f8d3 8010 	ldr.w	r8, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001704:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001708:	f014 0f01 	tst.w	r4, #1
 800170c:	d05a      	beq.n	80017c4 <HAL_CAN_IRQHandler+0xd6>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800170e:	f016 0f01 	tst.w	r6, #1
 8001712:	d017      	beq.n	8001744 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001714:	2201      	movs	r2, #1
 8001716:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001718:	f016 0f02 	tst.w	r6, #2
 800171c:	d108      	bne.n	8001730 <HAL_CAN_IRQHandler+0x42>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800171e:	f016 0f04 	tst.w	r6, #4
 8001722:	d130      	bne.n	8001786 <HAL_CAN_IRQHandler+0x98>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001724:	f016 0f08 	tst.w	r6, #8
 8001728:	d007      	beq.n	800173a <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800172a:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 800172e:	e00b      	b.n	8001748 <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001730:	f7ff ffd0 	bl	80016d4 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001734:	f04f 0b00 	mov.w	fp, #0
 8001738:	e006      	b.n	8001748 <HAL_CAN_IRQHandler+0x5a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800173a:	f7ff ffce 	bl	80016da <HAL_CAN_TxMailbox0AbortCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800173e:	f04f 0b00 	mov.w	fp, #0
 8001742:	e001      	b.n	8001748 <HAL_CAN_IRQHandler+0x5a>
 8001744:	f04f 0b00 	mov.w	fp, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001748:	f416 7f80 	tst.w	r6, #256	; 0x100
 800174c:	d00b      	beq.n	8001766 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800174e:	682b      	ldr	r3, [r5, #0]
 8001750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001754:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001756:	f416 7f00 	tst.w	r6, #512	; 0x200
 800175a:	d117      	bne.n	800178c <HAL_CAN_IRQHandler+0x9e>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800175c:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001760:	d018      	beq.n	8001794 <HAL_CAN_IRQHandler+0xa6>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001762:	f44b 5b00 	orr.w	fp, fp, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001766:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800176a:	d02d      	beq.n	80017c8 <HAL_CAN_IRQHandler+0xda>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800176c:	682b      	ldr	r3, [r5, #0]
 800176e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001772:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001774:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8001778:	d116      	bne.n	80017a8 <HAL_CAN_IRQHandler+0xba>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800177a:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 800177e:	d017      	beq.n	80017b0 <HAL_CAN_IRQHandler+0xc2>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001780:	f44b 4b00 	orr.w	fp, fp, #32768	; 0x8000
 8001784:	e020      	b.n	80017c8 <HAL_CAN_IRQHandler+0xda>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001786:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 800178a:	e7dd      	b.n	8001748 <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800178c:	4628      	mov	r0, r5
 800178e:	f7ff ffa2 	bl	80016d6 <HAL_CAN_TxMailbox1CompleteCallback>
 8001792:	e7e8      	b.n	8001766 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001794:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8001798:	d002      	beq.n	80017a0 <HAL_CAN_IRQHandler+0xb2>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800179a:	f44b 4b80 	orr.w	fp, fp, #16384	; 0x4000
 800179e:	e7e2      	b.n	8001766 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80017a0:	4628      	mov	r0, r5
 80017a2:	f7ff ff9b 	bl	80016dc <HAL_CAN_TxMailbox1AbortCallback>
 80017a6:	e7de      	b.n	8001766 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80017a8:	4628      	mov	r0, r5
 80017aa:	f7ff ff95 	bl	80016d8 <HAL_CAN_TxMailbox2CompleteCallback>
 80017ae:	e00b      	b.n	80017c8 <HAL_CAN_IRQHandler+0xda>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80017b0:	f416 2f00 	tst.w	r6, #524288	; 0x80000
 80017b4:	d002      	beq.n	80017bc <HAL_CAN_IRQHandler+0xce>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80017b6:	f44b 3b80 	orr.w	fp, fp, #65536	; 0x10000
 80017ba:	e005      	b.n	80017c8 <HAL_CAN_IRQHandler+0xda>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80017bc:	4628      	mov	r0, r5
 80017be:	f7ff ff8e 	bl	80016de <HAL_CAN_TxMailbox2AbortCallback>
 80017c2:	e001      	b.n	80017c8 <HAL_CAN_IRQHandler+0xda>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80017c4:	f04f 0b00 	mov.w	fp, #0
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80017c8:	f014 0f08 	tst.w	r4, #8
 80017cc:	d007      	beq.n	80017de <HAL_CAN_IRQHandler+0xf0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80017ce:	f019 0f10 	tst.w	r9, #16
 80017d2:	d004      	beq.n	80017de <HAL_CAN_IRQHandler+0xf0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80017d4:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80017d8:	682b      	ldr	r3, [r5, #0]
 80017da:	2210      	movs	r2, #16
 80017dc:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80017de:	f014 0f04 	tst.w	r4, #4
 80017e2:	d002      	beq.n	80017ea <HAL_CAN_IRQHandler+0xfc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80017e4:	f019 0f08 	tst.w	r9, #8
 80017e8:	d160      	bne.n	80018ac <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80017ea:	f014 0f02 	tst.w	r4, #2
 80017ee:	d004      	beq.n	80017fa <HAL_CAN_IRQHandler+0x10c>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80017f0:	682b      	ldr	r3, [r5, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	f013 0f03 	tst.w	r3, #3
 80017f8:	d15f      	bne.n	80018ba <HAL_CAN_IRQHandler+0x1cc>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80017fa:	f014 0f40 	tst.w	r4, #64	; 0x40
 80017fe:	d007      	beq.n	8001810 <HAL_CAN_IRQHandler+0x122>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001800:	f018 0f10 	tst.w	r8, #16
 8001804:	d004      	beq.n	8001810 <HAL_CAN_IRQHandler+0x122>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001806:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800180a:	682b      	ldr	r3, [r5, #0]
 800180c:	2210      	movs	r2, #16
 800180e:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001810:	f014 0f20 	tst.w	r4, #32
 8001814:	d002      	beq.n	800181c <HAL_CAN_IRQHandler+0x12e>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001816:	f018 0f08 	tst.w	r8, #8
 800181a:	d152      	bne.n	80018c2 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800181c:	f014 0f10 	tst.w	r4, #16
 8001820:	d004      	beq.n	800182c <HAL_CAN_IRQHandler+0x13e>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001822:	682b      	ldr	r3, [r5, #0]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	f013 0f03 	tst.w	r3, #3
 800182a:	d151      	bne.n	80018d0 <HAL_CAN_IRQHandler+0x1e2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800182c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8001830:	d002      	beq.n	8001838 <HAL_CAN_IRQHandler+0x14a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001832:	f017 0f10 	tst.w	r7, #16
 8001836:	d14f      	bne.n	80018d8 <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001838:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 800183c:	d002      	beq.n	8001844 <HAL_CAN_IRQHandler+0x156>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800183e:	f017 0f08 	tst.w	r7, #8
 8001842:	d150      	bne.n	80018e6 <HAL_CAN_IRQHandler+0x1f8>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001844:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001848:	d067      	beq.n	800191a <HAL_CAN_IRQHandler+0x22c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800184a:	f017 0f04 	tst.w	r7, #4
 800184e:	d061      	beq.n	8001914 <HAL_CAN_IRQHandler+0x226>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001850:	f414 7f80 	tst.w	r4, #256	; 0x100
 8001854:	d004      	beq.n	8001860 <HAL_CAN_IRQHandler+0x172>
 8001856:	f01a 0f01 	tst.w	sl, #1
 800185a:	d001      	beq.n	8001860 <HAL_CAN_IRQHandler+0x172>
        errorcode |= HAL_CAN_ERROR_EWG;
 800185c:	f04b 0b01 	orr.w	fp, fp, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001860:	f414 7f00 	tst.w	r4, #512	; 0x200
 8001864:	d004      	beq.n	8001870 <HAL_CAN_IRQHandler+0x182>
 8001866:	f01a 0f02 	tst.w	sl, #2
 800186a:	d001      	beq.n	8001870 <HAL_CAN_IRQHandler+0x182>
        errorcode |= HAL_CAN_ERROR_EPV;
 800186c:	f04b 0b02 	orr.w	fp, fp, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001870:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8001874:	d004      	beq.n	8001880 <HAL_CAN_IRQHandler+0x192>
 8001876:	f01a 0f04 	tst.w	sl, #4
 800187a:	d001      	beq.n	8001880 <HAL_CAN_IRQHandler+0x192>
        errorcode |= HAL_CAN_ERROR_BOF;
 800187c:	f04b 0b04 	orr.w	fp, fp, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001880:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001884:	d046      	beq.n	8001914 <HAL_CAN_IRQHandler+0x226>
 8001886:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 800188a:	d043      	beq.n	8001914 <HAL_CAN_IRQHandler+0x226>
        switch (esrflags & CAN_ESR_LEC)
 800188c:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8001890:	d048      	beq.n	8001924 <HAL_CAN_IRQHandler+0x236>
 8001892:	d92f      	bls.n	80018f4 <HAL_CAN_IRQHandler+0x206>
 8001894:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8001898:	d047      	beq.n	800192a <HAL_CAN_IRQHandler+0x23c>
 800189a:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800189e:	d047      	beq.n	8001930 <HAL_CAN_IRQHandler+0x242>
 80018a0:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80018a4:	d131      	bne.n	800190a <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BR;
 80018a6:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
            break;
 80018aa:	e02e      	b.n	800190a <HAL_CAN_IRQHandler+0x21c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80018ac:	682b      	ldr	r3, [r5, #0]
 80018ae:	2208      	movs	r2, #8
 80018b0:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80018b2:	4628      	mov	r0, r5
 80018b4:	f7ff ff15 	bl	80016e2 <HAL_CAN_RxFifo0FullCallback>
 80018b8:	e797      	b.n	80017ea <HAL_CAN_IRQHandler+0xfc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80018ba:	4628      	mov	r0, r5
 80018bc:	f7ff ff10 	bl	80016e0 <HAL_CAN_RxFifo0MsgPendingCallback>
 80018c0:	e79b      	b.n	80017fa <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80018c2:	682b      	ldr	r3, [r5, #0]
 80018c4:	2208      	movs	r2, #8
 80018c6:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80018c8:	4628      	mov	r0, r5
 80018ca:	f7ff ff0c 	bl	80016e6 <HAL_CAN_RxFifo1FullCallback>
 80018ce:	e7a5      	b.n	800181c <HAL_CAN_IRQHandler+0x12e>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80018d0:	4628      	mov	r0, r5
 80018d2:	f7ff ff07 	bl	80016e4 <HAL_CAN_RxFifo1MsgPendingCallback>
 80018d6:	e7a9      	b.n	800182c <HAL_CAN_IRQHandler+0x13e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80018d8:	682b      	ldr	r3, [r5, #0]
 80018da:	2210      	movs	r2, #16
 80018dc:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80018de:	4628      	mov	r0, r5
 80018e0:	f7ff ff02 	bl	80016e8 <HAL_CAN_SleepCallback>
 80018e4:	e7a8      	b.n	8001838 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018e6:	682b      	ldr	r3, [r5, #0]
 80018e8:	2208      	movs	r2, #8
 80018ea:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018ec:	4628      	mov	r0, r5
 80018ee:	f7ff fefc 	bl	80016ea <HAL_CAN_WakeUpFromRxMsgCallback>
 80018f2:	e7a7      	b.n	8001844 <HAL_CAN_IRQHandler+0x156>
        switch (esrflags & CAN_ESR_LEC)
 80018f4:	f1ba 0f10 	cmp.w	sl, #16
 80018f8:	d005      	beq.n	8001906 <HAL_CAN_IRQHandler+0x218>
 80018fa:	f1ba 0f20 	cmp.w	sl, #32
 80018fe:	d104      	bne.n	800190a <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001900:	f04b 0b10 	orr.w	fp, fp, #16
            break;
 8001904:	e001      	b.n	800190a <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001906:	f04b 0b08 	orr.w	fp, fp, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800190a:	682a      	ldr	r2, [r5, #0]
 800190c:	6993      	ldr	r3, [r2, #24]
 800190e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001912:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001914:	682b      	ldr	r3, [r5, #0]
 8001916:	2204      	movs	r2, #4
 8001918:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800191a:	f1bb 0f00 	cmp.w	fp, #0
 800191e:	d10a      	bne.n	8001936 <HAL_CAN_IRQHandler+0x248>
}
 8001920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_ACK;
 8001924:	f04b 0b20 	orr.w	fp, fp, #32
            break;
 8001928:	e7ef      	b.n	800190a <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BD;
 800192a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
            break;
 800192e:	e7ec      	b.n	800190a <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001930:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
            break;
 8001934:	e7e9      	b.n	800190a <HAL_CAN_IRQHandler+0x21c>
    hcan->ErrorCode |= errorcode;
 8001936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001938:	ea43 030b 	orr.w	r3, r3, fp
 800193c:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800193e:	4628      	mov	r0, r5
 8001940:	f7ff fed4 	bl	80016ec <HAL_CAN_ErrorCallback>
}
 8001944:	e7ec      	b.n	8001920 <HAL_CAN_IRQHandler+0x232>
	...

08001948 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001948:	4906      	ldr	r1, [pc, #24]	; (8001964 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800194a:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001950:	041b      	lsls	r3, r3, #16
 8001952:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001954:	0200      	lsls	r0, r0, #8
 8001956:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800195a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800195c:	4a02      	ldr	r2, [pc, #8]	; (8001968 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800195e:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001960:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00
 8001968:	05fa0000 	.word	0x05fa0000

0800196c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800196c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <HAL_NVIC_SetPriority+0x58>)
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001976:	f1c3 0407 	rsb	r4, r3, #7
 800197a:	2c04      	cmp	r4, #4
 800197c:	bf28      	it	cs
 800197e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001980:	1d1d      	adds	r5, r3, #4
 8001982:	2d06      	cmp	r5, #6
 8001984:	d914      	bls.n	80019b0 <HAL_NVIC_SetPriority+0x44>
 8001986:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	f04f 35ff 	mov.w	r5, #4294967295
 800198c:	fa05 f404 	lsl.w	r4, r5, r4
 8001990:	ea21 0104 	bic.w	r1, r1, r4
 8001994:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001996:	fa05 f303 	lsl.w	r3, r5, r3
 800199a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80019a0:	2800      	cmp	r0, #0
 80019a2:	db07      	blt.n	80019b4 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	0109      	lsls	r1, r1, #4
 80019a6:	b2c9      	uxtb	r1, r1
 80019a8:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <HAL_NVIC_SetPriority+0x5c>)
 80019aa:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80019ac:	bc30      	pop	{r4, r5}
 80019ae:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b0:	2300      	movs	r3, #0
 80019b2:	e7e9      	b.n	8001988 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b4:	f000 000f 	and.w	r0, r0, #15
 80019b8:	0109      	lsls	r1, r1, #4
 80019ba:	b2c9      	uxtb	r1, r1
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <HAL_NVIC_SetPriority+0x60>)
 80019be:	5419      	strb	r1, [r3, r0]
 80019c0:	e7f4      	b.n	80019ac <HAL_NVIC_SetPriority+0x40>
 80019c2:	bf00      	nop
 80019c4:	e000ed00 	.word	0xe000ed00
 80019c8:	e000e400 	.word	0xe000e400
 80019cc:	e000ed14 	.word	0xe000ed14

080019d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80019d0:	2800      	cmp	r0, #0
 80019d2:	db07      	blt.n	80019e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d4:	f000 021f 	and.w	r2, r0, #31
 80019d8:	0940      	lsrs	r0, r0, #5
 80019da:	2301      	movs	r3, #1
 80019dc:	4093      	lsls	r3, r2
 80019de:	4a02      	ldr	r2, [pc, #8]	; (80019e8 <HAL_NVIC_EnableIRQ+0x18>)
 80019e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100

080019ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	3801      	subs	r0, #1
 80019ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80019f2:	d20a      	bcs.n	8001a0a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_SYSTICK_Config+0x24>)
 80019f6:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f8:	4a06      	ldr	r2, [pc, #24]	; (8001a14 <HAL_SYSTICK_Config+0x28>)
 80019fa:	21f0      	movs	r1, #240	; 0xf0
 80019fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a00:	2000      	movs	r0, #0
 8001a02:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001a0a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000e010 	.word	0xe000e010
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a18:	2300      	movs	r3, #0
 8001a1a:	2b0f      	cmp	r3, #15
 8001a1c:	f200 80d5 	bhi.w	8001bca <HAL_GPIO_Init+0x1b2>
{
 8001a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a22:	b083      	sub	sp, #12
 8001a24:	e039      	b.n	8001a9a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a26:	2207      	movs	r2, #7
 8001a28:	e000      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	40b2      	lsls	r2, r6
 8001a2e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8001a30:	3402      	adds	r4, #2
 8001a32:	4e66      	ldr	r6, [pc, #408]	; (8001bcc <HAL_GPIO_Init+0x1b4>)
 8001a34:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a38:	4a65      	ldr	r2, [pc, #404]	; (8001bd0 <HAL_GPIO_Init+0x1b8>)
 8001a3a:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001a3c:	43ea      	mvns	r2, r5
 8001a3e:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a42:	684f      	ldr	r7, [r1, #4]
 8001a44:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001a48:	d001      	beq.n	8001a4e <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8001a4a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8001a4e:	4c60      	ldr	r4, [pc, #384]	; (8001bd0 <HAL_GPIO_Init+0x1b8>)
 8001a50:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8001a52:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001a54:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a58:	684f      	ldr	r7, [r1, #4]
 8001a5a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001a5e:	d001      	beq.n	8001a64 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8001a60:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8001a64:	4c5a      	ldr	r4, [pc, #360]	; (8001bd0 <HAL_GPIO_Init+0x1b8>)
 8001a66:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a68:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001a6a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a6e:	684f      	ldr	r7, [r1, #4]
 8001a70:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001a74:	d001      	beq.n	8001a7a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8001a76:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8001a7a:	4c55      	ldr	r4, [pc, #340]	; (8001bd0 <HAL_GPIO_Init+0x1b8>)
 8001a7c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8001a7e:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001a80:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a82:	684e      	ldr	r6, [r1, #4]
 8001a84:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001a88:	d001      	beq.n	8001a8e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8001a8a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8001a8e:	4c50      	ldr	r4, [pc, #320]	; (8001bd0 <HAL_GPIO_Init+0x1b8>)
 8001a90:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a92:	3301      	adds	r3, #1
 8001a94:	2b0f      	cmp	r3, #15
 8001a96:	f200 8096 	bhi.w	8001bc6 <HAL_GPIO_Init+0x1ae>
    ioposition = ((uint32_t)0x01) << position;
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a9e:	680c      	ldr	r4, [r1, #0]
 8001aa0:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8001aa4:	42aa      	cmp	r2, r5
 8001aa6:	d1f4      	bne.n	8001a92 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aa8:	684c      	ldr	r4, [r1, #4]
 8001aaa:	1e66      	subs	r6, r4, #1
 8001aac:	2c11      	cmp	r4, #17
 8001aae:	bf18      	it	ne
 8001ab0:	2e01      	cmpne	r6, #1
 8001ab2:	d901      	bls.n	8001ab8 <HAL_GPIO_Init+0xa0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab4:	2c12      	cmp	r4, #18
 8001ab6:	d112      	bne.n	8001ade <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 8001ab8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001aba:	005f      	lsls	r7, r3, #1
 8001abc:	2403      	movs	r4, #3
 8001abe:	40bc      	lsls	r4, r7
 8001ac0:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001ac4:	68cc      	ldr	r4, [r1, #12]
 8001ac6:	40bc      	lsls	r4, r7
 8001ac8:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001aca:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001acc:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ace:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001ad2:	684c      	ldr	r4, [r1, #4]
 8001ad4:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8001adc:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8001ade:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ae0:	005f      	lsls	r7, r3, #1
 8001ae2:	2603      	movs	r6, #3
 8001ae4:	40be      	lsls	r6, r7
 8001ae6:	43f6      	mvns	r6, r6
 8001ae8:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001aea:	688c      	ldr	r4, [r1, #8]
 8001aec:	40bc      	lsls	r4, r7
 8001aee:	4314      	orrs	r4, r2
      GPIOx->PUPDR = temp;
 8001af0:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001af2:	684a      	ldr	r2, [r1, #4]
 8001af4:	2a12      	cmp	r2, #18
 8001af6:	bf18      	it	ne
 8001af8:	2a02      	cmpne	r2, #2
 8001afa:	d113      	bne.n	8001b24 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3];
 8001afc:	08dc      	lsrs	r4, r3, #3
 8001afe:	3408      	adds	r4, #8
 8001b00:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b04:	f003 0207 	and.w	r2, r3, #7
 8001b08:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8001b0c:	220f      	movs	r2, #15
 8001b0e:	fa02 f20c 	lsl.w	r2, r2, ip
 8001b12:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b16:	690a      	ldr	r2, [r1, #16]
 8001b18:	fa02 f20c 	lsl.w	r2, r2, ip
 8001b1c:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 8001b20:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
      temp = GPIOx->MODER;
 8001b24:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b26:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b28:	684a      	ldr	r2, [r1, #4]
 8001b2a:	f002 0203 	and.w	r2, r2, #3
 8001b2e:	40ba      	lsls	r2, r7
 8001b30:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;
 8001b32:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b34:	684a      	ldr	r2, [r1, #4]
 8001b36:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001b3a:	d0aa      	beq.n	8001a92 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3c:	4a25      	ldr	r2, [pc, #148]	; (8001bd4 <HAL_GPIO_Init+0x1bc>)
 8001b3e:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001b40:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001b44:	6454      	str	r4, [r2, #68]	; 0x44
 8001b46:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b48:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001b4c:	9201      	str	r2, [sp, #4]
 8001b4e:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001b50:	089c      	lsrs	r4, r3, #2
 8001b52:	1ca6      	adds	r6, r4, #2
 8001b54:	4a1d      	ldr	r2, [pc, #116]	; (8001bcc <HAL_GPIO_Init+0x1b4>)
 8001b56:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b5a:	f003 0203 	and.w	r2, r3, #3
 8001b5e:	0096      	lsls	r6, r2, #2
 8001b60:	220f      	movs	r2, #15
 8001b62:	40b2      	lsls	r2, r6
 8001b64:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b68:	4a1b      	ldr	r2, [pc, #108]	; (8001bd8 <HAL_GPIO_Init+0x1c0>)
 8001b6a:	4290      	cmp	r0, r2
 8001b6c:	f43f af5d 	beq.w	8001a2a <HAL_GPIO_Init+0x12>
 8001b70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b74:	4290      	cmp	r0, r2
 8001b76:	d01a      	beq.n	8001bae <HAL_GPIO_Init+0x196>
 8001b78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b7c:	4290      	cmp	r0, r2
 8001b7e:	d018      	beq.n	8001bb2 <HAL_GPIO_Init+0x19a>
 8001b80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b84:	4290      	cmp	r0, r2
 8001b86:	d016      	beq.n	8001bb6 <HAL_GPIO_Init+0x19e>
 8001b88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8c:	4290      	cmp	r0, r2
 8001b8e:	d014      	beq.n	8001bba <HAL_GPIO_Init+0x1a2>
 8001b90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b94:	4290      	cmp	r0, r2
 8001b96:	d012      	beq.n	8001bbe <HAL_GPIO_Init+0x1a6>
 8001b98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b9c:	4290      	cmp	r0, r2
 8001b9e:	d010      	beq.n	8001bc2 <HAL_GPIO_Init+0x1aa>
 8001ba0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ba4:	4290      	cmp	r0, r2
 8001ba6:	f43f af3e 	beq.w	8001a26 <HAL_GPIO_Init+0xe>
 8001baa:	2208      	movs	r2, #8
 8001bac:	e73e      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bae:	2201      	movs	r2, #1
 8001bb0:	e73c      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	e73a      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	e738      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bba:	2204      	movs	r2, #4
 8001bbc:	e736      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bbe:	2205      	movs	r2, #5
 8001bc0:	e734      	b.n	8001a2c <HAL_GPIO_Init+0x14>
 8001bc2:	2206      	movs	r2, #6
 8001bc4:	e732      	b.n	8001a2c <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8001bc6:	b003      	add	sp, #12
 8001bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bca:	4770      	bx	lr
 8001bcc:	40013800 	.word	0x40013800
 8001bd0:	40013c00 	.word	0x40013c00
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020000 	.word	0x40020000

08001bdc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bdc:	b912      	cbnz	r2, 8001be4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001bde:	0409      	lsls	r1, r1, #16
 8001be0:	6181      	str	r1, [r0, #24]
  }
}
 8001be2:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001be4:	6181      	str	r1, [r0, #24]
 8001be6:	4770      	bx	lr

08001be8 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001be8:	2800      	cmp	r0, #0
 8001bea:	f000 8209 	beq.w	8002000 <HAL_RCC_OscConfig+0x418>
{
 8001bee:	b570      	push	{r4, r5, r6, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bf4:	6803      	ldr	r3, [r0, #0]
 8001bf6:	f013 0f01 	tst.w	r3, #1
 8001bfa:	d029      	beq.n	8001c50 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bfc:	4ba2      	ldr	r3, [pc, #648]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 030c 	and.w	r3, r3, #12
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d01a      	beq.n	8001c3e <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c08:	4b9f      	ldr	r3, [pc, #636]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 030c 	and.w	r3, r3, #12
 8001c10:	2b08      	cmp	r3, #8
 8001c12:	d00f      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c14:	6863      	ldr	r3, [r4, #4]
 8001c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c1a:	d040      	beq.n	8001c9e <HAL_RCC_OscConfig+0xb6>
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d154      	bne.n	8001cca <HAL_RCC_OscConfig+0xe2>
 8001c20:	4b99      	ldr	r3, [pc, #612]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	e039      	b.n	8001ca8 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c34:	4b94      	ldr	r3, [pc, #592]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001c3c:	d0ea      	beq.n	8001c14 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3e:	4b92      	ldr	r3, [pc, #584]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c46:	d003      	beq.n	8001c50 <HAL_RCC_OscConfig+0x68>
 8001c48:	6863      	ldr	r3, [r4, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 81da 	beq.w	8002004 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c50:	6823      	ldr	r3, [r4, #0]
 8001c52:	f013 0f02 	tst.w	r3, #2
 8001c56:	d075      	beq.n	8001d44 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c58:	4b8b      	ldr	r3, [pc, #556]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f013 0f0c 	tst.w	r3, #12
 8001c60:	d05e      	beq.n	8001d20 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c62:	4b89      	ldr	r3, [pc, #548]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 030c 	and.w	r3, r3, #12
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d053      	beq.n	8001d16 <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c6e:	68e3      	ldr	r3, [r4, #12]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 808a 	beq.w	8001d8a <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c76:	4a84      	ldr	r2, [pc, #528]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c78:	6813      	ldr	r3, [r2, #0]
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c80:	f7ff f8dc 	bl	8000e3c <HAL_GetTick>
 8001c84:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c86:	4b80      	ldr	r3, [pc, #512]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f013 0f02 	tst.w	r3, #2
 8001c8e:	d173      	bne.n	8001d78 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c90:	f7ff f8d4 	bl	8000e3c <HAL_GetTick>
 8001c94:	1b40      	subs	r0, r0, r5
 8001c96:	2802      	cmp	r0, #2
 8001c98:	d9f5      	bls.n	8001c86 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8001c9a:	2003      	movs	r0, #3
 8001c9c:	e1b5      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c9e:	4a7a      	ldr	r2, [pc, #488]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001ca0:	6813      	ldr	r3, [r2, #0]
 8001ca2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca6:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ca8:	6863      	ldr	r3, [r4, #4]
 8001caa:	b32b      	cbz	r3, 8001cf8 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8001cac:	f7ff f8c6 	bl	8000e3c <HAL_GetTick>
 8001cb0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb2:	4b75      	ldr	r3, [pc, #468]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001cba:	d1c9      	bne.n	8001c50 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cbc:	f7ff f8be 	bl	8000e3c <HAL_GetTick>
 8001cc0:	1b40      	subs	r0, r0, r5
 8001cc2:	2864      	cmp	r0, #100	; 0x64
 8001cc4:	d9f5      	bls.n	8001cb2 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8001cc6:	2003      	movs	r0, #3
 8001cc8:	e19f      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cce:	d009      	beq.n	8001ce4 <HAL_RCC_OscConfig+0xfc>
 8001cd0:	4b6d      	ldr	r3, [pc, #436]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	e7e1      	b.n	8001ca8 <HAL_RCC_OscConfig+0xc0>
 8001ce4:	4b68      	ldr	r3, [pc, #416]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	e7d7      	b.n	8001ca8 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8001cf8:	f7ff f8a0 	bl	8000e3c <HAL_GetTick>
 8001cfc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cfe:	4b62      	ldr	r3, [pc, #392]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d06:	d0a3      	beq.n	8001c50 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d08:	f7ff f898 	bl	8000e3c <HAL_GetTick>
 8001d0c:	1b40      	subs	r0, r0, r5
 8001d0e:	2864      	cmp	r0, #100	; 0x64
 8001d10:	d9f5      	bls.n	8001cfe <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8001d12:	2003      	movs	r0, #3
 8001d14:	e179      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d16:	4b5c      	ldr	r3, [pc, #368]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001d1e:	d1a6      	bne.n	8001c6e <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d20:	4b59      	ldr	r3, [pc, #356]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f013 0f02 	tst.w	r3, #2
 8001d28:	d004      	beq.n	8001d34 <HAL_RCC_OscConfig+0x14c>
 8001d2a:	68e3      	ldr	r3, [r4, #12]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8001d30:	2001      	movs	r0, #1
 8001d32:	e16a      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d34:	4a54      	ldr	r2, [pc, #336]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d36:	6813      	ldr	r3, [r2, #0]
 8001d38:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001d3c:	6921      	ldr	r1, [r4, #16]
 8001d3e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001d42:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d44:	6823      	ldr	r3, [r4, #0]
 8001d46:	f013 0f08 	tst.w	r3, #8
 8001d4a:	d046      	beq.n	8001dda <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d4c:	6963      	ldr	r3, [r4, #20]
 8001d4e:	b383      	cbz	r3, 8001db2 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d50:	4a4d      	ldr	r2, [pc, #308]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d52:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f86f 	bl	8000e3c <HAL_GetTick>
 8001d5e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d60:	4b49      	ldr	r3, [pc, #292]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d64:	f013 0f02 	tst.w	r3, #2
 8001d68:	d137      	bne.n	8001dda <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6a:	f7ff f867 	bl	8000e3c <HAL_GetTick>
 8001d6e:	1b40      	subs	r0, r0, r5
 8001d70:	2802      	cmp	r0, #2
 8001d72:	d9f5      	bls.n	8001d60 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8001d74:	2003      	movs	r0, #3
 8001d76:	e148      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d78:	4a43      	ldr	r2, [pc, #268]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d7a:	6813      	ldr	r3, [r2, #0]
 8001d7c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001d80:	6921      	ldr	r1, [r4, #16]
 8001d82:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	e7dc      	b.n	8001d44 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8001d8a:	4a3f      	ldr	r2, [pc, #252]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d8c:	6813      	ldr	r3, [r2, #0]
 8001d8e:	f023 0301 	bic.w	r3, r3, #1
 8001d92:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d94:	f7ff f852 	bl	8000e3c <HAL_GetTick>
 8001d98:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d9a:	4b3b      	ldr	r3, [pc, #236]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f013 0f02 	tst.w	r3, #2
 8001da2:	d0cf      	beq.n	8001d44 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001da4:	f7ff f84a 	bl	8000e3c <HAL_GetTick>
 8001da8:	1b40      	subs	r0, r0, r5
 8001daa:	2802      	cmp	r0, #2
 8001dac:	d9f5      	bls.n	8001d9a <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8001dae:	2003      	movs	r0, #3
 8001db0:	e12b      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db2:	4a35      	ldr	r2, [pc, #212]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001db4:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dbc:	f7ff f83e 	bl	8000e3c <HAL_GetTick>
 8001dc0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc2:	4b31      	ldr	r3, [pc, #196]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc6:	f013 0f02 	tst.w	r3, #2
 8001dca:	d006      	beq.n	8001dda <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dcc:	f7ff f836 	bl	8000e3c <HAL_GetTick>
 8001dd0:	1b40      	subs	r0, r0, r5
 8001dd2:	2802      	cmp	r0, #2
 8001dd4:	d9f5      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	e117      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dda:	6823      	ldr	r3, [r4, #0]
 8001ddc:	f013 0f04 	tst.w	r3, #4
 8001de0:	d07e      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001de2:	4b29      	ldr	r3, [pc, #164]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001dea:	d11e      	bne.n	8001e2a <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dec:	4b26      	ldr	r3, [pc, #152]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001df0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001df4:	641a      	str	r2, [r3, #64]	; 0x40
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfc:	9301      	str	r3, [sp, #4]
 8001dfe:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e00:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e02:	4b22      	ldr	r3, [pc, #136]	; (8001e8c <HAL_RCC_OscConfig+0x2a4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001e0a:	d010      	beq.n	8001e2e <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	68a3      	ldr	r3, [r4, #8]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d021      	beq.n	8001e56 <HAL_RCC_OscConfig+0x26e>
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d13c      	bne.n	8001e90 <HAL_RCC_OscConfig+0x2a8>
 8001e16:	4b1c      	ldr	r3, [pc, #112]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001e18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	671a      	str	r2, [r3, #112]	; 0x70
 8001e20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e22:	f022 0204 	bic.w	r2, r2, #4
 8001e26:	671a      	str	r2, [r3, #112]	; 0x70
 8001e28:	e01a      	b.n	8001e60 <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 8001e2a:	2500      	movs	r5, #0
 8001e2c:	e7e9      	b.n	8001e02 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8001e2e:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <HAL_RCC_OscConfig+0x2a4>)
 8001e30:	6813      	ldr	r3, [r2, #0]
 8001e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e36:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001e38:	f7ff f800 	bl	8000e3c <HAL_GetTick>
 8001e3c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e3e:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <HAL_RCC_OscConfig+0x2a4>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001e46:	d1e1      	bne.n	8001e0c <HAL_RCC_OscConfig+0x224>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e48:	f7fe fff8 	bl	8000e3c <HAL_GetTick>
 8001e4c:	1b80      	subs	r0, r0, r6
 8001e4e:	2864      	cmp	r0, #100	; 0x64
 8001e50:	d9f5      	bls.n	8001e3e <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001e52:	2003      	movs	r0, #3
 8001e54:	e0d9      	b.n	800200a <HAL_RCC_OscConfig+0x422>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e56:	4a0c      	ldr	r2, [pc, #48]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001e58:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e60:	68a3      	ldr	r3, [r4, #8]
 8001e62:	b35b      	cbz	r3, 8001ebc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e64:	f7fe ffea 	bl	8000e3c <HAL_GetTick>
 8001e68:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6e:	f013 0f02 	tst.w	r3, #2
 8001e72:	d134      	bne.n	8001ede <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e74:	f7fe ffe2 	bl	8000e3c <HAL_GetTick>
 8001e78:	1b80      	subs	r0, r0, r6
 8001e7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e7e:	4298      	cmp	r0, r3
 8001e80:	d9f3      	bls.n	8001e6a <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 8001e82:	2003      	movs	r0, #3
 8001e84:	e0c1      	b.n	800200a <HAL_RCC_OscConfig+0x422>
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e90:	2b05      	cmp	r3, #5
 8001e92:	d009      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x2c0>
 8001e94:	4b60      	ldr	r3, [pc, #384]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001e96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e98:	f022 0201 	bic.w	r2, r2, #1
 8001e9c:	671a      	str	r2, [r3, #112]	; 0x70
 8001e9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001ea0:	f022 0204 	bic.w	r2, r2, #4
 8001ea4:	671a      	str	r2, [r3, #112]	; 0x70
 8001ea6:	e7db      	b.n	8001e60 <HAL_RCC_OscConfig+0x278>
 8001ea8:	4b5b      	ldr	r3, [pc, #364]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001eaa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001eac:	f042 0204 	orr.w	r2, r2, #4
 8001eb0:	671a      	str	r2, [r3, #112]	; 0x70
 8001eb2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001eb4:	f042 0201 	orr.w	r2, r2, #1
 8001eb8:	671a      	str	r2, [r3, #112]	; 0x70
 8001eba:	e7d1      	b.n	8001e60 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ebc:	f7fe ffbe 	bl	8000e3c <HAL_GetTick>
 8001ec0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	4b55      	ldr	r3, [pc, #340]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec6:	f013 0f02 	tst.w	r3, #2
 8001eca:	d008      	beq.n	8001ede <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ecc:	f7fe ffb6 	bl	8000e3c <HAL_GetTick>
 8001ed0:	1b80      	subs	r0, r0, r6
 8001ed2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ed6:	4298      	cmp	r0, r3
 8001ed8:	d9f3      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 8001eda:	2003      	movs	r0, #3
 8001edc:	e095      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ede:	b9fd      	cbnz	r5, 8001f20 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee0:	69a3      	ldr	r3, [r4, #24]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 8090 	beq.w	8002008 <HAL_RCC_OscConfig+0x420>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ee8:	4a4b      	ldr	r2, [pc, #300]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001eea:	6892      	ldr	r2, [r2, #8]
 8001eec:	f002 020c 	and.w	r2, r2, #12
 8001ef0:	2a08      	cmp	r2, #8
 8001ef2:	d058      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d019      	beq.n	8001f2c <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef8:	4a47      	ldr	r2, [pc, #284]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f02:	f7fe ff9b 	bl	8000e3c <HAL_GetTick>
 8001f06:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f08:	4b43      	ldr	r3, [pc, #268]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f10:	d047      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f12:	f7fe ff93 	bl	8000e3c <HAL_GetTick>
 8001f16:	1b00      	subs	r0, r0, r4
 8001f18:	2802      	cmp	r0, #2
 8001f1a:	d9f5      	bls.n	8001f08 <HAL_RCC_OscConfig+0x320>
          {
            return HAL_TIMEOUT;
 8001f1c:	2003      	movs	r0, #3
 8001f1e:	e074      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f20:	4a3d      	ldr	r2, [pc, #244]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f22:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f28:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2a:	e7d9      	b.n	8001ee0 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4a3a      	ldr	r2, [pc, #232]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f2e:	6813      	ldr	r3, [r2, #0]
 8001f30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f34:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001f36:	f7fe ff81 	bl	8000e3c <HAL_GetTick>
 8001f3a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3c:	4b36      	ldr	r3, [pc, #216]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f44:	d006      	beq.n	8001f54 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f46:	f7fe ff79 	bl	8000e3c <HAL_GetTick>
 8001f4a:	1b40      	subs	r0, r0, r5
 8001f4c:	2802      	cmp	r0, #2
 8001f4e:	d9f5      	bls.n	8001f3c <HAL_RCC_OscConfig+0x354>
            return HAL_TIMEOUT;
 8001f50:	2003      	movs	r0, #3
 8001f52:	e05a      	b.n	800200a <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f54:	69e3      	ldr	r3, [r4, #28]
 8001f56:	6a22      	ldr	r2, [r4, #32]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f5c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001f60:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001f62:	0852      	lsrs	r2, r2, #1
 8001f64:	3a01      	subs	r2, #1
 8001f66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001f6a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f6c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001f70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f74:	4a28      	ldr	r2, [pc, #160]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f76:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001f78:	6813      	ldr	r3, [r2, #0]
 8001f7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f7e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001f80:	f7fe ff5c 	bl	8000e3c <HAL_GetTick>
 8001f84:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f86:	4b24      	ldr	r3, [pc, #144]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f8e:	d106      	bne.n	8001f9e <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7fe ff54 	bl	8000e3c <HAL_GetTick>
 8001f94:	1b00      	subs	r0, r0, r4
 8001f96:	2802      	cmp	r0, #2
 8001f98:	d9f5      	bls.n	8001f86 <HAL_RCC_OscConfig+0x39e>
            return HAL_TIMEOUT;
 8001f9a:	2003      	movs	r0, #3
 8001f9c:	e035      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	e033      	b.n	800200a <HAL_RCC_OscConfig+0x422>
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	e031      	b.n	800200a <HAL_RCC_OscConfig+0x422>
      pll_config = RCC->PLLCFGR;
 8001fa6:	4a1c      	ldr	r2, [pc, #112]	; (8002018 <HAL_RCC_OscConfig+0x430>)
 8001fa8:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d02f      	beq.n	800200e <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8001fb2:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fb4:	428b      	cmp	r3, r1
 8001fb6:	d001      	beq.n	8001fbc <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8001fb8:	2001      	movs	r0, #1
 8001fba:	e026      	b.n	800200a <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fbc:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8001fc0:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc2:	428b      	cmp	r3, r1
 8001fc4:	d001      	beq.n	8001fca <HAL_RCC_OscConfig+0x3e2>
        return HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	e01f      	b.n	800200a <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fca:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_OscConfig+0x3f4>
        return HAL_ERROR;
 8001fd8:	2001      	movs	r0, #1
 8001fda:	e016      	b.n	800200a <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001fdc:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 8001fe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001fe2:	085b      	lsrs	r3, r3, #1
 8001fe4:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fe6:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8001fea:	d001      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x408>
        return HAL_ERROR;
 8001fec:	2001      	movs	r0, #1
 8001fee:	e00c      	b.n	800200a <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ff0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001ff4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ff6:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 8001ffa:	d00a      	beq.n	8002012 <HAL_RCC_OscConfig+0x42a>
        return HAL_ERROR;
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	e004      	b.n	800200a <HAL_RCC_OscConfig+0x422>
    return HAL_ERROR;
 8002000:	2001      	movs	r0, #1
}
 8002002:	4770      	bx	lr
        return HAL_ERROR;
 8002004:	2001      	movs	r0, #1
 8002006:	e000      	b.n	800200a <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8002008:	2000      	movs	r0, #0
}
 800200a:	b002      	add	sp, #8
 800200c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800200e:	2001      	movs	r0, #1
 8002010:	e7fb      	b.n	800200a <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8002012:	2000      	movs	r0, #0
 8002014:	e7f9      	b.n	800200a <HAL_RCC_OscConfig+0x422>
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800

0800201c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800201c:	4b26      	ldr	r3, [pc, #152]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b04      	cmp	r3, #4
 8002026:	d044      	beq.n	80020b2 <HAL_RCC_GetSysClockFreq+0x96>
 8002028:	2b08      	cmp	r3, #8
 800202a:	d001      	beq.n	8002030 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800202c:	4823      	ldr	r0, [pc, #140]	; (80020bc <HAL_RCC_GetSysClockFreq+0xa0>)
 800202e:	4770      	bx	lr
{
 8002030:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002034:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002042:	d013      	beq.n	800206c <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002044:	4b1c      	ldr	r3, [pc, #112]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002046:	6859      	ldr	r1, [r3, #4]
 8002048:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800204c:	2300      	movs	r3, #0
 800204e:	481c      	ldr	r0, [pc, #112]	; (80020c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002050:	fba1 0100 	umull	r0, r1, r1, r0
 8002054:	f7fe f8e4 	bl	8000220 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002058:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002060:	3301      	adds	r3, #1
 8002062:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002064:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002068:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800206c:	4b12      	ldr	r3, [pc, #72]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002074:	461e      	mov	r6, r3
 8002076:	2700      	movs	r7, #0
 8002078:	015c      	lsls	r4, r3, #5
 800207a:	2500      	movs	r5, #0
 800207c:	1ae4      	subs	r4, r4, r3
 800207e:	eb65 0507 	sbc.w	r5, r5, r7
 8002082:	01a9      	lsls	r1, r5, #6
 8002084:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002088:	01a0      	lsls	r0, r4, #6
 800208a:	1b00      	subs	r0, r0, r4
 800208c:	eb61 0105 	sbc.w	r1, r1, r5
 8002090:	00cb      	lsls	r3, r1, #3
 8002092:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002096:	00c4      	lsls	r4, r0, #3
 8002098:	19a0      	adds	r0, r4, r6
 800209a:	eb43 0107 	adc.w	r1, r3, r7
 800209e:	028b      	lsls	r3, r1, #10
 80020a0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80020a4:	0284      	lsls	r4, r0, #10
 80020a6:	4620      	mov	r0, r4
 80020a8:	4619      	mov	r1, r3
 80020aa:	2300      	movs	r3, #0
 80020ac:	f7fe f8b8 	bl	8000220 <__aeabi_uldivmod>
 80020b0:	e7d2      	b.n	8002058 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 80020b2:	4803      	ldr	r0, [pc, #12]	; (80020c0 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	00f42400 	.word	0x00f42400
 80020c0:	017d7840 	.word	0x017d7840

080020c4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80020c4:	2800      	cmp	r0, #0
 80020c6:	f000 80a3 	beq.w	8002210 <HAL_RCC_ClockConfig+0x14c>
{
 80020ca:	b570      	push	{r4, r5, r6, lr}
 80020cc:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020ce:	4b52      	ldr	r3, [pc, #328]	; (8002218 <HAL_RCC_ClockConfig+0x154>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	428b      	cmp	r3, r1
 80020d8:	d20c      	bcs.n	80020f4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020da:	4a4f      	ldr	r2, [pc, #316]	; (8002218 <HAL_RCC_ClockConfig+0x154>)
 80020dc:	6813      	ldr	r3, [r2, #0]
 80020de:	f023 030f 	bic.w	r3, r3, #15
 80020e2:	430b      	orrs	r3, r1
 80020e4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020e6:	6813      	ldr	r3, [r2, #0]
 80020e8:	f003 030f 	and.w	r3, r3, #15
 80020ec:	428b      	cmp	r3, r1
 80020ee:	d001      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 80020f0:	2001      	movs	r0, #1
}
 80020f2:	bd70      	pop	{r4, r5, r6, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f4:	6823      	ldr	r3, [r4, #0]
 80020f6:	f013 0f02 	tst.w	r3, #2
 80020fa:	d017      	beq.n	800212c <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020fc:	f013 0f04 	tst.w	r3, #4
 8002100:	d004      	beq.n	800210c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002102:	4a46      	ldr	r2, [pc, #280]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 8002104:	6893      	ldr	r3, [r2, #8]
 8002106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800210a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800210c:	6823      	ldr	r3, [r4, #0]
 800210e:	f013 0f08 	tst.w	r3, #8
 8002112:	d004      	beq.n	800211e <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002114:	4a41      	ldr	r2, [pc, #260]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 8002116:	6893      	ldr	r3, [r2, #8]
 8002118:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800211c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800211e:	4a3f      	ldr	r2, [pc, #252]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 8002120:	6893      	ldr	r3, [r2, #8]
 8002122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002126:	68a0      	ldr	r0, [r4, #8]
 8002128:	4303      	orrs	r3, r0
 800212a:	6093      	str	r3, [r2, #8]
 800212c:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	f013 0f01 	tst.w	r3, #1
 8002134:	d031      	beq.n	800219a <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002136:	6863      	ldr	r3, [r4, #4]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d020      	beq.n	800217e <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800213c:	2b02      	cmp	r3, #2
 800213e:	d025      	beq.n	800218c <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002140:	4a36      	ldr	r2, [pc, #216]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	f012 0f02 	tst.w	r2, #2
 8002148:	d064      	beq.n	8002214 <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214a:	4934      	ldr	r1, [pc, #208]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 800214c:	688a      	ldr	r2, [r1, #8]
 800214e:	f022 0203 	bic.w	r2, r2, #3
 8002152:	4313      	orrs	r3, r2
 8002154:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002156:	f7fe fe71 	bl	8000e3c <HAL_GetTick>
 800215a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215c:	4b2f      	ldr	r3, [pc, #188]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 030c 	and.w	r3, r3, #12
 8002164:	6862      	ldr	r2, [r4, #4]
 8002166:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800216a:	d016      	beq.n	800219a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216c:	f7fe fe66 	bl	8000e3c <HAL_GetTick>
 8002170:	1b80      	subs	r0, r0, r6
 8002172:	f241 3388 	movw	r3, #5000	; 0x1388
 8002176:	4298      	cmp	r0, r3
 8002178:	d9f0      	bls.n	800215c <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 800217a:	2003      	movs	r0, #3
 800217c:	e7b9      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	4a27      	ldr	r2, [pc, #156]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 8002180:	6812      	ldr	r2, [r2, #0]
 8002182:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002186:	d1e0      	bne.n	800214a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002188:	2001      	movs	r0, #1
 800218a:	e7b2      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800218c:	4a23      	ldr	r2, [pc, #140]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 800218e:	6812      	ldr	r2, [r2, #0]
 8002190:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002194:	d1d9      	bne.n	800214a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002196:	2001      	movs	r0, #1
 8002198:	e7ab      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800219a:	4b1f      	ldr	r3, [pc, #124]	; (8002218 <HAL_RCC_ClockConfig+0x154>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	42ab      	cmp	r3, r5
 80021a4:	d90c      	bls.n	80021c0 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021a6:	4a1c      	ldr	r2, [pc, #112]	; (8002218 <HAL_RCC_ClockConfig+0x154>)
 80021a8:	6813      	ldr	r3, [r2, #0]
 80021aa:	f023 030f 	bic.w	r3, r3, #15
 80021ae:	432b      	orrs	r3, r5
 80021b0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	f003 030f 	and.w	r3, r3, #15
 80021b8:	42ab      	cmp	r3, r5
 80021ba:	d001      	beq.n	80021c0 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 80021bc:	2001      	movs	r0, #1
 80021be:	e798      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c0:	6823      	ldr	r3, [r4, #0]
 80021c2:	f013 0f04 	tst.w	r3, #4
 80021c6:	d006      	beq.n	80021d6 <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c8:	4a14      	ldr	r2, [pc, #80]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 80021ca:	6893      	ldr	r3, [r2, #8]
 80021cc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80021d0:	68e1      	ldr	r1, [r4, #12]
 80021d2:	430b      	orrs	r3, r1
 80021d4:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d6:	6823      	ldr	r3, [r4, #0]
 80021d8:	f013 0f08 	tst.w	r3, #8
 80021dc:	d007      	beq.n	80021ee <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021de:	4a0f      	ldr	r2, [pc, #60]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 80021e0:	6893      	ldr	r3, [r2, #8]
 80021e2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80021e6:	6921      	ldr	r1, [r4, #16]
 80021e8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80021ec:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ee:	f7ff ff15 	bl	800201c <HAL_RCC_GetSysClockFreq>
 80021f2:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_RCC_ClockConfig+0x158>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80021fa:	4a09      	ldr	r2, [pc, #36]	; (8002220 <HAL_RCC_ClockConfig+0x15c>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
 80021fe:	40d8      	lsrs	r0, r3
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_RCC_ClockConfig+0x160>)
 8002202:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002204:	4b08      	ldr	r3, [pc, #32]	; (8002228 <HAL_RCC_ClockConfig+0x164>)
 8002206:	6818      	ldr	r0, [r3, #0]
 8002208:	f7fe fdda 	bl	8000dc0 <HAL_InitTick>
  return HAL_OK;
 800220c:	2000      	movs	r0, #0
 800220e:	e770      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002210:	2001      	movs	r0, #1
}
 8002212:	4770      	bx	lr
        return HAL_ERROR;
 8002214:	2001      	movs	r0, #1
 8002216:	e76c      	b.n	80020f2 <HAL_RCC_ClockConfig+0x2e>
 8002218:	40023c00 	.word	0x40023c00
 800221c:	40023800 	.word	0x40023800
 8002220:	08003460 	.word	0x08003460
 8002224:	200001bc 	.word	0x200001bc
 8002228:	200001c4 	.word	0x200001c4

0800222c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800222c:	4b01      	ldr	r3, [pc, #4]	; (8002234 <HAL_RCC_GetHCLKFreq+0x8>)
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	200001bc 	.word	0x200001bc

08002238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002238:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800223a:	f7ff fff7 	bl	800222c <HAL_RCC_GetHCLKFreq>
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002246:	4a03      	ldr	r2, [pc, #12]	; (8002254 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002248:	5cd3      	ldrb	r3, [r2, r3]
}
 800224a:	40d8      	lsrs	r0, r3
 800224c:	bd08      	pop	{r3, pc}
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800
 8002254:	08003470 	.word	0x08003470

08002258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002258:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800225a:	f7ff ffe7 	bl	800222c <HAL_RCC_GetHCLKFreq>
 800225e:	4b04      	ldr	r3, [pc, #16]	; (8002270 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002266:	4a03      	ldr	r2, [pc, #12]	; (8002274 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002268:	5cd3      	ldrb	r3, [r2, r3]
}
 800226a:	40d8      	lsrs	r0, r3
 800226c:	bd08      	pop	{r3, pc}
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800
 8002274:	08003470 	.word	0x08003470

08002278 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227a:	b083      	sub	sp, #12
 800227c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800227e:	6803      	ldr	r3, [r0, #0]
 8002280:	f013 0f01 	tst.w	r3, #1
 8002284:	d00c      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002286:	4ba4      	ldr	r3, [pc, #656]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002294:	430a      	orrs	r2, r1
 8002296:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002298:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800229a:	b1c3      	cbz	r3, 80022ce <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 800229c:	2600      	movs	r6, #0
 800229e:	e000      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 80022a0:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80022a8:	d015      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022aa:	4a9b      	ldr	r2, [pc, #620]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80022ac:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80022b0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80022b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80022b6:	430b      	orrs	r3, r1
 80022b8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80022bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022c2:	d006      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8105 	beq.w	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  uint32_t pllsaiused = 0;
 80022ca:	2500      	movs	r5, #0
 80022cc:	e004      	b.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 80022ce:	2601      	movs	r6, #1
 80022d0:	e7e7      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 80022d2:	2601      	movs	r6, #1
 80022d4:	e7f6      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 80022d6:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80022d8:	6823      	ldr	r3, [r4, #0]
 80022da:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80022de:	d00f      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80022e0:	4a8d      	ldr	r2, [pc, #564]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80022e2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80022e6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80022ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80022ec:	430b      	orrs	r3, r1
 80022ee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80022f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80022f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022f8:	f000 80ee 	beq.w	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80022fc:	b903      	cbnz	r3, 8002300 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1;
 80022fe:	2501      	movs	r5, #1
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002300:	6823      	ldr	r3, [r4, #0]
 8002302:	f013 0f20 	tst.w	r3, #32
 8002306:	f040 80e9 	bne.w	80024dc <HAL_RCCEx_PeriphCLKConfig+0x264>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800230a:	6823      	ldr	r3, [r4, #0]
 800230c:	f013 0f10 	tst.w	r3, #16
 8002310:	d00c      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002312:	4b81      	ldr	r3, [pc, #516]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002314:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002318:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800231c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8002320:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002324:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002326:	430a      	orrs	r2, r1
 8002328:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800232c:	6823      	ldr	r3, [r4, #0]
 800232e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002332:	d008      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002334:	4a78      	ldr	r2, [pc, #480]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002336:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800233a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800233e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002340:	430b      	orrs	r3, r1
 8002342:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002346:	6823      	ldr	r3, [r4, #0]
 8002348:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800234c:	d008      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800234e:	4a72      	ldr	r2, [pc, #456]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002350:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002354:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002358:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800235a:	430b      	orrs	r3, r1
 800235c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002360:	6823      	ldr	r3, [r4, #0]
 8002362:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002366:	d008      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002368:	4a6b      	ldr	r2, [pc, #428]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800236a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800236e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002372:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002374:	430b      	orrs	r3, r1
 8002376:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002380:	d008      	beq.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002382:	4a65      	ldr	r2, [pc, #404]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002384:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002388:	f023 0303 	bic.w	r3, r3, #3
 800238c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800238e:	430b      	orrs	r3, r1
 8002390:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002394:	6823      	ldr	r3, [r4, #0]
 8002396:	f013 0f80 	tst.w	r3, #128	; 0x80
 800239a:	d008      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800239c:	4a5e      	ldr	r2, [pc, #376]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800239e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023a2:	f023 030c 	bic.w	r3, r3, #12
 80023a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80023a8:	430b      	orrs	r3, r1
 80023aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ae:	6823      	ldr	r3, [r4, #0]
 80023b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023b4:	d008      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023b6:	4a58      	ldr	r2, [pc, #352]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80023b8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023bc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80023c0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80023c2:	430b      	orrs	r3, r1
 80023c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023c8:	6823      	ldr	r3, [r4, #0]
 80023ca:	f413 7f00 	tst.w	r3, #512	; 0x200
 80023ce:	d008      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023d0:	4a51      	ldr	r2, [pc, #324]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80023d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80023da:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80023dc:	430b      	orrs	r3, r1
 80023de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023e8:	d008      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023ea:	4a4b      	ldr	r2, [pc, #300]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80023ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023f4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80023f6:	430b      	orrs	r3, r1
 80023f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002402:	d008      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002404:	4a44      	ldr	r2, [pc, #272]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002406:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800240a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800240e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002410:	430b      	orrs	r3, r1
 8002412:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800241c:	d008      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800241e:	4a3e      	ldr	r2, [pc, #248]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002420:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002424:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002428:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800242a:	430b      	orrs	r3, r1
 800242c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002430:	6823      	ldr	r3, [r4, #0]
 8002432:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002436:	d008      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002438:	4a37      	ldr	r2, [pc, #220]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800243a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800243e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002442:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002444:	430b      	orrs	r3, r1
 8002446:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002450:	d00d      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002452:	4a31      	ldr	r2, [pc, #196]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002454:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002458:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800245c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800245e:	430b      	orrs	r3, r1
 8002460:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002464:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002466:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800246a:	f000 80a1 	beq.w	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x338>
      pllsaiused = 1;
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800246e:	6823      	ldr	r3, [r4, #0]
 8002470:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002474:	d008      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002476:	4a28      	ldr	r2, [pc, #160]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002478:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800247c:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002480:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002482:	430b      	orrs	r3, r1
 8002484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800248e:	d008      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002490:	4a21      	ldr	r2, [pc, #132]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002492:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002496:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800249c:	430b      	orrs	r3, r1
 800249e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80024a8:	d008      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80024aa:	4a1b      	ldr	r2, [pc, #108]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80024ac:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80024b0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80024b4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80024b6:	430b      	orrs	r3, r1
 80024b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80024bc:	2e00      	cmp	r6, #0
 80024be:	d179      	bne.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80024c0:	6823      	ldr	r3, [r4, #0]
 80024c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024c6:	d075      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024c8:	2d00      	cmp	r5, #0
 80024ca:	f040 80e3 	bne.w	8002694 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80024ce:	2000      	movs	r0, #0
}
 80024d0:	b003      	add	sp, #12
 80024d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pllsaiused = 1;
 80024d4:	2501      	movs	r5, #1
 80024d6:	e6ff      	b.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 80024d8:	2601      	movs	r6, #1
 80024da:	e70f      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 80024dc:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80024de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024e4:	641a      	str	r2, [r3, #64]	; 0x40
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ec:	9301      	str	r3, [sp, #4]
 80024ee:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80024f0:	4a0a      	ldr	r2, [pc, #40]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80024f2:	6813      	ldr	r3, [r2, #0]
 80024f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80024fa:	f7fe fc9f 	bl	8000e3c <HAL_GetTick>
 80024fe:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002508:	d10a      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7fe fc97 	bl	8000e3c <HAL_GetTick>
 800250e:	1bc0      	subs	r0, r0, r7
 8002510:	2864      	cmp	r0, #100	; 0x64
 8002512:	d9f5      	bls.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x288>
        return HAL_TIMEOUT;
 8002514:	2003      	movs	r0, #3
 8002516:	e7db      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002520:	4b8d      	ldr	r3, [pc, #564]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002524:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002528:	d015      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800252a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800252c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002530:	429a      	cmp	r2, r3
 8002532:	d010      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002534:	4b88      	ldr	r3, [pc, #544]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002536:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002538:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800253c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800253e:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002542:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002544:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002546:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800254a:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 800254c:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800254e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002550:	f013 0f01 	tst.w	r3, #1
 8002554:	d112      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x304>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002556:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002558:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800255c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002560:	d01d      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x326>
 8002562:	4a7d      	ldr	r2, [pc, #500]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002564:	6893      	ldr	r3, [r2, #8]
 8002566:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800256a:	6093      	str	r3, [r2, #8]
 800256c:	497a      	ldr	r1, [pc, #488]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800256e:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8002570:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002572:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002576:	4313      	orrs	r3, r2
 8002578:	670b      	str	r3, [r1, #112]	; 0x70
 800257a:	e6c6      	b.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x92>
        tickstart = HAL_GetTick();
 800257c:	f7fe fc5e 	bl	8000e3c <HAL_GetTick>
 8002580:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002582:	4b75      	ldr	r3, [pc, #468]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002586:	f013 0f02 	tst.w	r3, #2
 800258a:	d1e4      	bne.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x2de>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800258c:	f7fe fc56 	bl	8000e3c <HAL_GetTick>
 8002590:	1bc0      	subs	r0, r0, r7
 8002592:	f241 3388 	movw	r3, #5000	; 0x1388
 8002596:	4298      	cmp	r0, r3
 8002598:	d9f3      	bls.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x30a>
            return HAL_TIMEOUT;
 800259a:	2003      	movs	r0, #3
 800259c:	e798      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800259e:	486e      	ldr	r0, [pc, #440]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80025a0:	6882      	ldr	r2, [r0, #8]
 80025a2:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80025a6:	496d      	ldr	r1, [pc, #436]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025a8:	4019      	ands	r1, r3
 80025aa:	430a      	orrs	r2, r1
 80025ac:	6082      	str	r2, [r0, #8]
 80025ae:	e7dd      	b.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      pllsaiused = 1;
 80025b0:	2501      	movs	r5, #1
 80025b2:	e75c      	b.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_PLLI2S_DISABLE();
 80025b4:	4a68      	ldr	r2, [pc, #416]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80025b6:	6813      	ldr	r3, [r2, #0]
 80025b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80025bc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80025be:	f7fe fc3d 	bl	8000e3c <HAL_GetTick>
 80025c2:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025c4:	4b64      	ldr	r3, [pc, #400]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80025cc:	d006      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x364>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80025ce:	f7fe fc35 	bl	8000e3c <HAL_GetTick>
 80025d2:	1b80      	subs	r0, r0, r6
 80025d4:	2864      	cmp	r0, #100	; 0x64
 80025d6:	d9f5      	bls.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        return HAL_TIMEOUT;
 80025d8:	2003      	movs	r0, #3
 80025da:	e779      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80025dc:	6823      	ldr	r3, [r4, #0]
 80025de:	f013 0f01 	tst.w	r3, #1
 80025e2:	d00e      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x38a>
 80025e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80025e6:	b963      	cbnz	r3, 8002602 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80025e8:	4a5b      	ldr	r2, [pc, #364]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80025ea:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80025ee:	6861      	ldr	r1, [r4, #4]
 80025f0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80025f4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80025f8:	68a1      	ldr	r1, [r4, #8]
 80025fa:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80025fe:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002608:	d003      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 800260a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800260c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8002610:	d006      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002612:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002616:	d019      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002618:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800261a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800261e:	d115      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002620:	4a4d      	ldr	r2, [pc, #308]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002622:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8002626:	6860      	ldr	r0, [r4, #4]
 8002628:	68e3      	ldr	r3, [r4, #12]
 800262a:	061b      	lsls	r3, r3, #24
 800262c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002630:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002634:	430b      	orrs	r3, r1
 8002636:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800263a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800263e:	f023 031f 	bic.w	r3, r3, #31
 8002642:	69e1      	ldr	r1, [r4, #28]
 8002644:	3901      	subs	r1, #1
 8002646:	430b      	orrs	r3, r1
 8002648:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002652:	d00a      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002654:	6862      	ldr	r2, [r4, #4]
 8002656:	68e3      	ldr	r3, [r4, #12]
 8002658:	061b      	lsls	r3, r3, #24
 800265a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800265e:	68a2      	ldr	r2, [r4, #8]
 8002660:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002664:	4a3c      	ldr	r2, [pc, #240]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002666:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800266a:	4a3b      	ldr	r2, [pc, #236]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800266c:	6813      	ldr	r3, [r2, #0]
 800266e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002672:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002674:	f7fe fbe2 	bl	8000e3c <HAL_GetTick>
 8002678:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800267a:	4b37      	ldr	r3, [pc, #220]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002682:	f47f af21 	bne.w	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x250>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002686:	f7fe fbd9 	bl	8000e3c <HAL_GetTick>
 800268a:	1b80      	subs	r0, r0, r6
 800268c:	2864      	cmp	r0, #100	; 0x64
 800268e:	d9f4      	bls.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x402>
        return HAL_TIMEOUT;
 8002690:	2003      	movs	r0, #3
 8002692:	e71d      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_PLLSAI_DISABLE();
 8002694:	4a30      	ldr	r2, [pc, #192]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002696:	6813      	ldr	r3, [r2, #0]
 8002698:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800269c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800269e:	f7fe fbcd 	bl	8000e3c <HAL_GetTick>
 80026a2:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80026a4:	4b2c      	ldr	r3, [pc, #176]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80026ac:	d006      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x444>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80026ae:	f7fe fbc5 	bl	8000e3c <HAL_GetTick>
 80026b2:	1b40      	subs	r0, r0, r5
 80026b4:	2864      	cmp	r0, #100	; 0x64
 80026b6:	d9f5      	bls.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        return HAL_TIMEOUT;
 80026b8:	2003      	movs	r0, #3
 80026ba:	e709      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80026c2:	d001      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x450>
 80026c4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80026c6:	b122      	cbz	r2, 80026d2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80026c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80026cc:	d018      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x488>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80026ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026d0:	b9b3      	cbnz	r3, 8002700 <HAL_RCCEx_PeriphCLKConfig+0x488>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80026d2:	4a21      	ldr	r2, [pc, #132]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80026d4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80026d8:	6921      	ldr	r1, [r4, #16]
 80026da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026de:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80026e2:	6961      	ldr	r1, [r4, #20]
 80026e4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80026e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80026ec:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80026f0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80026f4:	6a21      	ldr	r1, [r4, #32]
 80026f6:	3901      	subs	r1, #1
 80026f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80026fc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002706:	d003      	beq.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002708:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800270a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800270e:	d013      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    __HAL_RCC_PLLSAI_ENABLE();
 8002710:	4a11      	ldr	r2, [pc, #68]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002712:	6813      	ldr	r3, [r2, #0]
 8002714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002718:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800271a:	f7fe fb8f 	bl	8000e3c <HAL_GetTick>
 800271e:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002728:	d114      	bne.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800272a:	f7fe fb87 	bl	8000e3c <HAL_GetTick>
 800272e:	1b00      	subs	r0, r0, r4
 8002730:	2864      	cmp	r0, #100	; 0x64
 8002732:	d9f5      	bls.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        return HAL_TIMEOUT;
 8002734:	2003      	movs	r0, #3
 8002736:	e6cb      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002738:	4907      	ldr	r1, [pc, #28]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800273a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800273e:	6920      	ldr	r0, [r4, #16]
 8002740:	69a3      	ldr	r3, [r4, #24]
 8002742:	041b      	lsls	r3, r3, #16
 8002744:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002748:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002752:	e7dd      	b.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x498>
  return HAL_OK;
 8002754:	2000      	movs	r0, #0
 8002756:	e6bb      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8002758:	40023800 	.word	0x40023800
 800275c:	0ffffcff 	.word	0x0ffffcff

08002760 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002760:	2800      	cmp	r0, #0
 8002762:	d058      	beq.n	8002816 <HAL_SPI_Init+0xb6>
{
 8002764:	b510      	push	{r4, lr}
 8002766:	4604      	mov	r4, r0
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002768:	2300      	movs	r3, #0
 800276a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800276c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8002770:	2b00      	cmp	r3, #0
 8002772:	d045      	beq.n	8002800 <HAL_SPI_Init+0xa0>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002774:	2302      	movs	r3, #2
 8002776:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800277a:	6822      	ldr	r2, [r4, #0]
 800277c:	6813      	ldr	r3, [r2, #0]
 800277e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002782:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002784:	68e3      	ldr	r3, [r4, #12]
 8002786:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800278a:	d93e      	bls.n	800280a <HAL_SPI_Init+0xaa>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800278c:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800278e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002792:	bf18      	it	ne
 8002794:	f5b3 6fe0 	cmpne.w	r3, #1792	; 0x700
 8002798:	d001      	beq.n	800279e <HAL_SPI_Init+0x3e>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800279a:	2100      	movs	r1, #0
 800279c:	62a1      	str	r1, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800279e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80027a0:	b921      	cbnz	r1, 80027ac <HAL_SPI_Init+0x4c>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80027a6:	d933      	bls.n	8002810 <HAL_SPI_Init+0xb0>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80027a8:	2302      	movs	r3, #2
 80027aa:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80027ac:	6863      	ldr	r3, [r4, #4]
 80027ae:	68a1      	ldr	r1, [r4, #8]
 80027b0:	430b      	orrs	r3, r1
 80027b2:	6921      	ldr	r1, [r4, #16]
 80027b4:	430b      	orrs	r3, r1
 80027b6:	6961      	ldr	r1, [r4, #20]
 80027b8:	430b      	orrs	r3, r1
 80027ba:	69a1      	ldr	r1, [r4, #24]
 80027bc:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80027c0:	430b      	orrs	r3, r1
 80027c2:	69e1      	ldr	r1, [r4, #28]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	6a21      	ldr	r1, [r4, #32]
 80027c8:	430b      	orrs	r3, r1
 80027ca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80027cc:	6821      	ldr	r1, [r4, #0]
 80027ce:	4303      	orrs	r3, r0
 80027d0:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80027d2:	8b63      	ldrh	r3, [r4, #26]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80027da:	430b      	orrs	r3, r1
 80027dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027de:	430b      	orrs	r3, r1
 80027e0:	68e1      	ldr	r1, [r4, #12]
 80027e2:	430b      	orrs	r3, r1
 80027e4:	6821      	ldr	r1, [r4, #0]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027ea:	6822      	ldr	r2, [r4, #0]
 80027ec:	69d3      	ldr	r3, [r2, #28]
 80027ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027f2:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027f4:	2000      	movs	r0, #0
 80027f6:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80027f8:	2301      	movs	r3, #1
 80027fa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 80027fe:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002800:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002804:	f7fe f9e8 	bl	8000bd8 <HAL_SPI_MspInit>
 8002808:	e7b4      	b.n	8002774 <HAL_SPI_Init+0x14>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800280a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800280e:	e7be      	b.n	800278e <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002810:	2301      	movs	r3, #1
 8002812:	6323      	str	r3, [r4, #48]	; 0x30
 8002814:	e7ca      	b.n	80027ac <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8002816:	2001      	movs	r0, #1
}
 8002818:	4770      	bx	lr
	...

0800281c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800281c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800281e:	6a03      	ldr	r3, [r0, #32]
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002826:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002828:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800282a:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800282c:	4c12      	ldr	r4, [pc, #72]	; (8002878 <TIM_OC1_SetConfig+0x5c>)
 800282e:	402c      	ands	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002830:	680d      	ldr	r5, [r1, #0]
 8002832:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002834:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002838:	688b      	ldr	r3, [r1, #8]
 800283a:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800283c:	4c0f      	ldr	r4, [pc, #60]	; (800287c <TIM_OC1_SetConfig+0x60>)
 800283e:	4e10      	ldr	r6, [pc, #64]	; (8002880 <TIM_OC1_SetConfig+0x64>)
 8002840:	42b0      	cmp	r0, r6
 8002842:	bf18      	it	ne
 8002844:	42a0      	cmpne	r0, r4
 8002846:	bf0c      	ite	eq
 8002848:	2401      	moveq	r4, #1
 800284a:	2400      	movne	r4, #0
 800284c:	d105      	bne.n	800285a <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800284e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002852:	68ce      	ldr	r6, [r1, #12]
 8002854:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002856:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800285a:	b12c      	cbz	r4, 8002868 <TIM_OC1_SetConfig+0x4c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800285c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002860:	694c      	ldr	r4, [r1, #20]
 8002862:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002864:	698a      	ldr	r2, [r1, #24]
 8002866:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002868:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800286a:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800286c:	684a      	ldr	r2, [r1, #4]
 800286e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002870:	6203      	str	r3, [r0, #32]
}
 8002872:	bc70      	pop	{r4, r5, r6}
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	fffeff8c 	.word	0xfffeff8c
 800287c:	40010000 	.word	0x40010000
 8002880:	40010400 	.word	0x40010400

08002884 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002884:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002886:	6a03      	ldr	r3, [r0, #32]
 8002888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800288c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800288e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002890:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002892:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002894:	4c14      	ldr	r4, [pc, #80]	; (80028e8 <TIM_OC3_SetConfig+0x64>)
 8002896:	402c      	ands	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002898:	680e      	ldr	r6, [r1, #0]
 800289a:	4326      	orrs	r6, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800289c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028a0:	688c      	ldr	r4, [r1, #8]
 80028a2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80028a6:	4c11      	ldr	r4, [pc, #68]	; (80028ec <TIM_OC3_SetConfig+0x68>)
 80028a8:	4d11      	ldr	r5, [pc, #68]	; (80028f0 <TIM_OC3_SetConfig+0x6c>)
 80028aa:	42a8      	cmp	r0, r5
 80028ac:	bf18      	it	ne
 80028ae:	42a0      	cmpne	r0, r4
 80028b0:	bf0c      	ite	eq
 80028b2:	2401      	moveq	r4, #1
 80028b4:	2400      	movne	r4, #0
 80028b6:	d106      	bne.n	80028c6 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80028b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80028bc:	68cd      	ldr	r5, [r1, #12]
 80028be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80028c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028c6:	b13c      	cbz	r4, 80028d8 <TIM_OC3_SetConfig+0x54>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028c8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028cc:	694c      	ldr	r4, [r1, #20]
 80028ce:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028d2:	698c      	ldr	r4, [r1, #24]
 80028d4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028d8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028da:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028dc:	684a      	ldr	r2, [r1, #4]
 80028de:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028e0:	6203      	str	r3, [r0, #32]
}
 80028e2:	bc70      	pop	{r4, r5, r6}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	fffeff8c 	.word	0xfffeff8c
 80028ec:	40010000 	.word	0x40010000
 80028f0:	40010400 	.word	0x40010400

080028f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028f6:	6a03      	ldr	r3, [r0, #32]
 80028f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002900:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002902:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002904:	4a0d      	ldr	r2, [pc, #52]	; (800293c <TIM_OC4_SetConfig+0x48>)
 8002906:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002908:	680d      	ldr	r5, [r1, #0]
 800290a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800290e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002912:	688d      	ldr	r5, [r1, #8]
 8002914:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002918:	4e09      	ldr	r6, [pc, #36]	; (8002940 <TIM_OC4_SetConfig+0x4c>)
 800291a:	4d0a      	ldr	r5, [pc, #40]	; (8002944 <TIM_OC4_SetConfig+0x50>)
 800291c:	42a8      	cmp	r0, r5
 800291e:	bf18      	it	ne
 8002920:	42b0      	cmpne	r0, r6
 8002922:	d104      	bne.n	800292e <TIM_OC4_SetConfig+0x3a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002924:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002928:	694d      	ldr	r5, [r1, #20]
 800292a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800292e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002930:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002932:	684a      	ldr	r2, [r1, #4]
 8002934:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002936:	6203      	str	r3, [r0, #32]
}
 8002938:	bc70      	pop	{r4, r5, r6}
 800293a:	4770      	bx	lr
 800293c:	feff8cff 	.word	0xfeff8cff
 8002940:	40010000 	.word	0x40010000
 8002944:	40010400 	.word	0x40010400

08002948 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002948:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800294a:	6a03      	ldr	r3, [r0, #32]
 800294c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002950:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002952:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002954:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002956:	6d44      	ldr	r4, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002958:	4d0d      	ldr	r5, [pc, #52]	; (8002990 <TIM_OC5_SetConfig+0x48>)
 800295a:	4025      	ands	r5, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800295c:	680c      	ldr	r4, [r1, #0]
 800295e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002960:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002964:	688d      	ldr	r5, [r1, #8]
 8002966:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800296a:	4e0a      	ldr	r6, [pc, #40]	; (8002994 <TIM_OC5_SetConfig+0x4c>)
 800296c:	4d0a      	ldr	r5, [pc, #40]	; (8002998 <TIM_OC5_SetConfig+0x50>)
 800296e:	42a8      	cmp	r0, r5
 8002970:	bf18      	it	ne
 8002972:	42b0      	cmpne	r0, r6
 8002974:	d104      	bne.n	8002980 <TIM_OC5_SetConfig+0x38>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002976:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800297a:	694d      	ldr	r5, [r1, #20]
 800297c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002980:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002982:	6544      	str	r4, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002984:	684a      	ldr	r2, [r1, #4]
 8002986:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002988:	6203      	str	r3, [r0, #32]
}
 800298a:	bc70      	pop	{r4, r5, r6}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	fffeff8f 	.word	0xfffeff8f
 8002994:	40010000 	.word	0x40010000
 8002998:	40010400 	.word	0x40010400

0800299c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800299c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800299e:	6a03      	ldr	r3, [r0, #32]
 80029a0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80029a4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029a6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029a8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029aa:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80029ac:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <TIM_OC6_SetConfig+0x48>)
 80029ae:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029b0:	680d      	ldr	r5, [r1, #0]
 80029b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80029b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80029ba:	688d      	ldr	r5, [r1, #8]
 80029bc:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029c0:	4e09      	ldr	r6, [pc, #36]	; (80029e8 <TIM_OC6_SetConfig+0x4c>)
 80029c2:	4d0a      	ldr	r5, [pc, #40]	; (80029ec <TIM_OC6_SetConfig+0x50>)
 80029c4:	42a8      	cmp	r0, r5
 80029c6:	bf18      	it	ne
 80029c8:	42b0      	cmpne	r0, r6
 80029ca:	d104      	bne.n	80029d6 <TIM_OC6_SetConfig+0x3a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80029cc:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80029d0:	694d      	ldr	r5, [r1, #20]
 80029d2:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029d6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80029d8:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80029da:	684a      	ldr	r2, [r1, #4]
 80029dc:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029de:	6203      	str	r3, [r0, #32]
}
 80029e0:	bc70      	pop	{r4, r5, r6}
 80029e2:	4770      	bx	lr
 80029e4:	feff8fff 	.word	0xfeff8fff
 80029e8:	40010000 	.word	0x40010000
 80029ec:	40010400 	.word	0x40010400

080029f0 <TIM_Base_SetConfig>:
{
 80029f0:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 80029f2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f4:	4c3a      	ldr	r4, [pc, #232]	; (8002ae0 <TIM_Base_SetConfig+0xf0>)
 80029f6:	42a0      	cmp	r0, r4
 80029f8:	bf14      	ite	ne
 80029fa:	2400      	movne	r4, #0
 80029fc:	2401      	moveq	r4, #1
 80029fe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a02:	bf14      	ite	ne
 8002a04:	4622      	movne	r2, r4
 8002a06:	f044 0201 	orreq.w	r2, r4, #1
 8002a0a:	b9aa      	cbnz	r2, 8002a38 <TIM_Base_SetConfig+0x48>
 8002a0c:	4d35      	ldr	r5, [pc, #212]	; (8002ae4 <TIM_Base_SetConfig+0xf4>)
 8002a0e:	42a8      	cmp	r0, r5
 8002a10:	bf14      	ite	ne
 8002a12:	2500      	movne	r5, #0
 8002a14:	2501      	moveq	r5, #1
 8002a16:	4e34      	ldr	r6, [pc, #208]	; (8002ae8 <TIM_Base_SetConfig+0xf8>)
 8002a18:	42b0      	cmp	r0, r6
 8002a1a:	d00d      	beq.n	8002a38 <TIM_Base_SetConfig+0x48>
 8002a1c:	b965      	cbnz	r5, 8002a38 <TIM_Base_SetConfig+0x48>
 8002a1e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8002a22:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 8002a26:	42a8      	cmp	r0, r5
 8002a28:	bf14      	ite	ne
 8002a2a:	2500      	movne	r5, #0
 8002a2c:	2501      	moveq	r5, #1
 8002a2e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8002a32:	42b0      	cmp	r0, r6
 8002a34:	d000      	beq.n	8002a38 <TIM_Base_SetConfig+0x48>
 8002a36:	b11d      	cbz	r5, 8002a40 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a3c:	684d      	ldr	r5, [r1, #4]
 8002a3e:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a40:	2a00      	cmp	r2, #0
 8002a42:	d133      	bne.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002a44:	4a27      	ldr	r2, [pc, #156]	; (8002ae4 <TIM_Base_SetConfig+0xf4>)
 8002a46:	4290      	cmp	r0, r2
 8002a48:	bf14      	ite	ne
 8002a4a:	2200      	movne	r2, #0
 8002a4c:	2201      	moveq	r2, #1
 8002a4e:	4d26      	ldr	r5, [pc, #152]	; (8002ae8 <TIM_Base_SetConfig+0xf8>)
 8002a50:	42a8      	cmp	r0, r5
 8002a52:	d02b      	beq.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002a54:	bb52      	cbnz	r2, 8002aac <TIM_Base_SetConfig+0xbc>
 8002a56:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002a5a:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8002a5e:	4290      	cmp	r0, r2
 8002a60:	bf14      	ite	ne
 8002a62:	2200      	movne	r2, #0
 8002a64:	2201      	moveq	r2, #1
 8002a66:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002a6a:	42a8      	cmp	r0, r5
 8002a6c:	d01e      	beq.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002a6e:	b9ea      	cbnz	r2, 8002aac <TIM_Base_SetConfig+0xbc>
 8002a70:	4a1e      	ldr	r2, [pc, #120]	; (8002aec <TIM_Base_SetConfig+0xfc>)
 8002a72:	4290      	cmp	r0, r2
 8002a74:	bf14      	ite	ne
 8002a76:	2200      	movne	r2, #0
 8002a78:	2201      	moveq	r2, #1
 8002a7a:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 8002a7e:	42a8      	cmp	r0, r5
 8002a80:	d014      	beq.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002a82:	b99a      	cbnz	r2, 8002aac <TIM_Base_SetConfig+0xbc>
 8002a84:	4a1a      	ldr	r2, [pc, #104]	; (8002af0 <TIM_Base_SetConfig+0x100>)
 8002a86:	4290      	cmp	r0, r2
 8002a88:	bf14      	ite	ne
 8002a8a:	2200      	movne	r2, #0
 8002a8c:	2201      	moveq	r2, #1
 8002a8e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002a92:	42a8      	cmp	r0, r5
 8002a94:	d00a      	beq.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002a96:	b94a      	cbnz	r2, 8002aac <TIM_Base_SetConfig+0xbc>
 8002a98:	4a16      	ldr	r2, [pc, #88]	; (8002af4 <TIM_Base_SetConfig+0x104>)
 8002a9a:	4290      	cmp	r0, r2
 8002a9c:	bf14      	ite	ne
 8002a9e:	2200      	movne	r2, #0
 8002aa0:	2201      	moveq	r2, #1
 8002aa2:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 8002aa6:	42a8      	cmp	r0, r5
 8002aa8:	d000      	beq.n	8002aac <TIM_Base_SetConfig+0xbc>
 8002aaa:	b11a      	cbz	r2, 8002ab4 <TIM_Base_SetConfig+0xc4>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ab0:	68ca      	ldr	r2, [r1, #12]
 8002ab2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ab8:	694a      	ldr	r2, [r1, #20]
 8002aba:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002abc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002abe:	688a      	ldr	r2, [r1, #8]
 8002ac0:	62c2      	str	r2, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002ac2:	680a      	ldr	r2, [r1, #0]
 8002ac4:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ac6:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <TIM_Base_SetConfig+0x108>)
 8002ac8:	4298      	cmp	r0, r3
 8002aca:	bf14      	ite	ne
 8002acc:	4623      	movne	r3, r4
 8002ace:	f044 0301 	orreq.w	r3, r4, #1
 8002ad2:	b10b      	cbz	r3, 8002ad8 <TIM_Base_SetConfig+0xe8>
    TIMx->RCR = Structure->RepetitionCounter;
 8002ad4:	690b      	ldr	r3, [r1, #16]
 8002ad6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	6143      	str	r3, [r0, #20]
}
 8002adc:	bc70      	pop	{r4, r5, r6}
 8002ade:	4770      	bx	lr
 8002ae0:	40010000 	.word	0x40010000
 8002ae4:	40000800 	.word	0x40000800
 8002ae8:	40000400 	.word	0x40000400
 8002aec:	40014400 	.word	0x40014400
 8002af0:	40001800 	.word	0x40001800
 8002af4:	40002000 	.word	0x40002000
 8002af8:	40010400 	.word	0x40010400

08002afc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002afc:	b1a8      	cbz	r0, 8002b2a <HAL_TIM_PWM_Init+0x2e>
{
 8002afe:	b510      	push	{r4, lr}
 8002b00:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b02:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b06:	b15b      	cbz	r3, 8002b20 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b0e:	1d21      	adds	r1, r4, #4
 8002b10:	6820      	ldr	r0, [r4, #0]
 8002b12:	f7ff ff6d 	bl	80029f0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002b16:	2301      	movs	r3, #1
 8002b18:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b1c:	2000      	movs	r0, #0
}
 8002b1e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b20:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002b24:	f7fe f88c 	bl	8000c40 <HAL_TIM_PWM_MspInit>
 8002b28:	e7ee      	b.n	8002b08 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002b2a:	2001      	movs	r0, #1
}
 8002b2c:	4770      	bx	lr
	...

08002b30 <TIM_OC2_SetConfig>:
{
 8002b30:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b32:	6a03      	ldr	r3, [r0, #32]
 8002b34:	f023 0310 	bic.w	r3, r3, #16
 8002b38:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b3a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002b3c:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b3e:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b40:	4c14      	ldr	r4, [pc, #80]	; (8002b94 <TIM_OC2_SetConfig+0x64>)
 8002b42:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b44:	680d      	ldr	r5, [r1, #0]
 8002b46:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8002b4a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b4e:	688c      	ldr	r4, [r1, #8]
 8002b50:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b54:	4c10      	ldr	r4, [pc, #64]	; (8002b98 <TIM_OC2_SetConfig+0x68>)
 8002b56:	4e11      	ldr	r6, [pc, #68]	; (8002b9c <TIM_OC2_SetConfig+0x6c>)
 8002b58:	42b0      	cmp	r0, r6
 8002b5a:	bf18      	it	ne
 8002b5c:	42a0      	cmpne	r0, r4
 8002b5e:	bf0c      	ite	eq
 8002b60:	2401      	moveq	r4, #1
 8002b62:	2400      	movne	r4, #0
 8002b64:	d106      	bne.n	8002b74 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b6a:	68ce      	ldr	r6, [r1, #12]
 8002b6c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b74:	b13c      	cbz	r4, 8002b86 <TIM_OC2_SetConfig+0x56>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b76:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b7a:	694c      	ldr	r4, [r1, #20]
 8002b7c:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b80:	698c      	ldr	r4, [r1, #24]
 8002b82:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8002b86:	6042      	str	r2, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002b88:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b8a:	684a      	ldr	r2, [r1, #4]
 8002b8c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002b8e:	6203      	str	r3, [r0, #32]
}
 8002b90:	bc70      	pop	{r4, r5, r6}
 8002b92:	4770      	bx	lr
 8002b94:	feff8cff 	.word	0xfeff8cff
 8002b98:	40010000 	.word	0x40010000
 8002b9c:	40010400 	.word	0x40010400

08002ba0 <HAL_TIM_PWM_ConfigChannel>:
{
 8002ba0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002ba2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	f000 8092 	beq.w	8002cd0 <HAL_TIM_PWM_ConfigChannel+0x130>
 8002bac:	460d      	mov	r5, r1
 8002bae:	4604      	mov	r4, r0
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002bbc:	2a14      	cmp	r2, #20
 8002bbe:	d81e      	bhi.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
 8002bc0:	e8df f002 	tbb	[pc, r2]
 8002bc4:	1d1d1d0b 	.word	0x1d1d1d0b
 8002bc8:	1d1d1d24 	.word	0x1d1d1d24
 8002bcc:	1d1d1d38 	.word	0x1d1d1d38
 8002bd0:	1d1d1d4b 	.word	0x1d1d1d4b
 8002bd4:	1d1d1d5f 	.word	0x1d1d1d5f
 8002bd8:	72          	.byte	0x72
 8002bd9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bda:	6800      	ldr	r0, [r0, #0]
 8002bdc:	f7ff fe1e 	bl	800281c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002be0:	6822      	ldr	r2, [r4, #0]
 8002be2:	6993      	ldr	r3, [r2, #24]
 8002be4:	f043 0308 	orr.w	r3, r3, #8
 8002be8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bea:	6822      	ldr	r2, [r4, #0]
 8002bec:	6993      	ldr	r3, [r2, #24]
 8002bee:	f023 0304 	bic.w	r3, r3, #4
 8002bf2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	6993      	ldr	r3, [r2, #24]
 8002bf8:	6929      	ldr	r1, [r5, #16]
 8002bfa:	430b      	orrs	r3, r1
 8002bfc:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c04:	2000      	movs	r0, #0
 8002c06:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002c0a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c0c:	6800      	ldr	r0, [r0, #0]
 8002c0e:	f7ff ff8f 	bl	8002b30 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c12:	6822      	ldr	r2, [r4, #0]
 8002c14:	6993      	ldr	r3, [r2, #24]
 8002c16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c1a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c1c:	6822      	ldr	r2, [r4, #0]
 8002c1e:	6993      	ldr	r3, [r2, #24]
 8002c20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c24:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c26:	6822      	ldr	r2, [r4, #0]
 8002c28:	6993      	ldr	r3, [r2, #24]
 8002c2a:	6929      	ldr	r1, [r5, #16]
 8002c2c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c30:	6193      	str	r3, [r2, #24]
      break;
 8002c32:	e7e4      	b.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c34:	6800      	ldr	r0, [r0, #0]
 8002c36:	f7ff fe25 	bl	8002884 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c3a:	6822      	ldr	r2, [r4, #0]
 8002c3c:	69d3      	ldr	r3, [r2, #28]
 8002c3e:	f043 0308 	orr.w	r3, r3, #8
 8002c42:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c44:	6822      	ldr	r2, [r4, #0]
 8002c46:	69d3      	ldr	r3, [r2, #28]
 8002c48:	f023 0304 	bic.w	r3, r3, #4
 8002c4c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c4e:	6822      	ldr	r2, [r4, #0]
 8002c50:	69d3      	ldr	r3, [r2, #28]
 8002c52:	6929      	ldr	r1, [r5, #16]
 8002c54:	430b      	orrs	r3, r1
 8002c56:	61d3      	str	r3, [r2, #28]
      break;
 8002c58:	e7d1      	b.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c5a:	6800      	ldr	r0, [r0, #0]
 8002c5c:	f7ff fe4a 	bl	80028f4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c60:	6822      	ldr	r2, [r4, #0]
 8002c62:	69d3      	ldr	r3, [r2, #28]
 8002c64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c68:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c6a:	6822      	ldr	r2, [r4, #0]
 8002c6c:	69d3      	ldr	r3, [r2, #28]
 8002c6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c72:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c74:	6822      	ldr	r2, [r4, #0]
 8002c76:	69d3      	ldr	r3, [r2, #28]
 8002c78:	6929      	ldr	r1, [r5, #16]
 8002c7a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c7e:	61d3      	str	r3, [r2, #28]
      break;
 8002c80:	e7bd      	b.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c82:	6800      	ldr	r0, [r0, #0]
 8002c84:	f7ff fe60 	bl	8002948 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002c88:	6822      	ldr	r2, [r4, #0]
 8002c8a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002c8c:	f043 0308 	orr.w	r3, r3, #8
 8002c90:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002c92:	6822      	ldr	r2, [r4, #0]
 8002c94:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002c96:	f023 0304 	bic.w	r3, r3, #4
 8002c9a:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002c9c:	6822      	ldr	r2, [r4, #0]
 8002c9e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ca0:	6929      	ldr	r1, [r5, #16]
 8002ca2:	430b      	orrs	r3, r1
 8002ca4:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8002ca6:	e7aa      	b.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002ca8:	6800      	ldr	r0, [r0, #0]
 8002caa:	f7ff fe77 	bl	800299c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002cae:	6822      	ldr	r2, [r4, #0]
 8002cb0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002cb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002cb6:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002cb8:	6822      	ldr	r2, [r4, #0]
 8002cba:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002cbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cc0:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002cc2:	6822      	ldr	r2, [r4, #0]
 8002cc4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002cc6:	6929      	ldr	r1, [r5, #16]
 8002cc8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002ccc:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8002cce:	e796      	b.n	8002bfe <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	e79a      	b.n	8002c0a <HAL_TIM_PWM_ConfigChannel+0x6a>

08002cd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002cd4:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002cd6:	f001 011f 	and.w	r1, r1, #31
 8002cda:	2301      	movs	r3, #1
 8002cdc:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002ce0:	6a03      	ldr	r3, [r0, #32]
 8002ce2:	ea23 0304 	bic.w	r3, r3, r4
 8002ce6:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ce8:	6a03      	ldr	r3, [r0, #32]
 8002cea:	408a      	lsls	r2, r1
 8002cec:	4313      	orrs	r3, r2
 8002cee:	6203      	str	r3, [r0, #32]
}
 8002cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cf4:	4770      	bx	lr
	...

08002cf8 <HAL_TIM_PWM_Start>:
{
 8002cf8:	b510      	push	{r4, lr}
 8002cfa:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	6800      	ldr	r0, [r0, #0]
 8002d00:	f7ff ffe8 	bl	8002cd4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	490c      	ldr	r1, [pc, #48]	; (8002d38 <HAL_TIM_PWM_Start+0x40>)
 8002d08:	4a0c      	ldr	r2, [pc, #48]	; (8002d3c <HAL_TIM_PWM_Start+0x44>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	bf18      	it	ne
 8002d0e:	428b      	cmpne	r3, r1
 8002d10:	d103      	bne.n	8002d1a <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8002d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d18:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d1a:	6822      	ldr	r2, [r4, #0]
 8002d1c:	6891      	ldr	r1, [r2, #8]
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <HAL_TIM_PWM_Start+0x48>)
 8002d20:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d22:	2b06      	cmp	r3, #6
 8002d24:	bf18      	it	ne
 8002d26:	f5b3 3f80 	cmpne.w	r3, #65536	; 0x10000
 8002d2a:	d003      	beq.n	8002d34 <HAL_TIM_PWM_Start+0x3c>
    __HAL_TIM_ENABLE(htim);
 8002d2c:	6813      	ldr	r3, [r2, #0]
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6013      	str	r3, [r2, #0]
}
 8002d34:	2000      	movs	r0, #0
 8002d36:	bd10      	pop	{r4, pc}
 8002d38:	40010000 	.word	0x40010000
 8002d3c:	40010400 	.word	0x40010400
 8002d40:	00010007 	.word	0x00010007

08002d44 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d44:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d045      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8002d4c:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8002d4e:	2301      	movs	r3, #1
 8002d50:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d54:	2302      	movs	r3, #2
 8002d56:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d5a:	6803      	ldr	r3, [r0, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d5e:	689d      	ldr	r5, [r3, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d60:	4e1e      	ldr	r6, [pc, #120]	; (8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8002d62:	4c1f      	ldr	r4, [pc, #124]	; (8002de0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8002d64:	42a3      	cmp	r3, r4
 8002d66:	bf18      	it	ne
 8002d68:	42b3      	cmpne	r3, r6
 8002d6a:	d103      	bne.n	8002d74 <HAL_TIMEx_MasterConfigSynchronization+0x30>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d6c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d70:	684c      	ldr	r4, [r1, #4]
 8002d72:	4322      	orrs	r2, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d74:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d78:	680c      	ldr	r4, [r1, #0]
 8002d7a:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d7e:	6803      	ldr	r3, [r0, #0]
 8002d80:	4a16      	ldr	r2, [pc, #88]	; (8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8002d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d86:	bf18      	it	ne
 8002d88:	4293      	cmpne	r3, r2
 8002d8a:	d017      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002d8c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d013      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002d94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d00f      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002d9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d00b      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002da4:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d007      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002dac:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d003      	beq.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002db4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d104      	bne.n	8002dc6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dbc:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dc0:	688a      	ldr	r2, [r1, #8]
 8002dc2:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dc4:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dcc:	2300      	movs	r3, #0
 8002dce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002dd2:	4618      	mov	r0, r3
}
 8002dd4:	bc70      	pop	{r4, r5, r6}
 8002dd6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002dd8:	2002      	movs	r0, #2
}
 8002dda:	4770      	bx	lr
 8002ddc:	40010000 	.word	0x40010000
 8002de0:	40010400 	.word	0x40010400

08002de4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002de4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d03c      	beq.n	8002e66 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8002dec:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002dee:	2301      	movs	r3, #1
 8002df0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002df4:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dfa:	688a      	ldr	r2, [r1, #8]
 8002dfc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002dfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e02:	684a      	ldr	r2, [r1, #4]
 8002e04:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002e06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e0a:	680a      	ldr	r2, [r1, #0]
 8002e0c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002e0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e12:	690a      	ldr	r2, [r1, #16]
 8002e14:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002e16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e1a:	694a      	ldr	r2, [r1, #20]
 8002e1c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002e1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e22:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002e24:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002e26:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002e2a:	698a      	ldr	r2, [r1, #24]
 8002e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002e30:	6802      	ldr	r2, [r0, #0]
 8002e32:	4d0e      	ldr	r5, [pc, #56]	; (8002e6c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8002e34:	4c0e      	ldr	r4, [pc, #56]	; (8002e70 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8002e36:	42a2      	cmp	r2, r4
 8002e38:	bf18      	it	ne
 8002e3a:	42aa      	cmpne	r2, r5
 8002e3c:	d10c      	bne.n	8002e58 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002e3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002e42:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002e44:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002e48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e4c:	69cc      	ldr	r4, [r1, #28]
 8002e4e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002e50:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002e54:	6a09      	ldr	r1, [r1, #32]
 8002e56:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002e58:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002e60:	4618      	mov	r0, r3
}
 8002e62:	bc30      	pop	{r4, r5}
 8002e64:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002e66:	2002      	movs	r0, #2
}
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40010400 	.word	0x40010400

08002e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e74:	b510      	push	{r4, lr}
 8002e76:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e78:	6883      	ldr	r3, [r0, #8]
 8002e7a:	6902      	ldr	r2, [r0, #16]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	6942      	ldr	r2, [r0, #20]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	69c2      	ldr	r2, [r0, #28]
 8002e84:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e86:	6801      	ldr	r1, [r0, #0]
 8002e88:	6808      	ldr	r0, [r1, #0]
 8002e8a:	4a99      	ldr	r2, [pc, #612]	; (80030f0 <UART_SetConfig+0x27c>)
 8002e8c:	4002      	ands	r2, r0
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e92:	6822      	ldr	r2, [r4, #0]
 8002e94:	6853      	ldr	r3, [r2, #4]
 8002e96:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e9a:	68e1      	ldr	r1, [r4, #12]
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ea0:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 8002ea2:	6a23      	ldr	r3, [r4, #32]
 8002ea4:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ea6:	6821      	ldr	r1, [r4, #0]
 8002ea8:	688b      	ldr	r3, [r1, #8]
 8002eaa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	4a8f      	ldr	r2, [pc, #572]	; (80030f4 <UART_SetConfig+0x280>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d018      	beq.n	8002eec <UART_SetConfig+0x78>
 8002eba:	4a8f      	ldr	r2, [pc, #572]	; (80030f8 <UART_SetConfig+0x284>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d028      	beq.n	8002f12 <UART_SetConfig+0x9e>
 8002ec0:	4a8e      	ldr	r2, [pc, #568]	; (80030fc <UART_SetConfig+0x288>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d03d      	beq.n	8002f42 <UART_SetConfig+0xce>
 8002ec6:	4a8e      	ldr	r2, [pc, #568]	; (8003100 <UART_SetConfig+0x28c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d050      	beq.n	8002f6e <UART_SetConfig+0xfa>
 8002ecc:	4a8d      	ldr	r2, [pc, #564]	; (8003104 <UART_SetConfig+0x290>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d062      	beq.n	8002f98 <UART_SetConfig+0x124>
 8002ed2:	4a8d      	ldr	r2, [pc, #564]	; (8003108 <UART_SetConfig+0x294>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d077      	beq.n	8002fc8 <UART_SetConfig+0x154>
 8002ed8:	4a8c      	ldr	r2, [pc, #560]	; (800310c <UART_SetConfig+0x298>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	f000 808c 	beq.w	8002ff8 <UART_SetConfig+0x184>
 8002ee0:	4a8b      	ldr	r2, [pc, #556]	; (8003110 <UART_SetConfig+0x29c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	f000 80a0 	beq.w	8003028 <UART_SetConfig+0x1b4>
 8002ee8:	2310      	movs	r3, #16
 8002eea:	e0b6      	b.n	800305a <UART_SetConfig+0x1e6>
 8002eec:	4b89      	ldr	r3, [pc, #548]	; (8003114 <UART_SetConfig+0x2a0>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d809      	bhi.n	8002f0e <UART_SetConfig+0x9a>
 8002efa:	e8df f003 	tbb	[pc, r3]
 8002efe:	0402      	.short	0x0402
 8002f00:	06ad      	.short	0x06ad
 8002f02:	2301      	movs	r3, #1
 8002f04:	e0a9      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f06:	2304      	movs	r3, #4
 8002f08:	e0a7      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f0a:	2308      	movs	r3, #8
 8002f0c:	e0a5      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f0e:	2310      	movs	r3, #16
 8002f10:	e0a3      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f12:	4b80      	ldr	r3, [pc, #512]	; (8003114 <UART_SetConfig+0x2a0>)
 8002f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b0c      	cmp	r3, #12
 8002f1e:	d80e      	bhi.n	8002f3e <UART_SetConfig+0xca>
 8002f20:	e8df f003 	tbb	[pc, r3]
 8002f24:	0d0d0d07 	.word	0x0d0d0d07
 8002f28:	0d0d0d09 	.word	0x0d0d0d09
 8002f2c:	0d0d0da9 	.word	0x0d0d0da9
 8002f30:	0b          	.byte	0x0b
 8002f31:	00          	.byte	0x00
 8002f32:	2300      	movs	r3, #0
 8002f34:	e091      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f36:	2304      	movs	r3, #4
 8002f38:	e08f      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f3a:	2308      	movs	r3, #8
 8002f3c:	e08d      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f3e:	2310      	movs	r3, #16
 8002f40:	e08b      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f42:	4b74      	ldr	r3, [pc, #464]	; (8003114 <UART_SetConfig+0x2a0>)
 8002f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f48:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f4c:	2b10      	cmp	r3, #16
 8002f4e:	d00a      	beq.n	8002f66 <UART_SetConfig+0xf2>
 8002f50:	d906      	bls.n	8002f60 <UART_SetConfig+0xec>
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	f000 8091 	beq.w	800307a <UART_SetConfig+0x206>
 8002f58:	2b30      	cmp	r3, #48	; 0x30
 8002f5a:	d106      	bne.n	8002f6a <UART_SetConfig+0xf6>
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	e07c      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f60:	b91b      	cbnz	r3, 8002f6a <UART_SetConfig+0xf6>
 8002f62:	2300      	movs	r3, #0
 8002f64:	e079      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f66:	2304      	movs	r3, #4
 8002f68:	e077      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f6a:	2310      	movs	r3, #16
 8002f6c:	e075      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f6e:	4b69      	ldr	r3, [pc, #420]	; (8003114 <UART_SetConfig+0x2a0>)
 8002f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002f78:	2b40      	cmp	r3, #64	; 0x40
 8002f7a:	d009      	beq.n	8002f90 <UART_SetConfig+0x11c>
 8002f7c:	d905      	bls.n	8002f8a <UART_SetConfig+0x116>
 8002f7e:	2b80      	cmp	r3, #128	; 0x80
 8002f80:	d07d      	beq.n	800307e <UART_SetConfig+0x20a>
 8002f82:	2bc0      	cmp	r3, #192	; 0xc0
 8002f84:	d106      	bne.n	8002f94 <UART_SetConfig+0x120>
 8002f86:	2308      	movs	r3, #8
 8002f88:	e067      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f8a:	b91b      	cbnz	r3, 8002f94 <UART_SetConfig+0x120>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	e064      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f90:	2304      	movs	r3, #4
 8002f92:	e062      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f94:	2310      	movs	r3, #16
 8002f96:	e060      	b.n	800305a <UART_SetConfig+0x1e6>
 8002f98:	4b5e      	ldr	r3, [pc, #376]	; (8003114 <UART_SetConfig+0x2a0>)
 8002f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa6:	d00b      	beq.n	8002fc0 <UART_SetConfig+0x14c>
 8002fa8:	d907      	bls.n	8002fba <UART_SetConfig+0x146>
 8002faa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fae:	d068      	beq.n	8003082 <UART_SetConfig+0x20e>
 8002fb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fb4:	d106      	bne.n	8002fc4 <UART_SetConfig+0x150>
 8002fb6:	2308      	movs	r3, #8
 8002fb8:	e04f      	b.n	800305a <UART_SetConfig+0x1e6>
 8002fba:	b91b      	cbnz	r3, 8002fc4 <UART_SetConfig+0x150>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e04c      	b.n	800305a <UART_SetConfig+0x1e6>
 8002fc0:	2304      	movs	r3, #4
 8002fc2:	e04a      	b.n	800305a <UART_SetConfig+0x1e6>
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	e048      	b.n	800305a <UART_SetConfig+0x1e6>
 8002fc8:	4b52      	ldr	r3, [pc, #328]	; (8003114 <UART_SetConfig+0x2a0>)
 8002fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd6:	d00b      	beq.n	8002ff0 <UART_SetConfig+0x17c>
 8002fd8:	d907      	bls.n	8002fea <UART_SetConfig+0x176>
 8002fda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fde:	d052      	beq.n	8003086 <UART_SetConfig+0x212>
 8002fe0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002fe4:	d106      	bne.n	8002ff4 <UART_SetConfig+0x180>
 8002fe6:	2308      	movs	r3, #8
 8002fe8:	e037      	b.n	800305a <UART_SetConfig+0x1e6>
 8002fea:	b91b      	cbnz	r3, 8002ff4 <UART_SetConfig+0x180>
 8002fec:	2301      	movs	r3, #1
 8002fee:	e034      	b.n	800305a <UART_SetConfig+0x1e6>
 8002ff0:	2304      	movs	r3, #4
 8002ff2:	e032      	b.n	800305a <UART_SetConfig+0x1e6>
 8002ff4:	2310      	movs	r3, #16
 8002ff6:	e030      	b.n	800305a <UART_SetConfig+0x1e6>
 8002ff8:	4b46      	ldr	r3, [pc, #280]	; (8003114 <UART_SetConfig+0x2a0>)
 8002ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003006:	d00b      	beq.n	8003020 <UART_SetConfig+0x1ac>
 8003008:	d907      	bls.n	800301a <UART_SetConfig+0x1a6>
 800300a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300e:	d03c      	beq.n	800308a <UART_SetConfig+0x216>
 8003010:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003014:	d106      	bne.n	8003024 <UART_SetConfig+0x1b0>
 8003016:	2308      	movs	r3, #8
 8003018:	e01f      	b.n	800305a <UART_SetConfig+0x1e6>
 800301a:	b91b      	cbnz	r3, 8003024 <UART_SetConfig+0x1b0>
 800301c:	2300      	movs	r3, #0
 800301e:	e01c      	b.n	800305a <UART_SetConfig+0x1e6>
 8003020:	2304      	movs	r3, #4
 8003022:	e01a      	b.n	800305a <UART_SetConfig+0x1e6>
 8003024:	2310      	movs	r3, #16
 8003026:	e018      	b.n	800305a <UART_SetConfig+0x1e6>
 8003028:	4b3a      	ldr	r3, [pc, #232]	; (8003114 <UART_SetConfig+0x2a0>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003036:	d00b      	beq.n	8003050 <UART_SetConfig+0x1dc>
 8003038:	d907      	bls.n	800304a <UART_SetConfig+0x1d6>
 800303a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800303e:	d026      	beq.n	800308e <UART_SetConfig+0x21a>
 8003040:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003044:	d106      	bne.n	8003054 <UART_SetConfig+0x1e0>
 8003046:	2308      	movs	r3, #8
 8003048:	e007      	b.n	800305a <UART_SetConfig+0x1e6>
 800304a:	b91b      	cbnz	r3, 8003054 <UART_SetConfig+0x1e0>
 800304c:	2300      	movs	r3, #0
 800304e:	e004      	b.n	800305a <UART_SetConfig+0x1e6>
 8003050:	2304      	movs	r3, #4
 8003052:	e002      	b.n	800305a <UART_SetConfig+0x1e6>
 8003054:	2310      	movs	r3, #16
 8003056:	e000      	b.n	800305a <UART_SetConfig+0x1e6>
 8003058:	2302      	movs	r3, #2

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800305a:	69e2      	ldr	r2, [r4, #28]
 800305c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003060:	d017      	beq.n	8003092 <UART_SetConfig+0x21e>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8003062:	2b08      	cmp	r3, #8
 8003064:	f200 80b3 	bhi.w	80031ce <UART_SetConfig+0x35a>
 8003068:	e8df f003 	tbb	[pc, r3]
 800306c:	b1958b76 	.word	0xb1958b76
 8003070:	b1b1b19e 	.word	0xb1b1b19e
 8003074:	a8          	.byte	0xa8
 8003075:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003076:	2302      	movs	r3, #2
 8003078:	e7ef      	b.n	800305a <UART_SetConfig+0x1e6>
 800307a:	2302      	movs	r3, #2
 800307c:	e7ed      	b.n	800305a <UART_SetConfig+0x1e6>
 800307e:	2302      	movs	r3, #2
 8003080:	e7eb      	b.n	800305a <UART_SetConfig+0x1e6>
 8003082:	2302      	movs	r3, #2
 8003084:	e7e9      	b.n	800305a <UART_SetConfig+0x1e6>
 8003086:	2302      	movs	r3, #2
 8003088:	e7e7      	b.n	800305a <UART_SetConfig+0x1e6>
 800308a:	2302      	movs	r3, #2
 800308c:	e7e5      	b.n	800305a <UART_SetConfig+0x1e6>
 800308e:	2302      	movs	r3, #2
 8003090:	e7e3      	b.n	800305a <UART_SetConfig+0x1e6>
    switch (clocksource)
 8003092:	2b08      	cmp	r3, #8
 8003094:	d85d      	bhi.n	8003152 <UART_SetConfig+0x2de>
 8003096:	e8df f003 	tbb	[pc, r3]
 800309a:	1f05      	.short	0x1f05
 800309c:	5c485c3f 	.word	0x5c485c3f
 80030a0:	5c5c      	.short	0x5c5c
 80030a2:	53          	.byte	0x53
 80030a3:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 80030a4:	f7ff f8c8 	bl	8002238 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030a8:	6862      	ldr	r2, [r4, #4]
 80030aa:	0853      	lsrs	r3, r2, #1
 80030ac:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80030b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80030b4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80030b6:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030b8:	f1a3 0110 	sub.w	r1, r3, #16
 80030bc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80030c0:	4291      	cmp	r1, r2
 80030c2:	f200 8087 	bhi.w	80031d4 <UART_SetConfig+0x360>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030cc:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80030d0:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 80030d2:	6822      	ldr	r2, [r4, #0]
 80030d4:	60d3      	str	r3, [r2, #12]
 80030d6:	e050      	b.n	800317a <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetPCLK2Freq();
 80030d8:	f7ff f8be 	bl	8002258 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030dc:	6862      	ldr	r2, [r4, #4]
 80030de:	0853      	lsrs	r3, r2, #1
 80030e0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80030e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80030e8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80030ea:	2000      	movs	r0, #0
        break;
 80030ec:	e7e4      	b.n	80030b8 <UART_SetConfig+0x244>
 80030ee:	bf00      	nop
 80030f0:	efff69f3 	.word	0xefff69f3
 80030f4:	40011000 	.word	0x40011000
 80030f8:	40004400 	.word	0x40004400
 80030fc:	40004800 	.word	0x40004800
 8003100:	40004c00 	.word	0x40004c00
 8003104:	40005000 	.word	0x40005000
 8003108:	40011400 	.word	0x40011400
 800310c:	40007800 	.word	0x40007800
 8003110:	40007c00 	.word	0x40007c00
 8003114:	40023800 	.word	0x40023800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003118:	6862      	ldr	r2, [r4, #4]
 800311a:	4b30      	ldr	r3, [pc, #192]	; (80031dc <UART_SetConfig+0x368>)
 800311c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003120:	fbb3 f3f2 	udiv	r3, r3, r2
 8003124:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003126:	2000      	movs	r0, #0
        break;
 8003128:	e7c6      	b.n	80030b8 <UART_SetConfig+0x244>
        pclk = HAL_RCC_GetSysClockFreq();
 800312a:	f7fe ff77 	bl	800201c <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800312e:	6862      	ldr	r2, [r4, #4]
 8003130:	0853      	lsrs	r3, r2, #1
 8003132:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003136:	fbb3 f3f2 	udiv	r3, r3, r2
 800313a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800313c:	2000      	movs	r0, #0
        break;
 800313e:	e7bb      	b.n	80030b8 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003140:	6862      	ldr	r2, [r4, #4]
 8003142:	0853      	lsrs	r3, r2, #1
 8003144:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003148:	fbb3 f3f2 	udiv	r3, r3, r2
 800314c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800314e:	2000      	movs	r0, #0
        break;
 8003150:	e7b2      	b.n	80030b8 <UART_SetConfig+0x244>
        ret = HAL_ERROR;
 8003152:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003154:	2300      	movs	r3, #0
 8003156:	e7af      	b.n	80030b8 <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003158:	f7ff f86e 	bl	8002238 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800315c:	6862      	ldr	r2, [r4, #4]
 800315e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003162:	fbb3 f3f2 	udiv	r3, r3, r2
 8003166:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003168:	2000      	movs	r0, #0
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800316a:	f1a3 0110 	sub.w	r1, r3, #16
 800316e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003172:	4291      	cmp	r1, r2
 8003174:	d830      	bhi.n	80031d8 <UART_SetConfig+0x364>
    {
      huart->Instance->BRR = usartdiv;
 8003176:	6822      	ldr	r2, [r4, #0]
 8003178:	60d3      	str	r3, [r2, #12]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800317a:	2300      	movs	r3, #0
 800317c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800317e:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8003180:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8003182:	f7ff f869 	bl	8002258 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003186:	6862      	ldr	r2, [r4, #4]
 8003188:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800318c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003190:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003192:	2000      	movs	r0, #0
        break;
 8003194:	e7e9      	b.n	800316a <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003196:	6862      	ldr	r2, [r4, #4]
 8003198:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <UART_SetConfig+0x36c>)
 800319a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800319e:	fbb3 f3f2 	udiv	r3, r3, r2
 80031a2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80031a4:	2000      	movs	r0, #0
        break;
 80031a6:	e7e0      	b.n	800316a <UART_SetConfig+0x2f6>
        pclk = HAL_RCC_GetSysClockFreq();
 80031a8:	f7fe ff38 	bl	800201c <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80031ac:	6862      	ldr	r2, [r4, #4]
 80031ae:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80031b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80031b6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80031b8:	2000      	movs	r0, #0
        break;
 80031ba:	e7d6      	b.n	800316a <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80031bc:	6862      	ldr	r2, [r4, #4]
 80031be:	0853      	lsrs	r3, r2, #1
 80031c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80031c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80031c8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80031ca:	2000      	movs	r0, #0
        break;
 80031cc:	e7cd      	b.n	800316a <UART_SetConfig+0x2f6>
        ret = HAL_ERROR;
 80031ce:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	e7ca      	b.n	800316a <UART_SetConfig+0x2f6>
      ret = HAL_ERROR;
 80031d4:	2001      	movs	r0, #1
 80031d6:	e7d0      	b.n	800317a <UART_SetConfig+0x306>
      ret = HAL_ERROR;
 80031d8:	2001      	movs	r0, #1
 80031da:	e7ce      	b.n	800317a <UART_SetConfig+0x306>
 80031dc:	01e84800 	.word	0x01e84800
 80031e0:	00f42400 	.word	0x00f42400

080031e4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031e6:	f013 0f01 	tst.w	r3, #1
 80031ea:	d006      	beq.n	80031fa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031ec:	6802      	ldr	r2, [r0, #0]
 80031ee:	6853      	ldr	r3, [r2, #4]
 80031f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80031f4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80031f6:	430b      	orrs	r3, r1
 80031f8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031fc:	f013 0f02 	tst.w	r3, #2
 8003200:	d006      	beq.n	8003210 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003202:	6802      	ldr	r2, [r0, #0]
 8003204:	6853      	ldr	r3, [r2, #4]
 8003206:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800320a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800320c:	430b      	orrs	r3, r1
 800320e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003210:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003212:	f013 0f04 	tst.w	r3, #4
 8003216:	d006      	beq.n	8003226 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003218:	6802      	ldr	r2, [r0, #0]
 800321a:	6853      	ldr	r3, [r2, #4]
 800321c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003220:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003222:	430b      	orrs	r3, r1
 8003224:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003226:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003228:	f013 0f08 	tst.w	r3, #8
 800322c:	d006      	beq.n	800323c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800322e:	6802      	ldr	r2, [r0, #0]
 8003230:	6853      	ldr	r3, [r2, #4]
 8003232:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003236:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003238:	430b      	orrs	r3, r1
 800323a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800323c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800323e:	f013 0f10 	tst.w	r3, #16
 8003242:	d006      	beq.n	8003252 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003244:	6802      	ldr	r2, [r0, #0]
 8003246:	6893      	ldr	r3, [r2, #8]
 8003248:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800324c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800324e:	430b      	orrs	r3, r1
 8003250:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003252:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003254:	f013 0f20 	tst.w	r3, #32
 8003258:	d006      	beq.n	8003268 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800325a:	6802      	ldr	r2, [r0, #0]
 800325c:	6893      	ldr	r3, [r2, #8]
 800325e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003262:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003264:	430b      	orrs	r3, r1
 8003266:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003268:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800326a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800326e:	d00a      	beq.n	8003286 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003270:	6802      	ldr	r2, [r0, #0]
 8003272:	6853      	ldr	r3, [r2, #4]
 8003274:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003278:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800327a:	430b      	orrs	r3, r1
 800327c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800327e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003280:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003284:	d00b      	beq.n	800329e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003286:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003288:	f013 0f80 	tst.w	r3, #128	; 0x80
 800328c:	d006      	beq.n	800329c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800328e:	6802      	ldr	r2, [r0, #0]
 8003290:	6853      	ldr	r3, [r2, #4]
 8003292:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003296:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003298:	430b      	orrs	r3, r1
 800329a:	6053      	str	r3, [r2, #4]
  }
}
 800329c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800329e:	6802      	ldr	r2, [r0, #0]
 80032a0:	6853      	ldr	r3, [r2, #4]
 80032a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80032a6:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80032a8:	430b      	orrs	r3, r1
 80032aa:	6053      	str	r3, [r2, #4]
 80032ac:	e7eb      	b.n	8003286 <UART_AdvFeatureConfig+0xa2>

080032ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b2:	4604      	mov	r4, r0
 80032b4:	460f      	mov	r7, r1
 80032b6:	4616      	mov	r6, r2
 80032b8:	4698      	mov	r8, r3
 80032ba:	9d06      	ldr	r5, [sp, #24]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	ea37 0303 	bics.w	r3, r7, r3
 80032c4:	bf0c      	ite	eq
 80032c6:	2301      	moveq	r3, #1
 80032c8:	2300      	movne	r3, #0
 80032ca:	42b3      	cmp	r3, r6
 80032cc:	d13a      	bne.n	8003344 <UART_WaitOnFlagUntilTimeout+0x96>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ce:	f1b5 3fff 	cmp.w	r5, #4294967295
 80032d2:	d0f3      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032d4:	f7fd fdb2 	bl	8000e3c <HAL_GetTick>
 80032d8:	eba0 0008 	sub.w	r0, r0, r8
 80032dc:	42a8      	cmp	r0, r5
 80032de:	d81f      	bhi.n	8003320 <UART_WaitOnFlagUntilTimeout+0x72>
 80032e0:	b1f5      	cbz	r5, 8003320 <UART_WaitOnFlagUntilTimeout+0x72>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032e2:	6823      	ldr	r3, [r4, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	f012 0f04 	tst.w	r2, #4
 80032ea:	d0e7      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0xe>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032ec:	69da      	ldr	r2, [r3, #28]
 80032ee:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80032f2:	d0e3      	beq.n	80032bc <UART_WaitOnFlagUntilTimeout+0xe>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032f8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032fa:	6822      	ldr	r2, [r4, #0]
 80032fc:	6813      	ldr	r3, [r2, #0]
 80032fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003302:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003304:	6822      	ldr	r2, [r4, #0]
 8003306:	6893      	ldr	r3, [r2, #8]
 8003308:	f023 0301 	bic.w	r3, r3, #1
 800330c:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 800330e:	2320      	movs	r3, #32
 8003310:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003312:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003314:	67e3      	str	r3, [r4, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003316:	2300      	movs	r3, #0
 8003318:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800331c:	2003      	movs	r0, #3
 800331e:	e012      	b.n	8003346 <UART_WaitOnFlagUntilTimeout+0x98>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003320:	6822      	ldr	r2, [r4, #0]
 8003322:	6813      	ldr	r3, [r2, #0]
 8003324:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003328:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800332a:	6822      	ldr	r2, [r4, #0]
 800332c:	6893      	ldr	r3, [r2, #8]
 800332e:	f023 0301 	bic.w	r3, r3, #1
 8003332:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003334:	2320      	movs	r3, #32
 8003336:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003338:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 800333a:	2300      	movs	r3, #0
 800333c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 8003340:	2003      	movs	r0, #3
 8003342:	e000      	b.n	8003346 <UART_WaitOnFlagUntilTimeout+0x98>
        }
      }
    }
  }
  return HAL_OK;
 8003344:	2000      	movs	r0, #0
}
 8003346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800334a <UART_CheckIdleState>:
{
 800334a:	b510      	push	{r4, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003350:	2300      	movs	r3, #0
 8003352:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003354:	f7fd fd72 	bl	8000e3c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003358:	6822      	ldr	r2, [r4, #0]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	f012 0f08 	tst.w	r2, #8
 8003360:	d107      	bne.n	8003372 <UART_CheckIdleState+0x28>
  huart->gState = HAL_UART_STATE_READY;
 8003362:	2320      	movs	r3, #32
 8003364:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003366:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003368:	2000      	movs	r0, #0
 800336a:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 800336e:	b002      	add	sp, #8
 8003370:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003372:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	4603      	mov	r3, r0
 800337a:	2200      	movs	r2, #0
 800337c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003380:	4620      	mov	r0, r4
 8003382:	f7ff ff94 	bl	80032ae <UART_WaitOnFlagUntilTimeout>
 8003386:	2800      	cmp	r0, #0
 8003388:	d0eb      	beq.n	8003362 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800338a:	2003      	movs	r0, #3
 800338c:	e7ef      	b.n	800336e <UART_CheckIdleState+0x24>

0800338e <HAL_UART_Init>:
  if (huart == NULL)
 800338e:	b368      	cbz	r0, 80033ec <HAL_UART_Init+0x5e>
{
 8003390:	b510      	push	{r4, lr}
 8003392:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003394:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003396:	b303      	cbz	r3, 80033da <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003398:	2324      	movs	r3, #36	; 0x24
 800339a:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800339c:	6822      	ldr	r2, [r4, #0]
 800339e:	6813      	ldr	r3, [r2, #0]
 80033a0:	f023 0301 	bic.w	r3, r3, #1
 80033a4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033a6:	4620      	mov	r0, r4
 80033a8:	f7ff fd64 	bl	8002e74 <UART_SetConfig>
 80033ac:	2801      	cmp	r0, #1
 80033ae:	d013      	beq.n	80033d8 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033b2:	b9bb      	cbnz	r3, 80033e4 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033b4:	6822      	ldr	r2, [r4, #0]
 80033b6:	6853      	ldr	r3, [r2, #4]
 80033b8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80033bc:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033be:	6822      	ldr	r2, [r4, #0]
 80033c0:	6893      	ldr	r3, [r2, #8]
 80033c2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80033c6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80033c8:	6822      	ldr	r2, [r4, #0]
 80033ca:	6813      	ldr	r3, [r2, #0]
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80033d2:	4620      	mov	r0, r4
 80033d4:	f7ff ffb9 	bl	800334a <UART_CheckIdleState>
}
 80033d8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80033da:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80033de:	f7fd fc6f 	bl	8000cc0 <HAL_UART_MspInit>
 80033e2:	e7d9      	b.n	8003398 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80033e4:	4620      	mov	r0, r4
 80033e6:	f7ff fefd 	bl	80031e4 <UART_AdvFeatureConfig>
 80033ea:	e7e3      	b.n	80033b4 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80033ec:	2001      	movs	r0, #1
}
 80033ee:	4770      	bx	lr

080033f0 <__libc_init_array>:
 80033f0:	b570      	push	{r4, r5, r6, lr}
 80033f2:	4e0d      	ldr	r6, [pc, #52]	; (8003428 <__libc_init_array+0x38>)
 80033f4:	4c0d      	ldr	r4, [pc, #52]	; (800342c <__libc_init_array+0x3c>)
 80033f6:	1ba4      	subs	r4, r4, r6
 80033f8:	10a4      	asrs	r4, r4, #2
 80033fa:	2500      	movs	r5, #0
 80033fc:	42a5      	cmp	r5, r4
 80033fe:	d109      	bne.n	8003414 <__libc_init_array+0x24>
 8003400:	4e0b      	ldr	r6, [pc, #44]	; (8003430 <__libc_init_array+0x40>)
 8003402:	4c0c      	ldr	r4, [pc, #48]	; (8003434 <__libc_init_array+0x44>)
 8003404:	f000 f820 	bl	8003448 <_init>
 8003408:	1ba4      	subs	r4, r4, r6
 800340a:	10a4      	asrs	r4, r4, #2
 800340c:	2500      	movs	r5, #0
 800340e:	42a5      	cmp	r5, r4
 8003410:	d105      	bne.n	800341e <__libc_init_array+0x2e>
 8003412:	bd70      	pop	{r4, r5, r6, pc}
 8003414:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003418:	4798      	blx	r3
 800341a:	3501      	adds	r5, #1
 800341c:	e7ee      	b.n	80033fc <__libc_init_array+0xc>
 800341e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003422:	4798      	blx	r3
 8003424:	3501      	adds	r5, #1
 8003426:	e7f2      	b.n	800340e <__libc_init_array+0x1e>
 8003428:	08003480 	.word	0x08003480
 800342c:	08003480 	.word	0x08003480
 8003430:	08003480 	.word	0x08003480
 8003434:	08003484 	.word	0x08003484

08003438 <memset>:
 8003438:	4402      	add	r2, r0
 800343a:	4603      	mov	r3, r0
 800343c:	4293      	cmp	r3, r2
 800343e:	d100      	bne.n	8003442 <memset+0xa>
 8003440:	4770      	bx	lr
 8003442:	f803 1b01 	strb.w	r1, [r3], #1
 8003446:	e7f9      	b.n	800343c <memset+0x4>

08003448 <_init>:
 8003448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344a:	bf00      	nop
 800344c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800344e:	bc08      	pop	{r3}
 8003450:	469e      	mov	lr, r3
 8003452:	4770      	bx	lr

08003454 <_fini>:
 8003454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003456:	bf00      	nop
 8003458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800345a:	bc08      	pop	{r3}
 800345c:	469e      	mov	lr, r3
 800345e:	4770      	bx	lr
