vhdl work "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpu_config.vhd"
vhdl work "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpupkg.vhd"
vhdl work "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuino_config.vhd"
vhdl DesignLab "../../../VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"
vhdl DesignLab "../../../VGA_ZXSpectrum/gh_gray2binary.vhd"
vhdl DesignLab "../../../VGA_ZXSpectrum/gh_binary2gray.vhd"
vhdl work "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuinopkg.vhd"
vhdl DesignLab "../../../ZPUino_2/sdram_hamster.vhd"
vhdl DesignLab "../../../VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"
vhdl DesignLab "../../wbpll.vhd"
vhdl DesignLab "../../../HQVGA/generic_dp_ram.vhd"
vhdl DesignLab "../../../ZPUino_2/sdram_wrap.vhd"
vhdl DesignLab "../../../ZPUino_2/pad.vhd"
vhdl DesignLab "../../vga_generic.vhd"
vhdl DesignLab "../../../ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"
vhdl DesignLab "../../VGA_ZPUino.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"
vhdl work "Papilio_Pro.vhf"
