Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sun Dec  5 13:56:20 2021
| Host         : mrac-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.185        0.000                      0                15080        0.066        0.000                      0                15080        8.950        0.000                       0                  4730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.185        0.000                      0                15080        0.066        0.000                      0                15080        8.950        0.000                       0                  4730  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 test_i/conv2D_0/inst/data_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.274ns  (logic 7.170ns (46.944%)  route 8.104ns (53.056%))
  Logic Levels:           37  (CARRY4=26 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 22.067 - 20.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.262     2.204    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X35Y28         FDRE                                         r  test_i/conv2D_0/inst/data_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.341     2.545 r  test_i/conv2D_0/inst/data_count_reg[7]/Q
                         net (fo=26, routed)          0.973     3.518    test_i/conv2D_0/inst/data_count_reg[7]
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.099     3.617 r  test_i/conv2D_0/inst/TX_last0_carry_i_105/O
                         net (fo=10, routed)          0.602     4.219    test_i/conv2D_0/inst/TX_last0_carry_i_105_n_0
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.240     4.459 r  test_i/conv2D_0/inst/TX_last0_carry_i_372/O
                         net (fo=1, routed)           0.000     4.459    test_i/conv2D_0/inst/TX_last0_carry_i_372_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.758 r  test_i/conv2D_0/inst/TX_last0_carry_i_342/CO[3]
                         net (fo=1, routed)           0.000     4.758    test_i/conv2D_0/inst/TX_last0_carry_i_342_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.847 r  test_i/conv2D_0/inst/TX_last0_carry_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.847    test_i/conv2D_0/inst/TX_last0_carry_i_310_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.936 r  test_i/conv2D_0/inst/TX_last0_carry_i_249/CO[3]
                         net (fo=1, routed)           0.000     4.936    test_i/conv2D_0/inst/TX_last0_carry_i_249_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.025 r  test_i/conv2D_0/inst/TX_last0_carry_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.025    test_i/conv2D_0/inst/TX_last0_carry_i_197_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.184 r  test_i/conv2D_0/inst/TX_last0_carry_i_196/O[0]
                         net (fo=3, routed)           0.658     5.842    test_i/conv2D_0/inst/TX_last0_carry_i_196_n_7
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.224     6.066 r  test_i/conv2D_0/inst/TX_last0_carry_i_123/O
                         net (fo=1, routed)           0.436     6.502    test_i/conv2D_0/inst/TX_last0_carry_i_123_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.876 r  test_i/conv2D_0/inst/TX_last0_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.876    test_i/conv2D_0/inst/TX_last0_carry_i_51_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.965 r  test_i/conv2D_0/inst/TX_last0_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.965    test_i/conv2D_0/inst/TX_last0_carry_i_49_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.195 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_22/O[1]
                         net (fo=3, routed)           0.651     7.846    test_i/conv2D_0/inst/TX_last0_carry__0_i_22_n_6
    SLICE_X47Y32         LUT3 (Prop_lut3_I1_O)        0.225     8.071 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_20/O
                         net (fo=2, routed)           0.451     8.523    test_i/conv2D_0/inst/TX_last0_carry__0_i_20_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.114     8.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_11/O
                         net (fo=2, routed)           0.476     9.113    test_i/conv2D_0/inst/TX_last0_carry__0_i_11_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.240     9.353 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.353    test_i/conv2D_0/inst/TX_last0_carry__0_i_15_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.637    test_i/conv2D_0/inst/TX_last0_carry__0_i_9_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.729 r  test_i/conv2D_0/inst/TX_last0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.729    test_i/conv2D_0/inst/TX_last0_carry__1_i_9_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.821 r  test_i/conv2D_0/inst/TX_last0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.821    test_i/conv2D_0/inst/TX_last0_carry__2_i_9_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.913 r  test_i/conv2D_0/inst/TX_last0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.913    test_i/conv2D_0/inst/TX_last0_carry__3_i_9_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.005 r  test_i/conv2D_0/inst/TX_last0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.005    test_i/conv2D_0/inst/TX_last0_carry__4_i_9_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    10.162 r  test_i/conv2D_0/inst/TX_last0_carry__5_i_9/O[0]
                         net (fo=6, routed)           0.589    10.751    test_i/conv2D_0/inst/TX_last0_carry__5_i_9_n_7
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.209    10.960 r  test_i/conv2D_0/inst/TX_last0_carry_i_70/O
                         net (fo=1, routed)           0.000    10.960    test_i/conv2D_0/inst/TX_last0_carry_i_70_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.362 r  test_i/conv2D_0/inst/TX_last0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.362    test_i/conv2D_0/inst/TX_last0_carry_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.599 r  test_i/conv2D_0/inst/TX_last0_carry_i_10/O[3]
                         net (fo=62, routed)          0.486    12.085    test_i/conv2D_0/inst/TX_last0_carry_i_10_n_4
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.222    12.307 r  test_i/conv2D_0/inst/TX_last0_carry_i_26/O
                         net (fo=1, routed)           0.000    12.307    test_i/conv2D_0/inst/TX_last0_carry_i_26_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.606 r  test_i/conv2D_0/inst/TX_last0_carry_i_9/CO[3]
                         net (fo=61, routed)          0.678    13.283    test_i/conv2D_0/inst/TX_last0_carry_i_9_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.097    13.380 r  test_i/conv2D_0/inst/TX_last0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.380    test_i/conv2D_0/inst/TX_last0_carry_i_6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.792 r  test_i/conv2D_0/inst/TX_last0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.792    test_i/conv2D_0/inst/TX_last0_carry_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.881 r  test_i/conv2D_0/inst/TX_last0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.881    test_i/conv2D_0/inst/TX_last0_carry__0_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.970 r  test_i/conv2D_0/inst/TX_last0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.970    test_i/conv2D_0/inst/TX_last0_carry__1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.059 r  test_i/conv2D_0/inst/TX_last0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.059    test_i/conv2D_0/inst/TX_last0_carry__2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.148 r  test_i/conv2D_0/inst/TX_last0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.148    test_i/conv2D_0/inst/TX_last0_carry__3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.237 r  test_i/conv2D_0/inst/TX_last0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.237    test_i/conv2D_0/inst/TX_last0_carry__4_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.326 r  test_i/conv2D_0/inst/TX_last0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.326    test_i/conv2D_0/inst/TX_last0_carry__5_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.485 r  test_i/conv2D_0/inst/TX_last0_carry__6/O[0]
                         net (fo=1, routed)           0.598    15.083    test_i/conv2D_0/inst/TX_last0[28]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.224    15.307 r  test_i/conv2D_0/inst/TX_last_carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.307    test_i/conv2D_0/inst/TX_last_carry__1_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    15.735 r  test_i/conv2D_0/inst/TX_last_carry__1/CO[2]
                         net (fo=2, routed)           0.635    16.371    test_i/conv2D_0/inst/TX_last
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.237    16.608 r  test_i/conv2D_0/inst/M_AXIS_TLAST_INST_0/O
                         net (fo=2, routed)           0.870    17.478    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X3Y7          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.209    22.067    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y7          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18/CLKARDCLK
                         clock pessimism              0.095    22.162    
                         clock uncertainty           -0.302    21.860    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.197    21.663    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_18
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 test_i/conv2D_0/inst/data_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/conv2D_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 7.267ns (48.457%)  route 7.730ns (51.543%))
  Logic Levels:           38  (CARRY4=26 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 21.982 - 20.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.262     2.204    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X35Y28         FDRE                                         r  test_i/conv2D_0/inst/data_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.341     2.545 r  test_i/conv2D_0/inst/data_count_reg[7]/Q
                         net (fo=26, routed)          0.973     3.518    test_i/conv2D_0/inst/data_count_reg[7]
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.099     3.617 r  test_i/conv2D_0/inst/TX_last0_carry_i_105/O
                         net (fo=10, routed)          0.602     4.219    test_i/conv2D_0/inst/TX_last0_carry_i_105_n_0
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.240     4.459 r  test_i/conv2D_0/inst/TX_last0_carry_i_372/O
                         net (fo=1, routed)           0.000     4.459    test_i/conv2D_0/inst/TX_last0_carry_i_372_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.758 r  test_i/conv2D_0/inst/TX_last0_carry_i_342/CO[3]
                         net (fo=1, routed)           0.000     4.758    test_i/conv2D_0/inst/TX_last0_carry_i_342_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.847 r  test_i/conv2D_0/inst/TX_last0_carry_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.847    test_i/conv2D_0/inst/TX_last0_carry_i_310_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.936 r  test_i/conv2D_0/inst/TX_last0_carry_i_249/CO[3]
                         net (fo=1, routed)           0.000     4.936    test_i/conv2D_0/inst/TX_last0_carry_i_249_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.025 r  test_i/conv2D_0/inst/TX_last0_carry_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.025    test_i/conv2D_0/inst/TX_last0_carry_i_197_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.184 r  test_i/conv2D_0/inst/TX_last0_carry_i_196/O[0]
                         net (fo=3, routed)           0.658     5.842    test_i/conv2D_0/inst/TX_last0_carry_i_196_n_7
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.224     6.066 r  test_i/conv2D_0/inst/TX_last0_carry_i_123/O
                         net (fo=1, routed)           0.436     6.502    test_i/conv2D_0/inst/TX_last0_carry_i_123_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.876 r  test_i/conv2D_0/inst/TX_last0_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.876    test_i/conv2D_0/inst/TX_last0_carry_i_51_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.965 r  test_i/conv2D_0/inst/TX_last0_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.965    test_i/conv2D_0/inst/TX_last0_carry_i_49_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.195 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_22/O[1]
                         net (fo=3, routed)           0.651     7.846    test_i/conv2D_0/inst/TX_last0_carry__0_i_22_n_6
    SLICE_X47Y32         LUT3 (Prop_lut3_I1_O)        0.225     8.071 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_20/O
                         net (fo=2, routed)           0.451     8.523    test_i/conv2D_0/inst/TX_last0_carry__0_i_20_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.114     8.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_11/O
                         net (fo=2, routed)           0.476     9.113    test_i/conv2D_0/inst/TX_last0_carry__0_i_11_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.240     9.353 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.353    test_i/conv2D_0/inst/TX_last0_carry__0_i_15_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.637    test_i/conv2D_0/inst/TX_last0_carry__0_i_9_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.729 r  test_i/conv2D_0/inst/TX_last0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.729    test_i/conv2D_0/inst/TX_last0_carry__1_i_9_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.821 r  test_i/conv2D_0/inst/TX_last0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.821    test_i/conv2D_0/inst/TX_last0_carry__2_i_9_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.913 r  test_i/conv2D_0/inst/TX_last0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.913    test_i/conv2D_0/inst/TX_last0_carry__3_i_9_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.005 r  test_i/conv2D_0/inst/TX_last0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.005    test_i/conv2D_0/inst/TX_last0_carry__4_i_9_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    10.162 r  test_i/conv2D_0/inst/TX_last0_carry__5_i_9/O[0]
                         net (fo=6, routed)           0.589    10.751    test_i/conv2D_0/inst/TX_last0_carry__5_i_9_n_7
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.209    10.960 r  test_i/conv2D_0/inst/TX_last0_carry_i_70/O
                         net (fo=1, routed)           0.000    10.960    test_i/conv2D_0/inst/TX_last0_carry_i_70_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.362 r  test_i/conv2D_0/inst/TX_last0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.362    test_i/conv2D_0/inst/TX_last0_carry_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.599 r  test_i/conv2D_0/inst/TX_last0_carry_i_10/O[3]
                         net (fo=62, routed)          0.486    12.085    test_i/conv2D_0/inst/TX_last0_carry_i_10_n_4
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.222    12.307 r  test_i/conv2D_0/inst/TX_last0_carry_i_26/O
                         net (fo=1, routed)           0.000    12.307    test_i/conv2D_0/inst/TX_last0_carry_i_26_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.606 r  test_i/conv2D_0/inst/TX_last0_carry_i_9/CO[3]
                         net (fo=61, routed)          0.678    13.283    test_i/conv2D_0/inst/TX_last0_carry_i_9_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.097    13.380 r  test_i/conv2D_0/inst/TX_last0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.380    test_i/conv2D_0/inst/TX_last0_carry_i_6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.792 r  test_i/conv2D_0/inst/TX_last0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.792    test_i/conv2D_0/inst/TX_last0_carry_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.881 r  test_i/conv2D_0/inst/TX_last0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.881    test_i/conv2D_0/inst/TX_last0_carry__0_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.970 r  test_i/conv2D_0/inst/TX_last0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.970    test_i/conv2D_0/inst/TX_last0_carry__1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.059 r  test_i/conv2D_0/inst/TX_last0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.059    test_i/conv2D_0/inst/TX_last0_carry__2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.148 r  test_i/conv2D_0/inst/TX_last0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.148    test_i/conv2D_0/inst/TX_last0_carry__3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.237 r  test_i/conv2D_0/inst/TX_last0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.237    test_i/conv2D_0/inst/TX_last0_carry__4_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.326 r  test_i/conv2D_0/inst/TX_last0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.326    test_i/conv2D_0/inst/TX_last0_carry__5_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.485 r  test_i/conv2D_0/inst/TX_last0_carry__6/O[0]
                         net (fo=1, routed)           0.598    15.083    test_i/conv2D_0/inst/TX_last0[28]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.224    15.307 r  test_i/conv2D_0/inst/TX_last_carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.307    test_i/conv2D_0/inst/TX_last_carry__1_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    15.735 f  test_i/conv2D_0/inst/TX_last_carry__1/CO[2]
                         net (fo=2, routed)           0.729    16.464    test_i/conv2D_0/inst/TX_last
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.237    16.701 f  test_i/conv2D_0/inst/state[1]_i_5/O
                         net (fo=2, routed)           0.402    17.104    test_i/conv2D_0/inst/state[1]_i_5_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.097    17.201 r  test_i/conv2D_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    17.201    test_i/conv2D_0/inst/state[1]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.124    21.982    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X33Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[1]/C
                         clock pessimism              0.171    22.153    
                         clock uncertainty           -0.302    21.851    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.030    21.881    test_i/conv2D_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -17.201    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 test_i/conv2D_0/inst/data_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/conv2D_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.003ns  (logic 7.267ns (48.438%)  route 7.736ns (51.562%))
  Logic Levels:           38  (CARRY4=26 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 21.982 - 20.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.262     2.204    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X35Y28         FDRE                                         r  test_i/conv2D_0/inst/data_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.341     2.545 r  test_i/conv2D_0/inst/data_count_reg[7]/Q
                         net (fo=26, routed)          0.973     3.518    test_i/conv2D_0/inst/data_count_reg[7]
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.099     3.617 r  test_i/conv2D_0/inst/TX_last0_carry_i_105/O
                         net (fo=10, routed)          0.602     4.219    test_i/conv2D_0/inst/TX_last0_carry_i_105_n_0
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.240     4.459 r  test_i/conv2D_0/inst/TX_last0_carry_i_372/O
                         net (fo=1, routed)           0.000     4.459    test_i/conv2D_0/inst/TX_last0_carry_i_372_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.758 r  test_i/conv2D_0/inst/TX_last0_carry_i_342/CO[3]
                         net (fo=1, routed)           0.000     4.758    test_i/conv2D_0/inst/TX_last0_carry_i_342_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.847 r  test_i/conv2D_0/inst/TX_last0_carry_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.847    test_i/conv2D_0/inst/TX_last0_carry_i_310_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.936 r  test_i/conv2D_0/inst/TX_last0_carry_i_249/CO[3]
                         net (fo=1, routed)           0.000     4.936    test_i/conv2D_0/inst/TX_last0_carry_i_249_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.025 r  test_i/conv2D_0/inst/TX_last0_carry_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.025    test_i/conv2D_0/inst/TX_last0_carry_i_197_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.184 r  test_i/conv2D_0/inst/TX_last0_carry_i_196/O[0]
                         net (fo=3, routed)           0.658     5.842    test_i/conv2D_0/inst/TX_last0_carry_i_196_n_7
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.224     6.066 r  test_i/conv2D_0/inst/TX_last0_carry_i_123/O
                         net (fo=1, routed)           0.436     6.502    test_i/conv2D_0/inst/TX_last0_carry_i_123_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.876 r  test_i/conv2D_0/inst/TX_last0_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.876    test_i/conv2D_0/inst/TX_last0_carry_i_51_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.965 r  test_i/conv2D_0/inst/TX_last0_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.965    test_i/conv2D_0/inst/TX_last0_carry_i_49_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.195 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_22/O[1]
                         net (fo=3, routed)           0.651     7.846    test_i/conv2D_0/inst/TX_last0_carry__0_i_22_n_6
    SLICE_X47Y32         LUT3 (Prop_lut3_I1_O)        0.225     8.071 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_20/O
                         net (fo=2, routed)           0.451     8.523    test_i/conv2D_0/inst/TX_last0_carry__0_i_20_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.114     8.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_11/O
                         net (fo=2, routed)           0.476     9.113    test_i/conv2D_0/inst/TX_last0_carry__0_i_11_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.240     9.353 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.353    test_i/conv2D_0/inst/TX_last0_carry__0_i_15_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.637    test_i/conv2D_0/inst/TX_last0_carry__0_i_9_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.729 r  test_i/conv2D_0/inst/TX_last0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.729    test_i/conv2D_0/inst/TX_last0_carry__1_i_9_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.821 r  test_i/conv2D_0/inst/TX_last0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.821    test_i/conv2D_0/inst/TX_last0_carry__2_i_9_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.913 r  test_i/conv2D_0/inst/TX_last0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.913    test_i/conv2D_0/inst/TX_last0_carry__3_i_9_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.005 r  test_i/conv2D_0/inst/TX_last0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.005    test_i/conv2D_0/inst/TX_last0_carry__4_i_9_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    10.162 r  test_i/conv2D_0/inst/TX_last0_carry__5_i_9/O[0]
                         net (fo=6, routed)           0.589    10.751    test_i/conv2D_0/inst/TX_last0_carry__5_i_9_n_7
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.209    10.960 r  test_i/conv2D_0/inst/TX_last0_carry_i_70/O
                         net (fo=1, routed)           0.000    10.960    test_i/conv2D_0/inst/TX_last0_carry_i_70_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.362 r  test_i/conv2D_0/inst/TX_last0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.362    test_i/conv2D_0/inst/TX_last0_carry_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.599 r  test_i/conv2D_0/inst/TX_last0_carry_i_10/O[3]
                         net (fo=62, routed)          0.486    12.085    test_i/conv2D_0/inst/TX_last0_carry_i_10_n_4
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.222    12.307 r  test_i/conv2D_0/inst/TX_last0_carry_i_26/O
                         net (fo=1, routed)           0.000    12.307    test_i/conv2D_0/inst/TX_last0_carry_i_26_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.606 r  test_i/conv2D_0/inst/TX_last0_carry_i_9/CO[3]
                         net (fo=61, routed)          0.678    13.283    test_i/conv2D_0/inst/TX_last0_carry_i_9_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.097    13.380 r  test_i/conv2D_0/inst/TX_last0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.380    test_i/conv2D_0/inst/TX_last0_carry_i_6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.792 r  test_i/conv2D_0/inst/TX_last0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.792    test_i/conv2D_0/inst/TX_last0_carry_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.881 r  test_i/conv2D_0/inst/TX_last0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.881    test_i/conv2D_0/inst/TX_last0_carry__0_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.970 r  test_i/conv2D_0/inst/TX_last0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.970    test_i/conv2D_0/inst/TX_last0_carry__1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.059 r  test_i/conv2D_0/inst/TX_last0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.059    test_i/conv2D_0/inst/TX_last0_carry__2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.148 r  test_i/conv2D_0/inst/TX_last0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.148    test_i/conv2D_0/inst/TX_last0_carry__3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.237 r  test_i/conv2D_0/inst/TX_last0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.237    test_i/conv2D_0/inst/TX_last0_carry__4_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.326 r  test_i/conv2D_0/inst/TX_last0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.326    test_i/conv2D_0/inst/TX_last0_carry__5_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.485 r  test_i/conv2D_0/inst/TX_last0_carry__6/O[0]
                         net (fo=1, routed)           0.598    15.083    test_i/conv2D_0/inst/TX_last0[28]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.224    15.307 r  test_i/conv2D_0/inst/TX_last_carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.307    test_i/conv2D_0/inst/TX_last_carry__1_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    15.735 f  test_i/conv2D_0/inst/TX_last_carry__1/CO[2]
                         net (fo=2, routed)           0.729    16.464    test_i/conv2D_0/inst/TX_last
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.237    16.701 f  test_i/conv2D_0/inst/state[1]_i_5/O
                         net (fo=2, routed)           0.408    17.110    test_i/conv2D_0/inst/state[1]_i_5_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.097    17.207 r  test_i/conv2D_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.207    test_i/conv2D_0/inst/state[0]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.124    21.982    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X32Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[0]/C
                         clock pessimism              0.171    22.153    
                         clock uncertainty           -0.302    21.851    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.072    21.923    test_i/conv2D_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.923    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 test_i/conv2D_0/inst/data_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/conv2D_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 7.267ns (48.996%)  route 7.565ns (51.004%))
  Logic Levels:           38  (CARRY4=26 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 21.982 - 20.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.262     2.204    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X35Y28         FDRE                                         r  test_i/conv2D_0/inst/data_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.341     2.545 r  test_i/conv2D_0/inst/data_count_reg[7]/Q
                         net (fo=26, routed)          0.973     3.518    test_i/conv2D_0/inst/data_count_reg[7]
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.099     3.617 r  test_i/conv2D_0/inst/TX_last0_carry_i_105/O
                         net (fo=10, routed)          0.602     4.219    test_i/conv2D_0/inst/TX_last0_carry_i_105_n_0
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.240     4.459 r  test_i/conv2D_0/inst/TX_last0_carry_i_372/O
                         net (fo=1, routed)           0.000     4.459    test_i/conv2D_0/inst/TX_last0_carry_i_372_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.758 r  test_i/conv2D_0/inst/TX_last0_carry_i_342/CO[3]
                         net (fo=1, routed)           0.000     4.758    test_i/conv2D_0/inst/TX_last0_carry_i_342_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.847 r  test_i/conv2D_0/inst/TX_last0_carry_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.847    test_i/conv2D_0/inst/TX_last0_carry_i_310_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.936 r  test_i/conv2D_0/inst/TX_last0_carry_i_249/CO[3]
                         net (fo=1, routed)           0.000     4.936    test_i/conv2D_0/inst/TX_last0_carry_i_249_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.025 r  test_i/conv2D_0/inst/TX_last0_carry_i_197/CO[3]
                         net (fo=1, routed)           0.000     5.025    test_i/conv2D_0/inst/TX_last0_carry_i_197_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.184 r  test_i/conv2D_0/inst/TX_last0_carry_i_196/O[0]
                         net (fo=3, routed)           0.658     5.842    test_i/conv2D_0/inst/TX_last0_carry_i_196_n_7
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.224     6.066 r  test_i/conv2D_0/inst/TX_last0_carry_i_123/O
                         net (fo=1, routed)           0.436     6.502    test_i/conv2D_0/inst/TX_last0_carry_i_123_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.876 r  test_i/conv2D_0/inst/TX_last0_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.876    test_i/conv2D_0/inst/TX_last0_carry_i_51_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.965 r  test_i/conv2D_0/inst/TX_last0_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000     6.965    test_i/conv2D_0/inst/TX_last0_carry_i_49_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.195 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_22/O[1]
                         net (fo=3, routed)           0.651     7.846    test_i/conv2D_0/inst/TX_last0_carry__0_i_22_n_6
    SLICE_X47Y32         LUT3 (Prop_lut3_I1_O)        0.225     8.071 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_20/O
                         net (fo=2, routed)           0.451     8.523    test_i/conv2D_0/inst/TX_last0_carry__0_i_20_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.114     8.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_11/O
                         net (fo=2, routed)           0.476     9.113    test_i/conv2D_0/inst/TX_last0_carry__0_i_11_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.240     9.353 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.353    test_i/conv2D_0/inst/TX_last0_carry__0_i_15_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.637 r  test_i/conv2D_0/inst/TX_last0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.637    test_i/conv2D_0/inst/TX_last0_carry__0_i_9_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.729 r  test_i/conv2D_0/inst/TX_last0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.729    test_i/conv2D_0/inst/TX_last0_carry__1_i_9_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.821 r  test_i/conv2D_0/inst/TX_last0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.821    test_i/conv2D_0/inst/TX_last0_carry__2_i_9_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.913 r  test_i/conv2D_0/inst/TX_last0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.913    test_i/conv2D_0/inst/TX_last0_carry__3_i_9_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.005 r  test_i/conv2D_0/inst/TX_last0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.005    test_i/conv2D_0/inst/TX_last0_carry__4_i_9_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    10.162 r  test_i/conv2D_0/inst/TX_last0_carry__5_i_9/O[0]
                         net (fo=6, routed)           0.589    10.751    test_i/conv2D_0/inst/TX_last0_carry__5_i_9_n_7
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.209    10.960 r  test_i/conv2D_0/inst/TX_last0_carry_i_70/O
                         net (fo=1, routed)           0.000    10.960    test_i/conv2D_0/inst/TX_last0_carry_i_70_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    11.362 r  test_i/conv2D_0/inst/TX_last0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.362    test_i/conv2D_0/inst/TX_last0_carry_i_30_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    11.599 r  test_i/conv2D_0/inst/TX_last0_carry_i_10/O[3]
                         net (fo=62, routed)          0.486    12.085    test_i/conv2D_0/inst/TX_last0_carry_i_10_n_4
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.222    12.307 r  test_i/conv2D_0/inst/TX_last0_carry_i_26/O
                         net (fo=1, routed)           0.000    12.307    test_i/conv2D_0/inst/TX_last0_carry_i_26_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.606 r  test_i/conv2D_0/inst/TX_last0_carry_i_9/CO[3]
                         net (fo=61, routed)          0.678    13.283    test_i/conv2D_0/inst/TX_last0_carry_i_9_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.097    13.380 r  test_i/conv2D_0/inst/TX_last0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.380    test_i/conv2D_0/inst/TX_last0_carry_i_6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.792 r  test_i/conv2D_0/inst/TX_last0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.792    test_i/conv2D_0/inst/TX_last0_carry_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.881 r  test_i/conv2D_0/inst/TX_last0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.881    test_i/conv2D_0/inst/TX_last0_carry__0_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.970 r  test_i/conv2D_0/inst/TX_last0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.970    test_i/conv2D_0/inst/TX_last0_carry__1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.059 r  test_i/conv2D_0/inst/TX_last0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.059    test_i/conv2D_0/inst/TX_last0_carry__2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.148 r  test_i/conv2D_0/inst/TX_last0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.148    test_i/conv2D_0/inst/TX_last0_carry__3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.237 r  test_i/conv2D_0/inst/TX_last0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.237    test_i/conv2D_0/inst/TX_last0_carry__4_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.326 r  test_i/conv2D_0/inst/TX_last0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.326    test_i/conv2D_0/inst/TX_last0_carry__5_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.485 r  test_i/conv2D_0/inst/TX_last0_carry__6/O[0]
                         net (fo=1, routed)           0.598    15.083    test_i/conv2D_0/inst/TX_last0[28]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.224    15.307 r  test_i/conv2D_0/inst/TX_last_carry__1_i_2/O
                         net (fo=1, routed)           0.000    15.307    test_i/conv2D_0/inst/TX_last_carry__1_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    15.735 f  test_i/conv2D_0/inst/TX_last_carry__1/CO[2]
                         net (fo=2, routed)           0.635    16.371    test_i/conv2D_0/inst/TX_last
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.237    16.608 f  test_i/conv2D_0/inst/M_AXIS_TLAST_INST_0/O
                         net (fo=2, routed)           0.331    16.939    test_i/conv2D_0/inst/M_AXIS_TLAST
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.097    17.036 r  test_i/conv2D_0/inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000    17.036    test_i/conv2D_0/inst/state[2]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.124    21.982    test_i/conv2D_0/inst/S_AXIS_ACLK
    SLICE_X32Y29         FDRE                                         r  test_i/conv2D_0/inst/state_reg[2]/C
                         clock pessimism              0.171    22.153    
                         clock uncertainty           -0.302    21.851    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.070    21.921    test_i/conv2D_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.921    
                         arrival time                         -17.036    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.673ns (10.161%)  route 5.950ns (89.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 22.088 - 20.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.233     2.175    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y67         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.361     2.536 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=52, routed)          3.319     5.855    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X30Y38         LUT5 (Prop_lut5_I2_O)        0.199     6.054 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=21, routed)          1.812     7.866    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.113     7.979 r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.820     8.798    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4_REGCEB_cooolgate_en_sig_16
    RAMB36_X0Y2          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.230    22.088    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.084    22.172    
                         clock uncertainty           -0.302    21.870    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.391    21.479    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         21.479    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.825ns  (required time - arrival time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.407ns (35.003%)  route 4.469ns (64.997%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 22.013 - 20.000 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.296     2.238    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X56Y59         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.341     2.579 f  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[19]/Q
                         net (fo=3, routed)           1.009     3.588    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[19]
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.097     3.685 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.685    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_i_3_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.097 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.097    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     4.320 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=32, routed)          1.311     5.631    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.279     5.910 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.312 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.312    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.549 f  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/O[3]
                         net (fo=2, routed)           0.785     7.334    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[7]
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.222     7.556 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8/O
                         net (fo=1, routed)           0.779     8.335    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_8_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.097     8.432 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.585     9.017    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_1
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.097     9.114 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.114    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO_n_12
    SLICE_X56Y60         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.154    22.013    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X56Y60         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.199    22.212    
                         clock uncertainty           -0.302    21.910    
    SLICE_X56Y60         FDRE (Setup_fdre_C_D)        0.030    21.940    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                 12.825    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 0.672ns (10.391%)  route 5.795ns (89.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 22.090 - 20.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.233     2.175    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y67         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.361     2.536 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=52, routed)          3.319     5.855    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X30Y38         LUT5 (Prop_lut5_I2_O)        0.199     6.054 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=21, routed)          1.816     7.870    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.112     7.982 r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.660     8.642    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17_REGCEB_cooolgate_en_sig_12
    RAMB36_X0Y1          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.232    22.090    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y1          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKBWRCLK
                         clock pessimism              0.084    22.174    
                         clock uncertainty           -0.302    21.872    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.375    21.497    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.963ns  (required time - arrival time)
  Source:                 test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_split_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.224ns (18.315%)  route 5.459ns (81.686%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 21.972 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.254     2.196    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X35Y50         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_split_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.313     2.509 f  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_split_state_reg/Q
                         net (fo=152, routed)         2.841     5.350    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/DI[0]
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.219     5.569 r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awready_INST_0/O
                         net (fo=7, routed)           0.340     5.909    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.253     6.162 r  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=77, routed)          0.916     7.078    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.245     7.323 r  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_i_3/O
                         net (fo=2, routed)           0.324     7.646    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_reg_1
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.097     7.743 f  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6/O
                         net (fo=2, routed)           0.590     8.334    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I4_O)        0.097     8.431 r  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1/O
                         net (fo=1, routed)           0.448     8.879    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_2
    SLICE_X35Y52         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.113    21.972    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X35Y52         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.198    22.170    
                         clock uncertainty           -0.302    21.868    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.026    21.842    test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                 12.963    

Slack (MET) :             13.001ns  (required time - arrival time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 0.657ns (10.184%)  route 5.795ns (89.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 22.084 - 20.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.233     2.175    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y67         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.361     2.536 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=52, routed)          3.319     5.855    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X30Y38         LUT5 (Prop_lut5_I2_O)        0.199     6.054 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=21, routed)          1.812     7.866    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X8Y21          LUT4 (Prop_lut4_I2_O)        0.097     7.963 r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.664     8.627    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13_REGCEB_cooolgate_en_sig_8
    RAMB36_X0Y3          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.226    22.084    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.084    22.168    
                         clock uncertainty           -0.302    21.866    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.238    21.628    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         21.628    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 13.001    

Slack (MET) :             13.049ns  (required time - arrival time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.671ns (10.845%)  route 5.516ns (89.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 22.017 - 20.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.233     2.175    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y67         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.361     2.536 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=52, routed)          3.319     5.855    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X30Y38         LUT5 (Prop_lut5_I2_O)        0.199     6.054 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=21, routed)          1.605     7.659    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X24Y21         LUT4 (Prop_lut4_I2_O)        0.111     7.770 r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.592     8.362    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5_REGCEB_cooolgate_en_sig_17
    RAMB36_X2Y3          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        1.159    22.017    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.084    22.101    
                         clock uncertainty           -0.302    21.799    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.388    21.411    test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 13.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.558     0.894    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y54         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.055     1.089    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X34Y54         SRL16E                                       r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.825     1.191    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y54         SRL16E                                       r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.024    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.364%)  route 0.149ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.562     0.898    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X38Y46         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/Q
                         net (fo=53, routed)          0.149     1.211    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/areset
    SLICE_X43Y50         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.825     1.191    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X43Y50         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_R)        -0.018     1.143    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.364%)  route 0.149ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.562     0.898    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X38Y46         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/Q
                         net (fo=53, routed)          0.149     1.211    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/areset
    SLICE_X43Y50         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.825     1.191    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X43Y50         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_R)        -0.018     1.143    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.364%)  route 0.149ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.562     0.898    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X38Y46         FDRE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/Q
                         net (fo=53, routed)          0.149     1.211    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/areset
    SLICE_X43Y50         FDSE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.825     1.191    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X43Y50         FDSE                                         r  test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDSE (Hold_fdse_C_S)        -0.018     1.143    test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_acceptance_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.558     0.894    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X34Y56         FDRE                                         r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.112     1.170    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[21]
    SLICE_X34Y55         SRL16E                                       r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.825     1.191    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y55         SRL16E                                       r  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.595     0.931    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y45         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][5]/Q
                         net (fo=1, routed)           0.056     1.114    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIC0
    SLICE_X18Y45         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.865     1.231    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X18Y45         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.034    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.596     0.932    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y48         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/Q
                         net (fo=1, routed)           0.127     1.200    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X20Y48         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.865     1.231    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y48         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.263     0.968    
    SLICE_X20Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.115    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.595     0.931    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y46         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.127     1.199    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X20Y46         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.864     1.230    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X20Y46         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.113    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.596     0.932    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y48         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][0]/Q
                         net (fo=1, routed)           0.127     1.200    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIB0
    SLICE_X20Y48         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.865     1.231    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y48         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.263     0.968    
    SLICE_X20Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.114    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.595     0.931    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y46         FDRE                                         r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/Q
                         net (fo=1, routed)           0.127     1.199    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIB0
    SLICE_X20Y46         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4732, routed)        0.864     1.230    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X20Y46         RAMD32                                       r  test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.113    test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X1Y9    test_i/conv2D_0/inst/genblk3[2].products_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X0Y8    test_i/conv2D_0/inst/genblk3[2].products_reg[1][2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         20.000      17.137     DSP48_X1Y6    test_i/conv2D_0/inst/genblk3[2].products_reg[2][2]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y9   test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y11  test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y12  test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y14  test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X1Y9   test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y10  test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X3Y6   test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X46Y51  test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



