5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always10.vcd -o always10.cdd -v always10.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always10.v 1 29 1
2 1 6 110015 17 1 100c 0 0 1 9 clock
2 2 6 90015 23 27 100a 1 0 1 26 2
2 3 7 60006 3 1 100c 0 0 1 9 a
2 4 7 20008 b 39 e 3 0
2 5 8 90009 1 1 1004 0 0 1 9 c
2 6 8 40004 0 1 1410 0 0 1 9 b
2 7 8 40009 1 38 16 5 6
2 8 24 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clock 3 830005 1 0 0 0 1 25 1102
1 a 4 30005 1 0 0 0 1 25 1102
1 b 4 30008 1 0 0 0 1 25 2
1 c 4 3000b 1 0 0 0 1 25 2
4 7 6 2 2
4 4 4 7 2
4 2 1 4 0
4 8 1 0 0
3 1 main.$u0 "main.$u0" always10.v 0 22 1
3 1 main.$u1 "main.$u1" always10.v 0 27 1
2 9 25 9000c 1 0 21004 0 0 1 16 0
2 10 25 10005 0 1 1410 0 0 1 9 clock
2 11 25 1000c 1 37 16 9 10
2 12 26 b000b 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 13 26 9000c 2d 2c 900a 12 0 32 26 aa aa aa aa aa aa aa aa
2 14 26 17001b 16 1 101c 0 0 1 9 clock
2 15 26 160016 16 1b 102c 14 0 1 26 1102
2 16 26 e0012 0 1 1410 0 0 1 9 clock
2 17 26 e001b 16 37 3e 15 16
4 17 6 13 13
4 13 0 17 0
4 11 11 13 13
