TRACE::2022-07-22.14:14:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-22.14:14:37::SCWPlatform::Opened new HwDB with name DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-22.14:14:37::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper"
		}]
}
TRACE::2022-07-22.14:14:37::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-22.14:14:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-22.14:14:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-22.14:14:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:37::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-22.14:14:37::SCWPlatform::Generating the sources  .
TRACE::2022-07-22.14:14:37::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-22.14:14:37::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:37::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:37::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2022-07-22.14:14:37::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:37::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-22.14:14:37::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-22.14:14:37::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-22.14:14:37::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-22.14:14:46::SCWPlatform::Generating sources Done.
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2022-07-22.14:14:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_5
TRACE::2022-07-22.14:14:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-22.14:14:46::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-22.14:14:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-22.14:14:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-22.14:14:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:46::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-22.14:14:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-22.14:14:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-22.14:14:46::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-22.14:14:46::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_6
TRACE::2022-07-22.14:14:48::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-22.14:14:48::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-22.14:14:48::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-07-22.14:14:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-22.14:14:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-22.14:14:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-22.14:14:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-22.14:14:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-07-22.14:14:48::SCWSystem::Not a boot domain 
LOG::2022-07-22.14:14:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:14:48::SCWDomain::Generating domain artifcats
TRACE::2022-07-22.14:14:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-07-22.14:14:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-22.14:14:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-22.14:14:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-22.14:14:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:14:48::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying to export directory.
TRACE::2022-07-22.14:14:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-22.14:14:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-22.14:14:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-22.14:14:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-07-22.14:14:48::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-07-22.14:14:48::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWPlatform::Started preparing the platform 
TRACE::2022-07-22.14:14:48::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWSystem::dir created 
TRACE::2022-07-22.14:14:48::SCWSystem::Writing the bif 
TRACE::2022-07-22.14:14:48::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-22.14:14:48::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-22.14:14:48::SCWPlatform::Completed generating the platform
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-22.14:14:48::SCWPlatform::updated the xpfm file.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-22.14:14:48::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-22.14:14:48::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-07-22.14:14:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:14:48::SCWDomain::Generating domain artifcats
TRACE::2022-07-22.14:14:48::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-07-22.14:14:48::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-22.14:14:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-22.14:14:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-22.14:14:48::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:14:48::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-22.14:14:48::SCWMssOS::Copying to export directory.
TRACE::2022-07-22.14:14:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-22.14:14:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-22.14:14:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-22.14:14:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-07-22.14:14:48::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-07-22.14:14:48::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWPlatform::Started preparing the platform 
TRACE::2022-07-22.14:14:48::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-07-22.14:14:48::SCWSystem::dir created 
TRACE::2022-07-22.14:14:48::SCWSystem::Writing the bif 
TRACE::2022-07-22.14:14:48::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-22.14:14:48::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-22.14:14:48::SCWPlatform::Completed generating the platform
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:14:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:14:48::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:14:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:14:48::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:14:48::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:14:48::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:14:48::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-22.14:14:48::SCWPlatform::updated the xpfm file.
LOG::2022-07-22.14:15:29::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-07-22.14:15:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-22.14:15:29::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-07-22.14:15:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-22.14:15:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-22.14:15:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-22.14:15:29::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-22.14:15:29::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:29::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:29::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:29::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:29::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:29::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:29::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:29::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:29::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:29::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-22.14:15:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-22.14:15:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-22.14:15:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-22.14:15:29::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-07-22.14:15:29::SCWBDomain::bsp'

TRACE::2022-07-22.14:15:29::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-22.14:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.14:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-22.14:15:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-22.14:15:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.14:15:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-22.14:15:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-22.14:15:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-22.14:15:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-22.14:15:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-22.14:15:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.14:15:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.14:15:30::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-22.14:15:31::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-22.14:15:31::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-22.14:15:31::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-22.14:15:31::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-22.14:15:31::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-22.14:15:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-22.14:15:31::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.14:15:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.14:15:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.14:15:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-22.14:15:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-22.14:15:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.14:15:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.14:15:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:32::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.14:15:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.14:15:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-22.14:15:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-22.14:15:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.14:15:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-22.14:15:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-22.14:15:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.14:15:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.14:15:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.14:15:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.14:15:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:34::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.14:15:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-22.14:15:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:36::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-22.14:15:36::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-22.14:15:36::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-22.14:15:36::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-22.14:15:36::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-22.14:15:36::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-22.14:15:36::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-22.14:15:36::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-07-22.14:15:36::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-07-22.14:15:36::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-07-22.14:15:36::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-07-22.14:15:36::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-07-22.14:15:36::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-07-22.14:15:36::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-07-22.14:15:36::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-07-22.14:15:36::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-07-22.14:15:36::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-07-22.14:15:36::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-07-22.14:15:36::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-07-22.14:15:36::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-07-22.14:15:36::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-07-22.14:15:36::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-07-22.14:15:36::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-07-22.14:15:36::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-07-22.14:15:36::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-07-22.14:15:36::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-07-22.14:15:36::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-07-22.14:15:36::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-07-22.14:15:36::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-07-22.14:15:36::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-07-22.14:15:36::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-07-22.14:15:36::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-07-22.14:15:36::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-22.14:15:36::SCWBDomain::'Finished building libraries'

TRACE::2022-07-22.14:15:36::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-07-22.14:15:36::SCWBDomain::sp'

TRACE::2022-07-22.14:15:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-22.14:15:36::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-22.14:15:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-22.14:15:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-22.14:15:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-22.14:15:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-22.14:15:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-22.14:15:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-22.14:15:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-22.14:15:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-22.14:15:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-22.14:15:37::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-22.14:15:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-22.14:15:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-22.14:15:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-22.14:15:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-22.14:15:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-22.14:15:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-22.14:15:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-22.14:15:38::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-22.14:15:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-22.14:15:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-22.14:15:38::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-22.14:15:38::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-22.14:15:38::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-22.14:15:38::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-22.14:15:38::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-22.14:15:38::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-07-22.14:15:38::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-22.14:15:38::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-07-22.14:15:38::SCWSystem::Not a boot domain 
LOG::2022-07-22.14:15:38::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:15:38::SCWDomain::Generating domain artifcats
TRACE::2022-07-22.14:15:38::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-22.14:15:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-07-22.14:15:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-07-22.14:15:38::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-22.14:15:38::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:38::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:38::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:38::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:38::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:38::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:38::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:38::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:38::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:38::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-22.14:15:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-22.14:15:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-22.14:15:38::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-07-22.14:15:38::SCWMssOS::doing bsp build ... 
TRACE::2022-07-22.14:15:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-07-22.14:15:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-22.14:15:38::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-22.14:15:38::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-22.14:15:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-22.14:15:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-22.14:15:38::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-22.14:15:38::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-22.14:15:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-22.14:15:38::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.14:15:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.14:15:38::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.14:15:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.14:15:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.14:15:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-22.14:15:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-22.14:15:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.14:15:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.14:15:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.14:15:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.14:15:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.14:15:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-22.14:15:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-22.14:15:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.14:15:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.14:15:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.14:15:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-22.14:15:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-22.14:15:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.14:15:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.14:15:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.14:15:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.14:15:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.14:15:41::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.14:15:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.14:15:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.14:15:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.14:15:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.14:15:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.14:15:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.14:15:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-22.14:15:43::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-22.14:15:43::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-22.14:15:43::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-07-22.14:15:43::SCWMssOS::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-07-22.14:15:43::SCWMssOS::rtexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/
TRACE::2022-07-22.14:15:43::SCWMssOS::xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0
TRACE::2022-07-22.14:15:43::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortex
TRACE::2022-07-22.14:15:43::SCWMssOS::a9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_
TRACE::2022-07-22.14:15:43::SCWMssOS::0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuar
TRACE::2022-07-22.14:15:43::SCWMssOS::tps_options.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps
TRACE::2022-07-22.14:15:43::SCWMssOS::.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xqspips_g
TRACE::2022-07-22.14:15:43::SCWMssOS::.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_corte
TRACE::2022-07-22.14:15:43::SCWMssOS::xa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/li
TRACE::2022-07-22.14:15:43::SCWMssOS::b/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/l
TRACE::2022-07-22.14:15:43::SCWMssOS::ib/usleep.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/li
TRACE::2022-07-22.14:15:43::SCWMssOS::b/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/l
TRACE::2022-07-22.14:15:43::SCWMssOS::ib/xil_sleeptimer.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0
TRACE::2022-07-22.14:15:43::SCWMssOS::/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/read.o ps7_cortex
TRACE::2022-07-22.14:15:43::SCWMssOS::a9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-07-22.14:15:43::SCWMssOS::xa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/asm_vectors.o ps7_co
TRACE::2022-07-22.14:15:43::SCWMssOS::rtexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cor
TRACE::2022-07-22.14:15:43::SCWMssOS::texa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortex
TRACE::2022-07-22.14:15:43::SCWMssOS::a9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-07-22.14:15:43::SCWMssOS::9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/
TRACE::2022-07-22.14:15:43::SCWMssOS::xusbps_sinit.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_c
TRACE::2022-07-22.14:15:43::SCWMssOS::ortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/er
TRACE::2022-07-22.14:15:43::SCWMssOS::rno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2022-07-22.14:15:43::SCWMssOS::_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clockin
TRACE::2022-07-22.14:15:43::SCWMssOS::g.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps
TRACE::2022-07-22.14:15:43::SCWMssOS::7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7
TRACE::2022-07-22.14:15:43::SCWMssOS::_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xil_spinlock.o 
TRACE::2022-07-22.14:15:43::SCWMssOS::ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-22.14:15:43::SCWMssOS::'Finished building libraries'

TRACE::2022-07-22.14:15:44::SCWMssOS::Copying to export directory.
TRACE::2022-07-22.14:15:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-22.14:15:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-22.14:15:45::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-07-22.14:15:45::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-07-22.14:15:45::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-07-22.14:15:45::SCWPlatform::Started preparing the platform 
TRACE::2022-07-22.14:15:45::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-07-22.14:15:45::SCWSystem::dir created 
TRACE::2022-07-22.14:15:45::SCWSystem::Writing the bif 
TRACE::2022-07-22.14:15:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-22.14:15:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-22.14:15:45::SCWPlatform::Completed generating the platform
TRACE::2022-07-22.14:15:45::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:15:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:15:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:15:45::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.14:15:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.14:15:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-22.14:15:45::SCWPlatform::updated the xpfm file.
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-22.14:15:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-22.14:15:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.14:15:45::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Opened existing hwdb DDR_wrapper_3
TRACE::2022-07-22.14:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.14:15:45::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-22.14:15:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-22.14:15:45::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:43::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:43::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:43::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:43::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:43::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened new HwDB with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWReader::Active system found as  DDR_write_to_file_wrapper
TRACE::2022-07-23.17:52:46::SCWReader::Handling sysconfig DDR_write_to_file_wrapper
TRACE::2022-07-23.17:52:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-23.17:52:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-23.17:52:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-23.17:52:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_5
TRACE::2022-07-23.17:52:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-23.17:52:46::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-23.17:52:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.17:52:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.17:52:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.17:52:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-23.17:52:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWReader::No isolation master present  
TRACE::2022-07-23.17:52:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-23.17:52:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-23.17:52:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_6
TRACE::2022-07-23.17:52:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-23.17:52:46::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.17:52:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.17:52:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.17:52:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-23.17:52:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWReader::No isolation master present  
LOG::2022-07-23.17:52:46::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-07-23.17:52:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-23.17:52:46::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-07-23.17:52:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-23.17:52:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-23.17:52:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-23.17:52:46::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:46::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:46::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-23.17:52:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-23.17:52:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-23.17:52:46::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-23.17:52:46::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-07-23.17:52:46::SCWBDomain::bsp'

TRACE::2022-07-23.17:52:46::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-23.17:52:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.17:52:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.17:52:46::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.17:52:46::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.17:52:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.17:52:46::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.17:52:46::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.17:52:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.17:52:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.17:52:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.17:52:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.17:52:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.17:52:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.17:52:47::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:48::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-23.17:52:48::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.17:52:48::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.17:52:48::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.17:52:48::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.17:52:48::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:48::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.17:52:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:48::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.17:52:49::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.17:52:49::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:49::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.17:52:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.17:52:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:49::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-23.17:52:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-23.17:52:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.17:52:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.17:52:49::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:49::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:49::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.17:52:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.17:52:49::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:49::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:49::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.17:52:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.17:52:49::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:49::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.17:52:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:49::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-23.17:52:49::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-23.17:52:49::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-23.17:52:49::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-23.17:52:49::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-23.17:52:49::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-23.17:52:49::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-23.17:52:49::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-07-23.17:52:49::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-07-23.17:52:49::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-07-23.17:52:49::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-07-23.17:52:49::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-07-23.17:52:49::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-07-23.17:52:49::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-07-23.17:52:49::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-07-23.17:52:49::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-07-23.17:52:49::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-07-23.17:52:49::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-07-23.17:52:49::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-07-23.17:52:49::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-07-23.17:52:49::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-07-23.17:52:49::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-07-23.17:52:49::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-07-23.17:52:49::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-07-23.17:52:49::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-07-23.17:52:49::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-07-23.17:52:49::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-07-23.17:52:49::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-07-23.17:52:49::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-07-23.17:52:49::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-07-23.17:52:49::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-07-23.17:52:49::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-07-23.17:52:49::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-23.17:52:50::SCWBDomain::'Finished building libraries'

TRACE::2022-07-23.17:52:50::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-07-23.17:52:50::SCWBDomain::sp'

TRACE::2022-07-23.17:52:50::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-23.17:52:50::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-23.17:52:50::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-23.17:52:50::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-07-23.17:52:50::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-23.17:52:50::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-07-23.17:52:50::SCWSystem::Not a boot domain 
LOG::2022-07-23.17:52:50::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-07-23.17:52:50::SCWDomain::Generating domain artifcats
TRACE::2022-07-23.17:52:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-23.17:52:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-07-23.17:52:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-07-23.17:52:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-23.17:52:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:50::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:50::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:50::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:50::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-23.17:52:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-23.17:52:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-23.17:52:50::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-07-23.17:52:50::SCWMssOS::doing bsp build ... 
TRACE::2022-07-23.17:52:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-07-23.17:52:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-23.17:52:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-23.17:52:50::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.17:52:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.17:52:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.17:52:50::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.17:52:50::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.17:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.17:52:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.17:52:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.17:52:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.17:52:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.17:52:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.17:52:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-23.17:52:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-23.17:52:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.17:52:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.17:52:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.17:52:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.17:52:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.17:52:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.17:52:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.17:52:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.17:52:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.17:52:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.17:52:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.17:52:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.17:52:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.17:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.17:52:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.17:52:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.17:52:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-23.17:52:52::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-23.17:52:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-23.17:52:52::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-23.17:52:52::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-23.17:52:52::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-23.17:52:52::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-23.17:52:52::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-23.17:52:52::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-23.17:52:52::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-23.17:52:52::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-23.17:52:52::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-23.17:52:52::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-23.17:52:52::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-23.17:52:52::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-23.17:52:52::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-23.17:52:52::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-23.17:52:52::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-23.17:52:52::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-23.17:52:52::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-23.17:52:52::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-23.17:52:52::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-23.17:52:52::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-23.17:52:52::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-23.17:52:52::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-23.17:52:52::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-23.17:52:52::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-07-23.17:52:52::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-07-23.17:52:52::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-07-23.17:52:52::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-07-23.17:52:52::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-07-23.17:52:52::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-07-23.17:52:52::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-23.17:52:52::SCWMssOS::'Finished building libraries'

TRACE::2022-07-23.17:52:53::SCWMssOS::Copying to export directory.
TRACE::2022-07-23.17:52:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-23.17:52:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-23.17:52:53::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-07-23.17:52:53::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-07-23.17:52:53::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-07-23.17:52:53::SCWPlatform::Started preparing the platform 
TRACE::2022-07-23.17:52:53::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-07-23.17:52:53::SCWSystem::dir created 
TRACE::2022-07-23.17:52:53::SCWSystem::Writing the bif 
TRACE::2022-07-23.17:52:53::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-23.17:52:53::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-23.17:52:53::SCWPlatform::Completed generating the platform
TRACE::2022-07-23.17:52:53::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.17:52:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.17:52:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.17:52:53::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.17:52:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.17:52:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.17:52:53::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:53::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:53::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:53::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:53::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:53::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:53::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:53::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:53::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:53::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:53::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:53::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-23.17:52:53::SCWPlatform::updated the xpfm file.
TRACE::2022-07-23.17:52:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.17:52:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.17:52:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.17:52:54::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_4
TRACE::2022-07-23.17:52:54::SCWPlatform::Opened existing hwdb DDR_wrapper_4
TRACE::2022-07-23.17:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.17:52:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.17:52:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.17:52:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:25::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:25::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:25::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:25::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:25::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened new HwDB with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWReader::Active system found as  DDR_write_to_file_wrapper
TRACE::2022-07-23.18:01:28::SCWReader::Handling sysconfig DDR_write_to_file_wrapper
TRACE::2022-07-23.18:01:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-23.18:01:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-23.18:01:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||

TRACE::2022-07-23.18:01:28::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_5
TRACE::2022-07-23.18:01:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-23.18:01:28::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-23.18:01:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.18:01:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.18:01:28::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.18:01:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-23.18:01:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWReader::No isolation master present  
TRACE::2022-07-23.18:01:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-23.18:01:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-23.18:01:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_6
TRACE::2022-07-23.18:01:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-23.18:01:28::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.18:01:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.18:01:28::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.18:01:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-23.18:01:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWReader::No isolation master present  
LOG::2022-07-23.18:01:28::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-07-23.18:01:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-23.18:01:28::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-07-23.18:01:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-23.18:01:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-23.18:01:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-23.18:01:28::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:28::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:28::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-23.18:01:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-23.18:01:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-23.18:01:28::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-23.18:01:28::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-07-23.18:01:28::SCWBDomain::bsp'

TRACE::2022-07-23.18:01:28::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-23.18:01:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.18:01:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.18:01:28::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.18:01:28::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.18:01:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.18:01:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.18:01:29::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.18:01:29::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.18:01:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.18:01:29::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.18:01:29::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:30::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-23.18:01:30::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.18:01:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.18:01:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.18:01:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.18:01:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.18:01:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.18:01:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.18:01:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.18:01:30::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-23.18:01:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-23.18:01:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-23.18:01:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.18:01:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.18:01:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:31::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:31::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.18:01:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.18:01:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:31::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.18:01:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.18:01:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:31::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-23.18:01:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:31::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:31::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-23.18:01:31::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-23.18:01:31::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-23.18:01:31::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-23.18:01:31::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-23.18:01:31::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-23.18:01:31::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-23.18:01:31::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-07-23.18:01:31::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-07-23.18:01:31::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-07-23.18:01:31::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-07-23.18:01:31::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-07-23.18:01:31::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-07-23.18:01:31::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-07-23.18:01:31::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-07-23.18:01:31::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-07-23.18:01:31::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-07-23.18:01:31::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-07-23.18:01:31::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-07-23.18:01:31::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-07-23.18:01:31::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-07-23.18:01:31::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-07-23.18:01:31::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-07-23.18:01:31::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-07-23.18:01:31::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-07-23.18:01:31::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-07-23.18:01:31::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-07-23.18:01:31::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-07-23.18:01:31::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-07-23.18:01:31::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-07-23.18:01:31::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-07-23.18:01:31::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-07-23.18:01:31::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-23.18:01:31::SCWBDomain::'Finished building libraries'

TRACE::2022-07-23.18:01:31::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-07-23.18:01:31::SCWBDomain::sp'

TRACE::2022-07-23.18:01:31::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-23.18:01:31::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-23.18:01:31::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-23.18:01:31::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-07-23.18:01:31::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-23.18:01:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-07-23.18:01:31::SCWSystem::Not a boot domain 
LOG::2022-07-23.18:01:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-07-23.18:01:32::SCWDomain::Generating domain artifcats
TRACE::2022-07-23.18:01:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-23.18:01:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-07-23.18:01:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-07-23.18:01:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-23.18:01:32::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:32::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:32::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:32::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:32::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:32::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:32::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:32::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:32::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:32::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-07-23.18:01:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-23.18:01:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-23.18:01:32::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-07-23.18:01:32::SCWMssOS::doing bsp build ... 
TRACE::2022-07-23.18:01:32::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-07-23.18:01:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-23.18:01:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-23.18:01:32::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-23.18:01:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-23.18:01:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-23.18:01:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-23.18:01:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-23.18:01:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-23.18:01:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.18:01:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.18:01:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-23.18:01:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-23.18:01:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-23.18:01:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-23.18:01:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-23.18:01:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-23.18:01:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:32::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:32::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.18:01:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.18:01:32::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-23.18:01:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-23.18:01:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:32::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-23.18:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-23.18:01:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-23.18:01:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-23.18:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-23.18:01:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-23.18:01:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-23.18:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-23.18:01:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-23.18:01:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-23.18:01:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-23.18:01:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-23.18:01:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-23.18:01:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-23.18:01:33::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-23.18:01:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-23.18:01:33::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-07-23.18:01:33::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-07-23.18:01:33::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-07-23.18:01:33::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-07-23.18:01:33::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-07-23.18:01:33::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-07-23.18:01:33::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-07-23.18:01:33::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-07-23.18:01:33::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-07-23.18:01:33::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-07-23.18:01:33::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-07-23.18:01:33::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-07-23.18:01:33::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-07-23.18:01:33::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-07-23.18:01:33::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-07-23.18:01:33::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-07-23.18:01:33::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-07-23.18:01:33::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-07-23.18:01:33::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-23.18:01:33::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-07-23.18:01:33::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-07-23.18:01:33::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-07-23.18:01:33::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-07-23.18:01:33::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-07-23.18:01:33::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-07-23.18:01:33::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-07-23.18:01:33::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-07-23.18:01:33::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-07-23.18:01:33::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-07-23.18:01:33::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-07-23.18:01:33::SCWMssOS::'Finished building libraries'

TRACE::2022-07-23.18:01:33::SCWMssOS::Copying to export directory.
TRACE::2022-07-23.18:01:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-23.18:01:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-23.18:01:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-07-23.18:01:34::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-07-23.18:01:34::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-07-23.18:01:34::SCWPlatform::Started preparing the platform 
TRACE::2022-07-23.18:01:34::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-07-23.18:01:34::SCWSystem::dir created 
TRACE::2022-07-23.18:01:34::SCWSystem::Writing the bif 
TRACE::2022-07-23.18:01:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-23.18:01:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-23.18:01:34::SCWPlatform::Completed generating the platform
TRACE::2022-07-23.18:01:34::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.18:01:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.18:01:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.18:01:34::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-23.18:01:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-23.18:01:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:34::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:34::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-23.18:01:34::SCWPlatform::updated the xpfm file.
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-07-23.18:01:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-07-23.18:01:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-23.18:01:34::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Opened existing hwdb DDR_wrapper_1
TRACE::2022-07-23.18:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-23.18:01:34::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-07-23.18:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-07-23.18:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:00::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:00::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:00::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:00::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:00::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened new HwDB with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWReader::Active system found as  DDR_write_to_file_wrapper
TRACE::2022-08-01.17:22:03::SCWReader::Handling sysconfig DDR_write_to_file_wrapper
TRACE::2022-08-01.17:22:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-01.17:22:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-01.17:22:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-01.17:22:03::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-08-01.17:22:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-01.17:22:03::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-08-01.17:22:03::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-01.17:22:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-01.17:22:03::SCWMssOS::Commit changes completed.
TRACE::2022-08-01.17:22:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-01.17:22:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWReader::No isolation master present  
TRACE::2022-08-01.17:22:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-01.17:22:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-01.17:22:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-08-01.17:22:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-01.17:22:03::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-01.17:22:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-01.17:22:03::SCWMssOS::Commit changes completed.
TRACE::2022-08-01.17:22:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-01.17:22:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWReader::No isolation master present  
LOG::2022-08-01.17:22:03::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-01.17:22:03::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-08-01.17:22:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-08-01.17:22:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-08-01.17:22:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-01.17:22:03::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:03::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:03::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:03::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:03::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:03::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-01.17:22:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-01.17:22:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-01.17:22:03::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-08-01.17:22:03::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-08-01.17:22:03::SCWBDomain::bsp'

TRACE::2022-08-01.17:22:03::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-01.17:22:03::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-01.17:22:03::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-01.17:22:03::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-01.17:22:03::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-01.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:03::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-01.17:22:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-01.17:22:04::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-01.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-01.17:22:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-01.17:22:04::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-01.17:22:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:05::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-08-01.17:22:05::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-01.17:22:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-01.17:22:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-01.17:22:06::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-01.17:22:06::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-01.17:22:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-01.17:22:06::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-01.17:22:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-01.17:22:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-01.17:22:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-01.17:22:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-01.17:22:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-01.17:22:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-01.17:22:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-01.17:22:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-01.17:22:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-01.17:22:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-01.17:22:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:07::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-08-01.17:22:07::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-01.17:22:07::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-01.17:22:07::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-01.17:22:07::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-01.17:22:07::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-01.17:22:07::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-01.17:22:07::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-08-01.17:22:07::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-08-01.17:22:07::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-08-01.17:22:07::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-08-01.17:22:07::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-08-01.17:22:07::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-08-01.17:22:07::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-08-01.17:22:07::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-08-01.17:22:07::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-08-01.17:22:07::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-08-01.17:22:07::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-08-01.17:22:07::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-08-01.17:22:07::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-08-01.17:22:07::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-08-01.17:22:07::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-08-01.17:22:07::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-08-01.17:22:07::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-08-01.17:22:07::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-08-01.17:22:07::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-08-01.17:22:07::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-08-01.17:22:07::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-08-01.17:22:07::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-01.17:22:07::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-01.17:22:07::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-01.17:22:07::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-01.17:22:07::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-01.17:22:07::SCWBDomain::'Finished building libraries'

TRACE::2022-08-01.17:22:07::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-08-01.17:22:07::SCWBDomain::sp'

TRACE::2022-08-01.17:22:07::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-08-01.17:22:07::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-08-01.17:22:07::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-08-01.17:22:07::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-08-01.17:22:07::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-08-01.17:22:08::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-08-01.17:22:08::SCWSystem::Not a boot domain 
LOG::2022-08-01.17:22:08::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-01.17:22:08::SCWDomain::Generating domain artifcats
TRACE::2022-08-01.17:22:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-01.17:22:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-08-01.17:22:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-01.17:22:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-01.17:22:08::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:08::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:08::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:08::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:08::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:08::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:08::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:08::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:08::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:08::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-01.17:22:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-01.17:22:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-01.17:22:08::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-08-01.17:22:08::SCWMssOS::doing bsp build ... 
TRACE::2022-08-01.17:22:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-08-01.17:22:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-01.17:22:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-08-01.17:22:08::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-01.17:22:08::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-01.17:22:08::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-01.17:22:08::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-01.17:22:08::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-01.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-01.17:22:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-01.17:22:09::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-01.17:22:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-01.17:22:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-01.17:22:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-01.17:22:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-01.17:22:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-01.17:22:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-01.17:22:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-01.17:22:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-01.17:22:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-01.17:22:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-01.17:22:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-01.17:22:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-01.17:22:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-01.17:22:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-01.17:22:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-01.17:22:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-01.17:22:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-01.17:22:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-01.17:22:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-01.17:22:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-01.17:22:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-01.17:22:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-08-01.17:22:10::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-01.17:22:10::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-01.17:22:10::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-01.17:22:10::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-01.17:22:10::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-01.17:22:10::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-01.17:22:10::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-08-01.17:22:10::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-08-01.17:22:10::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-08-01.17:22:10::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-08-01.17:22:10::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-08-01.17:22:10::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-08-01.17:22:10::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-08-01.17:22:10::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-08-01.17:22:10::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-08-01.17:22:10::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-08-01.17:22:10::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-08-01.17:22:10::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-08-01.17:22:10::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-08-01.17:22:10::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-08-01.17:22:10::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-08-01.17:22:10::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-08-01.17:22:10::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-08-01.17:22:10::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-08-01.17:22:10::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-08-01.17:22:10::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-08-01.17:22:10::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-08-01.17:22:10::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-01.17:22:10::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-01.17:22:10::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-01.17:22:10::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-01.17:22:10::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-01.17:22:10::SCWMssOS::'Finished building libraries'

TRACE::2022-08-01.17:22:11::SCWMssOS::Copying to export directory.
TRACE::2022-08-01.17:22:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-01.17:22:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-01.17:22:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-01.17:22:11::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-08-01.17:22:11::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-08-01.17:22:11::SCWPlatform::Started preparing the platform 
TRACE::2022-08-01.17:22:11::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-08-01.17:22:11::SCWSystem::dir created 
TRACE::2022-08-01.17:22:11::SCWSystem::Writing the bif 
TRACE::2022-08-01.17:22:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-01.17:22:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-01.17:22:12::SCWPlatform::Completed generating the platform
TRACE::2022-08-01.17:22:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-01.17:22:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-01.17:22:12::SCWMssOS::Commit changes completed.
TRACE::2022-08-01.17:22:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-01.17:22:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-01.17:22:12::SCWMssOS::Commit changes completed.
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-01.17:22:12::SCWPlatform::updated the xpfm file.
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-01.17:22:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-01.17:22:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-01.17:22:12::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Opened existing hwdb DDR_wrapper
TRACE::2022-08-01.17:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-01.17:22:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-01.17:22:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-01.17:22:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened new HwDB with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWReader::Active system found as  DDR_write_to_file_wrapper
TRACE::2022-08-04.17:24:57::SCWReader::Handling sysconfig DDR_write_to_file_wrapper
TRACE::2022-08-04.17:24:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-04.17:24:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-04.17:24:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-08-04.17:24:57::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_7
TRACE::2022-08-04.17:24:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-04.17:24:57::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-08-04.17:24:57::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-04.17:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-04.17:24:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-04.17:24:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-04.17:24:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWReader::No isolation master present  
TRACE::2022-08-04.17:24:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-04.17:24:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-04.17:24:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_8
TRACE::2022-08-04.17:24:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-04.17:24:57::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-04.17:24:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-04.17:24:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-04.17:24:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-04.17:24:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWReader::No isolation master present  
LOG::2022-08-04.17:24:57::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-08-04.17:24:57::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-04.17:24:57::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-08-04.17:24:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-08-04.17:24:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-08-04.17:24:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-04.17:24:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:24:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:24:57::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:24:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:24:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:24:57::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-04.17:24:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-04.17:24:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-04.17:24:57::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-08-04.17:24:57::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-08-04.17:24:57::SCWBDomain::bsp'

TRACE::2022-08-04.17:24:57::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-04.17:24:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-04.17:24:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-04.17:24:57::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-04.17:24:57::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:24:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:24:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-04.17:24:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-04.17:24:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-04.17:24:58::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-04.17:24:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-04.17:24:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:24:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:24:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-04.17:24:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-08-04.17:24:59::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-04.17:24:59::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-04.17:24:59::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-04.17:24:59::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-04.17:24:59::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:24:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:24:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-04.17:24:59::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-04.17:24:59::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-04.17:24:59::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-04.17:24:59::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:24:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:24:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:24:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:24:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-04.17:24:59::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-04.17:24:59::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-04.17:24:59::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-04.17:24:59::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:24:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:24:59::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:24:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:24:59::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-04.17:24:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-04.17:24:59::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-04.17:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:24:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:24:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:00::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:25:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:25:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-04.17:25:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-04.17:25:00::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:00::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:00::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-04.17:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:00::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:00::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-08-04.17:25:00::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-04.17:25:00::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-04.17:25:00::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-04.17:25:00::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-04.17:25:00::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-04.17:25:00::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-04.17:25:00::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-08-04.17:25:00::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-08-04.17:25:00::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-08-04.17:25:00::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-08-04.17:25:00::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-08-04.17:25:00::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-08-04.17:25:00::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-08-04.17:25:00::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-08-04.17:25:00::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-08-04.17:25:00::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-08-04.17:25:00::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-08-04.17:25:00::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-08-04.17:25:00::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-08-04.17:25:00::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-08-04.17:25:00::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-08-04.17:25:00::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-08-04.17:25:00::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-08-04.17:25:00::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-08-04.17:25:00::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-08-04.17:25:00::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-08-04.17:25:00::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-08-04.17:25:00::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-04.17:25:00::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-04.17:25:00::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-04.17:25:00::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-04.17:25:00::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-04.17:25:00::SCWBDomain::'Finished building libraries'

TRACE::2022-08-04.17:25:00::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-08-04.17:25:00::SCWBDomain::sp'

TRACE::2022-08-04.17:25:01::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-08-04.17:25:01::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-08-04.17:25:01::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-08-04.17:25:01::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-08-04.17:25:01::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-08-04.17:25:01::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-08-04.17:25:01::SCWSystem::Not a boot domain 
LOG::2022-08-04.17:25:01::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-04.17:25:01::SCWDomain::Generating domain artifcats
TRACE::2022-08-04.17:25:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-04.17:25:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-08-04.17:25:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-04.17:25:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-04.17:25:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:25:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:25:01::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:25:01::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:25:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:25:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:01::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-04.17:25:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-04.17:25:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-04.17:25:01::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-08-04.17:25:01::SCWMssOS::doing bsp build ... 
TRACE::2022-08-04.17:25:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-08-04.17:25:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-04.17:25:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-08-04.17:25:01::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-04.17:25:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-04.17:25:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-04.17:25:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-04.17:25:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:25:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:25:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:25:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:25:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:25:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:25:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-04.17:25:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-04.17:25:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:25:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:25:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-04.17:25:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-04.17:25:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:25:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:25:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:25:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:25:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-04.17:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-04.17:25:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-04.17:25:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-04.17:25:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-04.17:25:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-04.17:25:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-04.17:25:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-04.17:25:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-04.17:25:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-04.17:25:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-04.17:25:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-04.17:25:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-04.17:25:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-04.17:25:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-04.17:25:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-04.17:25:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-04.17:25:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-04.17:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-04.17:25:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-04.17:25:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-04.17:25:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-08-04.17:25:02::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-04.17:25:02::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-04.17:25:02::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-04.17:25:02::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-04.17:25:02::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-04.17:25:02::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-04.17:25:02::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-08-04.17:25:02::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-08-04.17:25:02::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-08-04.17:25:02::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-08-04.17:25:02::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-08-04.17:25:02::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-08-04.17:25:02::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-08-04.17:25:02::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-08-04.17:25:02::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-08-04.17:25:02::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-08-04.17:25:02::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-08-04.17:25:02::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-08-04.17:25:02::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-08-04.17:25:02::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-08-04.17:25:02::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-08-04.17:25:02::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-08-04.17:25:02::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-08-04.17:25:02::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-08-04.17:25:02::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-08-04.17:25:02::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-08-04.17:25:02::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-08-04.17:25:02::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-04.17:25:02::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-04.17:25:02::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-04.17:25:02::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-04.17:25:02::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-04.17:25:03::SCWMssOS::'Finished building libraries'

TRACE::2022-08-04.17:25:03::SCWMssOS::Copying to export directory.
TRACE::2022-08-04.17:25:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-04.17:25:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-04.17:25:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-04.17:25:04::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-08-04.17:25:04::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-08-04.17:25:04::SCWPlatform::Started preparing the platform 
TRACE::2022-08-04.17:25:04::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-08-04.17:25:04::SCWSystem::dir created 
TRACE::2022-08-04.17:25:04::SCWSystem::Writing the bif 
TRACE::2022-08-04.17:25:04::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-04.17:25:04::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-04.17:25:04::SCWPlatform::Completed generating the platform
TRACE::2022-08-04.17:25:04::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-04.17:25:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-04.17:25:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-04.17:25:04::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-04.17:25:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-04.17:25:04::SCWMssOS::Commit changes completed.
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:25:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:25:04::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:25:04::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:25:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:25:04::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:25:04::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-04.17:25:04::SCWPlatform::updated the xpfm file.
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-04.17:25:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-04.17:25:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-04.17:25:04::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-04.17:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-04.17:25:04::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-04.17:25:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-04.17:25:04::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:32::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:32::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:32::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:32::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:32::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened new HwDB with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWReader::Active system found as  DDR_write_to_file_wrapper
TRACE::2022-08-07.17:39:35::SCWReader::Handling sysconfig DDR_write_to_file_wrapper
TRACE::2022-08-07.17:39:35::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-07.17:39:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-07.17:39:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||

TRACE::2022-08-07.17:39:35::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_7
TRACE::2022-08-07.17:39:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-07.17:39:35::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-08-07.17:39:35::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-07.17:39:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-07.17:39:35::SCWMssOS::Commit changes completed.
TRACE::2022-08-07.17:39:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-07.17:39:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWReader::No isolation master present  
TRACE::2022-08-07.17:39:35::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-07.17:39:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-07.17:39:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_8
TRACE::2022-08-07.17:39:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-07.17:39:35::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-07.17:39:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-07.17:39:35::SCWMssOS::Commit changes completed.
TRACE::2022-08-07.17:39:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-07.17:39:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWReader::No isolation master present  
LOG::2022-08-07.17:39:35::SCWPlatform::Started generating the artifacts platform DDR_write_to_file_wrapper
TRACE::2022-08-07.17:39:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-07.17:39:35::SCWPlatform::Started generating the artifacts for system configuration DDR_write_to_file_wrapper
LOG::2022-08-07.17:39:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-08-07.17:39:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-08-07.17:39:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-07.17:39:35::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:35::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:35::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:35::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:35::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:35::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-07.17:39:35::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-07.17:39:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-07.17:39:35::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-08-07.17:39:35::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-08-07.17:39:35::SCWBDomain::bsp'

TRACE::2022-08-07.17:39:35::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-07.17:39:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-07.17:39:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-07.17:39:35::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-07.17:39:35::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-07.17:39:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-07.17:39:35::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-07.17:39:35::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-07.17:39:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-07.17:39:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:36::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-07.17:39:36::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-07.17:39:36::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:36::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-07.17:39:36::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-07.17:39:36::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-07.17:39:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-08-07.17:39:37::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-07.17:39:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-07.17:39:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-07.17:39:37::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-07.17:39:37::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-07.17:39:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-07.17:39:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-07.17:39:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-07.17:39:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-07.17:39:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-07.17:39:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-07.17:39:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-07.17:39:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:37::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:37::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-07.17:39:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-07.17:39:37::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-07.17:39:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:38::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-07.17:39:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-07.17:39:38::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:38::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-08-07.17:39:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:38::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-08-07.17:39:38::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-07.17:39:38::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-07.17:39:38::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-07.17:39:38::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-07.17:39:38::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-07.17:39:38::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-07.17:39:38::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2022-08-07.17:39:38::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-08-07.17:39:38::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2022-08-07.17:39:38::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2022-08-07.17:39:38::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2022-08-07.17:39:38::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-08-07.17:39:38::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2022-08-07.17:39:38::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2022-08-07.17:39:38::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2022-08-07.17:39:38::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2022-08-07.17:39:38::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2022-08-07.17:39:38::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-08-07.17:39:38::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2022-08-07.17:39:38::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2022-08-07.17:39:38::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2022-08-07.17:39:38::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2022-08-07.17:39:38::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2022-08-07.17:39:38::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2022-08-07.17:39:38::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2022-08-07.17:39:38::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2022-08-07.17:39:38::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2022-08-07.17:39:38::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-07.17:39:38::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-07.17:39:38::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-07.17:39:38::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-07.17:39:38::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-07.17:39:38::SCWBDomain::'Finished building libraries'

TRACE::2022-08-07.17:39:38::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-08-07.17:39:38::SCWBDomain::sp'

TRACE::2022-08-07.17:39:39::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-08-07.17:39:39::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-08-07.17:39:39::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-08-07.17:39:39::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzynq_fsbl_bsp/p
TRACE::2022-08-07.17:39:39::SCWBDomain::s7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-08-07.17:39:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-08-07.17:39:39::SCWSystem::Not a boot domain 
LOG::2022-08-07.17:39:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-07.17:39:39::SCWDomain::Generating domain artifcats
TRACE::2022-08-07.17:39:39::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-07.17:39:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/qemu/
TRACE::2022-08-07.17:39:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/export/DDR_write_to_file_wrapper/sw/DDR_write_to_file_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-07.17:39:39::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-07.17:39:39::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:39::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:39::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:39::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:39::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:39::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:39::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:39::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:39::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:39::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-07.17:39:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-07.17:39:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-07.17:39:39::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-08-07.17:39:39::SCWMssOS::doing bsp build ... 
TRACE::2022-08-07.17:39:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-08-07.17:39:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-07.17:39:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-08-07.17:39:39::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-07.17:39:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-07.17:39:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-07.17:39:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-07.17:39:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-07.17:39:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-07.17:39:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-07.17:39:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-07.17:39:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-07.17:39:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-07.17:39:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-07.17:39:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-07.17:39:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-07.17:39:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-07.17:39:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-08-07.17:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-07.17:39:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-07.17:39:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-07.17:39:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-07.17:39:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-07.17:39:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-07.17:39:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-07.17:39:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-07.17:39:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-07.17:39:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-07.17:39:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-08-07.17:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-07.17:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-07.17:39:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-07.17:39:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-08-07.17:39:40::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-07.17:39:40::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-08-07.17:39:40::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2022-08-07.17:39:40::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2022-08-07.17:39:40::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2022-08-07.17:39:40::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2022-08-07.17:39:40::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2022-08-07.17:39:40::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2022-08-07.17:39:40::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2022-08-07.17:39:40::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2022-08-07.17:39:40::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2022-08-07.17:39:40::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2022-08-07.17:39:40::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2022-08-07.17:39:40::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2022-08-07.17:39:40::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2022-08-07.17:39:40::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-08-07.17:39:40::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2022-08-07.17:39:40::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2022-08-07.17:39:40::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.
TRACE::2022-08-07.17:39:40::SCWMssOS::o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_corte
TRACE::2022-08-07.17:39:40::SCWMssOS::xa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_
TRACE::2022-08-07.17:39:40::SCWMssOS::cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/transl
TRACE::2022-08-07.17:39:40::SCWMssOS::ation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_i
TRACE::2022-08-07.17:39:40::SCWMssOS::nit.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_
TRACE::2022-08-07.17:39:40::SCWMssOS::g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2022-08-07.17:39:40::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2022-08-07.17:39:40::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2022-08-07.17:39:40::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2022-08-07.17:39:40::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2022-08-07.17:39:40::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2022-08-07.17:39:40::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2022-08-07.17:39:40::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2022-08-07.17:39:40::SCWMssOS::'Finished building libraries'

TRACE::2022-08-07.17:39:41::SCWMssOS::Copying to export directory.
TRACE::2022-08-07.17:39:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-07.17:39:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-07.17:39:42::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-07.17:39:42::SCWSystem::Completed Processing the sysconfig DDR_write_to_file_wrapper
LOG::2022-08-07.17:39:42::SCWPlatform::Completed generating the artifacts for system configuration DDR_write_to_file_wrapper
TRACE::2022-08-07.17:39:42::SCWPlatform::Started preparing the platform 
TRACE::2022-08-07.17:39:42::SCWSystem::Writing the bif file for system config DDR_write_to_file_wrapper
TRACE::2022-08-07.17:39:42::SCWSystem::dir created 
TRACE::2022-08-07.17:39:42::SCWSystem::Writing the bif 
TRACE::2022-08-07.17:39:42::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-07.17:39:42::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-07.17:39:42::SCWPlatform::Completed generating the platform
TRACE::2022-08-07.17:39:42::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-07.17:39:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-07.17:39:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-07.17:39:42::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-07.17:39:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-07.17:39:42::SCWMssOS::Commit changes completed.
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:42::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:42::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:42::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:42::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:42::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:42::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWWriter::formatted JSON is {
	"platformName":	"DDR_write_to_file_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DDR_write_to_file_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Memory/DDR_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/DDR_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DDR_write_to_file_wrapper",
	"systems":	[{
			"systemName":	"DDR_write_to_file_wrapper",
			"systemDesc":	"DDR_write_to_file_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DDR_write_to_file_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d428aff434d0768cb2f9a6d26902b203",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"e65a37a230bc17615ab1c924fa3b2be9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-07.17:39:42::SCWPlatform::updated the xpfm file.
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw
TRACE::2022-08-07.17:39:42::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/hw/DDR_wrapper.xsa
TRACE::2022-08-07.17:39:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-07.17:39:42::SCWPlatform::Trying to set the existing hwdb with name DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Opened existing hwdb DDR_wrapper_0
TRACE::2022-08-07.17:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-07.17:39:42::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-07.17:39:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_cont_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_4||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/BPM_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_6||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_5||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_8||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_7||

TRACE::2022-08-07.17:39:42::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/BPM/DDR_write_to_file_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
