test compile precise-output
set unwind_info=false
target riscv64 has_zca

function %c_add(i64, i64) -> i64 {
block0(v0: i64, v1: i64):
  v2 = iadd.i64 v0, v1
  return v2
}

; VCode:
; block0:
;   add a0,a0,a1
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   c.add a0, a1
;   ret


function %c_mv(i64, i64) -> i64 {
block0(v0: i64, v1: i64):
  return v1
}

; VCode:
; block0:
;   mv a0,a1
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   c.mv a0, a1
;   ret


function %c_mv_ori(i64, i64) -> i64 {
block0(v0: i64, v1: i64):
  v2 = bor_imm.i64 v1, 0
  return v2
}

; VCode:
; block0:
;   ori a0,a1,0
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   c.mv a0, a1
;   ret

