$date
	Tue Dec 10 21:53:14 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux16_test $end
$scope module mux16 $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 16 # out [15:0] $end
$var wire 1 $ sel $end
$scope module mux0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' out $end
$var wire 1 $ sel $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module mux1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - out $end
$var wire 1 $ sel $end
$var wire 1 . w0 $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 . out $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 out $end
$var wire 1 $ sel $end
$var wire 1 4 w0 $end
$var wire 1 5 w1 $end
$var wire 1 6 w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 4 out $end
$upscope $end
$upscope $end
$scope module mux3 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 out $end
$var wire 1 $ sel $end
$var wire 1 : w0 $end
$var wire 1 ; w1 $end
$var wire 1 < w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 : out $end
$upscope $end
$upscope $end
$scope module mux4 $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? out $end
$var wire 1 $ sel $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 @ out $end
$upscope $end
$upscope $end
$scope module mux5 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E out $end
$var wire 1 $ sel $end
$var wire 1 F w0 $end
$var wire 1 G w1 $end
$var wire 1 H w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 F out $end
$upscope $end
$upscope $end
$scope module mux6 $end
$var wire 1 I a $end
$var wire 1 J b $end
$var wire 1 K out $end
$var wire 1 $ sel $end
$var wire 1 L w0 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 L out $end
$upscope $end
$upscope $end
$scope module mux7 $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 Q out $end
$var wire 1 $ sel $end
$var wire 1 R w0 $end
$var wire 1 S w1 $end
$var wire 1 T w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 R out $end
$upscope $end
$upscope $end
$scope module mux8 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W out $end
$var wire 1 $ sel $end
$var wire 1 X w0 $end
$var wire 1 Y w1 $end
$var wire 1 Z w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 X out $end
$upscope $end
$upscope $end
$scope module mux9 $end
$var wire 1 [ a $end
$var wire 1 \ b $end
$var wire 1 ] out $end
$var wire 1 $ sel $end
$var wire 1 ^ w0 $end
$var wire 1 _ w1 $end
$var wire 1 ` w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 ^ out $end
$upscope $end
$upscope $end
$scope module mux10 $end
$var wire 1 a a $end
$var wire 1 b b $end
$var wire 1 c out $end
$var wire 1 $ sel $end
$var wire 1 d w0 $end
$var wire 1 e w1 $end
$var wire 1 f w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 d out $end
$upscope $end
$upscope $end
$scope module mux11 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 i out $end
$var wire 1 $ sel $end
$var wire 1 j w0 $end
$var wire 1 k w1 $end
$var wire 1 l w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 j out $end
$upscope $end
$upscope $end
$scope module mux12 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 o out $end
$var wire 1 $ sel $end
$var wire 1 p w0 $end
$var wire 1 q w1 $end
$var wire 1 r w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 p out $end
$upscope $end
$upscope $end
$scope module mux13 $end
$var wire 1 s a $end
$var wire 1 t b $end
$var wire 1 u out $end
$var wire 1 $ sel $end
$var wire 1 v w0 $end
$var wire 1 w w1 $end
$var wire 1 x w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 v out $end
$upscope $end
$upscope $end
$scope module mux14 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 { out $end
$var wire 1 $ sel $end
$var wire 1 | w0 $end
$var wire 1 } w1 $end
$var wire 1 ~ w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 | out $end
$upscope $end
$upscope $end
$scope module mux15 $end
$var wire 1 !" a $end
$var wire 1 "" b $end
$var wire 1 #" out $end
$var wire 1 $ sel $end
$var wire 1 $" w0 $end
$var wire 1 %" w1 $end
$var wire 1 &" w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 $" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
bx #
bx "
bx !
$end
#1
0'
1)
0-
1/
03
15
09
1;
0?
1A
0E
1G
0K
1M
0Q
1S
0W
1Y
0]
1_
0c
1e
0i
1k
0o
1q
0u
1w
0{
1}
0#"
b0 #
1%"
1&
1,
12
18
1>
1D
1J
1P
1V
1\
1b
1h
1n
1t
1z
1""
0%
0+
01
07
0=
0C
0I
0O
0U
0[
0a
0g
0m
0s
0y
0!"
1*
1(
10
1.
16
14
1<
1:
1B
1@
1H
1F
1N
1L
1T
1R
1Z
1X
1`
1^
1f
1d
1l
1j
1r
1p
1x
1v
1~
1|
1&"
1$"
b1111111111111111 "
b0 !
0$
#2
1'
1-
13
19
1?
1E
1K
1Q
1W
1]
1c
1i
1o
1u
1{
1#"
b1111111111111111 #
0)
0/
05
0;
0A
0G
0M
0S
0Y
0_
0e
0k
0q
0w
0}
0%"
0&
0,
02
08
0>
0D
0J
0P
0V
0\
0b
0h
0n
0t
0z
0""
1%
1+
11
17
1=
1C
1I
1O
1U
1[
1a
1g
1m
1s
1y
1!"
b0 "
b1111111111111111 !
#3
0'
0-
03
09
0?
0E
0K
0Q
0W
0]
0c
0i
0o
0u
0{
0#"
b0 #
1)
1/
15
1;
1A
1G
1M
1S
1Y
1_
1e
1k
1q
1w
1}
1%"
0(
0.
04
0:
0@
0F
0L
0R
0X
0^
0d
0j
0p
0v
0|
0$"
1$
#4
13
1?
1E
1]
1o
b1001000110100 #
05
0A
0G
0_
0q
1&
1D
1V
1\
1z
0%
0+
07
0I
0O
0U
0a
0g
0s
0y
0!"
1(
1.
14
1:
1@
1F
1L
1R
1X
1^
1d
1j
1p
1v
1|
1$"
b100001100100001 "
b1001000110100 !
0$
#5
03
0?
0o
1'
15
1A
1G
1W
1_
1q
1{
b100001100100001 #
0*
0(
0.
04
0:
0@
0H
0F
0L
0R
0Z
0X
0`
0^
0d
0j
0p
0v
0~
0|
0$"
1$
#6
