#//////////////////////////////////////////////////////////////////////////////////#
#//           Company: Centre for Hardware Security, TalTech (ESTONIA)           //#
#//        Engineer: Zain Ul Abidenen & Prof. Samuel Nascimento Pagliarini       //#
#//            Constraint file to force zeros/ones in reconfigurable LUTs        //#
#//                   Project Name: Obfuscation-based ASIC design                //#
#//                           Create Date: 2021-07-30 12:41:08                   //#
#//////////////////////////////////////////////////////////////////////////////////#
KEY = 010101100101100111111111100011110000000001110111011100000111011100000000000000000111000000000000011010100101010101101010011010101000111110001000101010100101100101011001010110011011100010110111001001110001101100110011001100001101100011100100110011001100110000010110011011000001010100100100000101101010100000010110101010100111110011111100001111011001100000111110011001111100001001100111110000011001101101111110001110011111111111111101111111111111110111111111111111
# instance (N10025_INST_0) LUT4 configured with h'5659
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[15]/Q]
# instance (N10628_INST_0_i_1) LUT4 configured with h'FF8F
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[15]/Q]
# instance (N10628_INST_0_i_14) LUT6 configured with h'0077707700007000
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N10628_INST_0_i_14/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N10628_INST_0_i_14/config_lut_mask_reg[63]/Q]
# instance (N10711_INST_0_i_1) LUT5 configured with h'6A556A6A
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N10711_INST_0_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N10711_INST_0_i_1/config_lut_mask_reg[31]/Q]
# instance (N10760_INST_0_i_2) LUT4 configured with h'8F88
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N10760_INST_0_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N10760_INST_0_i_2/config_lut_mask_reg[15]/Q]
# instance (N10762_INST_0_i_1) LUT5 configured with h'AA595959
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[31]/Q]
# instance (N10870_INST_0_i_3) LUT 3 configured with h'B8
set_logic_zero [get_pins N10870_INST_0_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10870_INST_0_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10870_INST_0_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10870_INST_0_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10870_INST_0_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N10870_INST_0_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10870_INST_0_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10870_INST_0_i_3/config_lut_mask_reg[7]/Q]
# instance (N1112_INST_0) LUT2 configured with h'B
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1112_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[3]/Q]
# instance (N1114_INST_0) LUT1 configured with h'1
set_logic_one [get_pins N1114_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N1114_INST_0/config_lut_mask_reg[1]/Q]
# instance (N11333_INST_0_i_1) LUT6 configured with h'C9C6CCCC36393333
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N11333_INST_0_i_1/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N11333_INST_0_i_1/config_lut_mask_reg[63]/Q]
# instance (N11333_INST_0_i_3) LUT6 configured with h'059B054905AA05AA
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N11333_INST_0_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N11333_INST_0_i_3/config_lut_mask_reg[63]/Q]
# instance (N11334_INST_0_i_3) LUT4 configured with h'9F3F
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N11334_INST_0_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N11334_INST_0_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N11334_INST_0_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N11334_INST_0_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N11334_INST_0_i_3/config_lut_mask_reg[15]/Q]
# instance (N11342_INST_0_i_6) LUT6 configured with h'0F660F99F099F066
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N11342_INST_0_i_6/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N11342_INST_0_i_6/config_lut_mask_reg[63]/Q]
# instance (N1489_INST_0) LUT 3 configured with h'DF
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N1489_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[7]/Q]
# instance (N1781_INST_0) LUT2 configured with h'8
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1781_INST_0/config_lut_mask_reg[3]/Q]
# instance (N881_INST_0) LUT2 configured with h'E
set_logic_zero [get_pins N881_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[3]/Q]
# instance (N882_INST_0) LUT4 configured with h'7FFF
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N882_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N882_INST_0/config_lut_mask_reg[15]/Q]
# instance (N883_INST_0) LUT4 configured with h'7FFF
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N883_INST_0/config_lut_mask_reg[15]/Q]
# instance (N885_INST_0) LUT4 configured with h'7FFF
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N885_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N885_INST_0/config_lut_mask_reg[15]/Q]
