
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.14

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: refresh_counter[13]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[13]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
     1    1.77    0.01    0.06    0.06 ^ refresh_counter[13]$_SDFF_PN0_/QN (DFF_X1)
                                         _0045_ (net)
                  0.01    0.00    0.06 ^ _1902_/A1 (NOR2_X1)
     1    1.18    0.00    0.01    0.07 v _1902_/ZN (NOR2_X1)
                                         _0262_ (net)
                  0.00    0.00    0.07 v refresh_counter[13]$_SDFF_PN0_/D (DFF_X1)
                                  0.07   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.07   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cmd_addr[12] (input port clocked by core_clock)
Endpoint: cmd_reg[0]$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.77    0.00    0.00    0.20 ^ cmd_addr[12] (in)
                                         cmd_addr[12] (net)
                  0.00    0.00    0.20 ^ _1504_/A (BUF_X4)
     4   16.64    0.01    0.02    0.22 ^ _1504_/Z (BUF_X4)
                                         _0927_ (net)
                  0.01    0.00    0.22 ^ _1505_/A (BUF_X8)
    10   27.92    0.01    0.03    0.25 ^ _1505_/Z (BUF_X8)
                                         _0928_ (net)
                  0.01    0.00    0.25 ^ _1656_/S (MUX2_X1)
     1    1.24    0.01    0.06    0.31 v _1656_/Z (MUX2_X1)
                                         _0431_ (net)
                  0.01    0.00    0.31 v _1658_/A (MUX2_X1)
     1    0.92    0.01    0.06    0.36 v _1658_/Z (MUX2_X1)
                                         _0433_ (net)
                  0.01    0.00    0.36 v _1659_/B (MUX2_X1)
     1    4.56    0.01    0.07    0.43 v _1659_/Z (MUX2_X1)
                                         _0434_ (net)
                  0.01    0.00    0.43 v _1660_/B (XOR2_X2)
     1    5.81    0.01    0.06    0.49 v _1660_/Z (XOR2_X2)
                                         _0435_ (net)
                  0.01    0.00    0.49 v _1669_/A3 (NOR4_X4)
     1    7.74    0.05    0.08    0.57 ^ _1669_/ZN (NOR4_X4)
                                         _0444_ (net)
                  0.05    0.00    0.57 ^ _1670_/A4 (NAND4_X4)
     8   23.22    0.03    0.05    0.62 v _1670_/ZN (NAND4_X4)
                                         _0445_ (net)
                  0.03    0.00    0.62 v _1843_/A3 (NOR3_X2)
     4    6.92    0.04    0.07    0.70 ^ _1843_/ZN (NOR3_X2)
                                         _0589_ (net)
                  0.04    0.00    0.70 ^ _1844_/B2 (AOI21_X1)
     1    0.88    0.01    0.02    0.71 v _1844_/ZN (AOI21_X1)
                                         _0590_ (net)
                  0.01    0.00    0.71 v _1850_/A2 (OR4_X1)
     1    1.16    0.02    0.10    0.82 v _1850_/ZN (OR4_X1)
                                         _0187_ (net)
                  0.02    0.00    0.82 v cmd_reg[0]$_SDFF_PN1_/D (DFF_X1)
                                  0.82   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ cmd_reg[0]$_SDFF_PN1_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cmd_addr[12] (input port clocked by core_clock)
Endpoint: cmd_reg[0]$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.77    0.00    0.00    0.20 ^ cmd_addr[12] (in)
                                         cmd_addr[12] (net)
                  0.00    0.00    0.20 ^ _1504_/A (BUF_X4)
     4   16.64    0.01    0.02    0.22 ^ _1504_/Z (BUF_X4)
                                         _0927_ (net)
                  0.01    0.00    0.22 ^ _1505_/A (BUF_X8)
    10   27.92    0.01    0.03    0.25 ^ _1505_/Z (BUF_X8)
                                         _0928_ (net)
                  0.01    0.00    0.25 ^ _1656_/S (MUX2_X1)
     1    1.24    0.01    0.06    0.31 v _1656_/Z (MUX2_X1)
                                         _0431_ (net)
                  0.01    0.00    0.31 v _1658_/A (MUX2_X1)
     1    0.92    0.01    0.06    0.36 v _1658_/Z (MUX2_X1)
                                         _0433_ (net)
                  0.01    0.00    0.36 v _1659_/B (MUX2_X1)
     1    4.56    0.01    0.07    0.43 v _1659_/Z (MUX2_X1)
                                         _0434_ (net)
                  0.01    0.00    0.43 v _1660_/B (XOR2_X2)
     1    5.81    0.01    0.06    0.49 v _1660_/Z (XOR2_X2)
                                         _0435_ (net)
                  0.01    0.00    0.49 v _1669_/A3 (NOR4_X4)
     1    7.74    0.05    0.08    0.57 ^ _1669_/ZN (NOR4_X4)
                                         _0444_ (net)
                  0.05    0.00    0.57 ^ _1670_/A4 (NAND4_X4)
     8   23.22    0.03    0.05    0.62 v _1670_/ZN (NAND4_X4)
                                         _0445_ (net)
                  0.03    0.00    0.62 v _1843_/A3 (NOR3_X2)
     4    6.92    0.04    0.07    0.70 ^ _1843_/ZN (NOR3_X2)
                                         _0589_ (net)
                  0.04    0.00    0.70 ^ _1844_/B2 (AOI21_X1)
     1    0.88    0.01    0.02    0.71 v _1844_/ZN (AOI21_X1)
                                         _0590_ (net)
                  0.01    0.00    0.71 v _1850_/A2 (OR4_X1)
     1    1.16    0.02    0.10    0.82 v _1850_/ZN (OR4_X1)
                                         _0187_ (net)
                  0.02    0.00    0.82 v cmd_reg[0]$_SDFF_PN1_/D (DFF_X1)
                                  0.82   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ cmd_reg[0]$_SDFF_PN1_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.10241492837667465

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5159

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.994345188140869

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7635

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[6]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ timer[6]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 v timer[6]$_SDFF_PN0_/Q (DFF_X1)
   0.08    0.17 v _1204_/ZN (OR3_X1)
   0.12    0.28 v _1206_/ZN (OR4_X1)
   0.04    0.32 v _1207_/Z (BUF_X4)
   0.05    0.37 ^ _1208_/ZN (NOR2_X4)
   0.02    0.39 v _1209_/ZN (INV_X1)
   0.03    0.43 v _1210_/Z (BUF_X4)
   0.03    0.46 v _1211_/Z (BUF_X4)
   0.03    0.49 v _1246_/Z (BUF_X4)
   0.06    0.55 v _2106_/S (HA_X1)
   0.06    0.61 v _1943_/Z (MUX2_X1)
   0.08    0.69 v _1944_/ZN (OR3_X1)
   0.02    0.71 ^ _1945_/ZN (OAI21_X1)
   0.02    0.74 v _1949_/ZN (AOI221_X1)
   0.05    0.79 ^ _1951_/ZN (AOI221_X1)
   0.00    0.79 ^ timer[0]$_SDFF_PN0_/D (DFF_X2)
           0.79   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ timer[0]$_SDFF_PN0_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.18   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[13]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[13]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
   0.06    0.06 ^ refresh_counter[13]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.07 v _1902_/ZN (NOR2_X1)
   0.00    0.07 v refresh_counter[13]$_SDFF_PN0_/D (DFF_X1)
           0.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ refresh_counter[13]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.07   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.8152

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1414

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
17.345437

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.72e-03   1.71e-04   1.99e-05   1.91e-03  39.6%
Combinational          1.45e-03   1.43e-03   3.87e-05   2.92e-03  60.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.17e-03   1.60e-03   5.86e-05   4.83e-03 100.0%
                          65.7%      33.1%       1.2%
