0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA/FPGAclass/mux2/mux2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA/FPGAclass/mux2/mux2.srcs/sim_1/new/mux_tb.v,1704122906,verilog,,,,mux2_tb,,,,,,,,
D:/FPGA/FPGAclass/mux2/mux2.srcs/sources_1/new/mux2.v,1704118819,verilog,,D:/FPGA/FPGAclass/mux2/mux2.srcs/sim_1/new/mux_tb.v,,mux2,,,,,,,,
