#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 15 15:49:47 2023
# Process ID: 16376
# Current directory: C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea
# Command line: vivado.exe -mode batch -source synthesis.tcl
# Log file: C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vivado.log
# Journal file: C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea\vivado.jou
# Running On: Frostspark, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17116 MB
#-----------------------------------------------------------
source synthesis.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 377.848 ; gain = 63.688
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16280
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.504 ; gain = 407.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.574 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.574 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.574 ; gain = 515.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1323.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1434.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1434.477 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	               31 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 45    
	   2 Input   31 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |array_RAM_sdiv_32ns_32ns_32_36_1 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |array_RAM_sdiv_32ns_32ns_32_36_1_bbox |     1|
|2     |CARRY4                                |    24|
|3     |LUT1                                  |     1|
|4     |LUT2                                  |   143|
|5     |LUT3                                  |   740|
|6     |LUT4                                  |   283|
|7     |LUT5                                  |   281|
|8     |LUT6                                  |   428|
|9     |FDCE                                  |  1877|
|10    |FDPE                                  |    45|
|11    |FDRE                                  |    99|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1434.477 ; gain = 626.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1434.477 ; gain = 515.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1434.477 ; gain = 626.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1434.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'array_RAM_sdiv_32ns_32ns_32_36_1' instantiated as 'sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1' [C:/Users/Elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1434.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: db5c704a
INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 120 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1434.477 ; gain = 1056.629
INFO: [Common 17-206] Exiting Vivado at Mon May 15 15:50:51 2023...
