Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8cd76f1721f2403a889510497d5568c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_clock_divider_behav xil_defaultlib.tb_clock_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.ip_repo/axi_clock_divider_1.0/hdl/clock_divider.v" Line 25. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.ip_repo/axi_clock_divider_1.0/hdl/clock_divider.v" Line 25. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.tb_clock_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_clock_divider_behav
