
Rx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d64  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08012008  08012008  00013008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012418  08012418  000142e8  2**0
                  CONTENTS
  4 .ARM          00000008  08012418  08012418  00013418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012420  08012420  000142e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012420  08012420  00013420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012424  08012424  00013424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  24000000  08012428  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002240  240002e8  08012710  000142e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24002528  08012710  00014528  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000142e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000242df  00000000  00000000  00014316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e54  00000000  00000000  000385f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af8  00000000  00000000  0003d450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014af  00000000  00000000  0003ef48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ffdb  00000000  00000000  000403f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027dd9  00000000  00000000  000803d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018e218  00000000  00000000  000a81ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002363c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fe8  00000000  00000000  00236408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0023e3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002e8 	.word	0x240002e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011fec 	.word	0x08011fec

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002ec 	.word	0x240002ec
 80002dc:	08011fec 	.word	0x08011fec

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007b2:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007b8:	4a17      	ldr	r2, [pc, #92]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007ba:	f043 0301 	orr.w	r3, r3, #1
 80007be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	200c      	movs	r0, #12
 80007d6:	f001 fc90 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80007da:	200c      	movs	r0, #12
 80007dc:	f001 fca7 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	200e      	movs	r0, #14
 80007e6:	f001 fc88 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80007ea:	200e      	movs	r0, #14
 80007ec:	f001 fc9f 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	200f      	movs	r0, #15
 80007f6:	f001 fc80 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f001 fc97 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2010      	movs	r0, #16
 8000806:	f001 fc78 	bl	80020fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800080a:	2010      	movs	r0, #16
 800080c:	f001 fc8f 	bl	800212e <HAL_NVIC_EnableIRQ>

}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	58024400 	.word	0x58024400

0800081c <dshot_init>:
static void dshot_enable_dma_request();


/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	4618      	mov	r0, r3
 800082a:	f000 f833 	bl	8000894 <dshot_set_timer>
	dshot_put_tc_callback_function();
 800082e:	f000 f8d3 	bl	80009d8 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 8000832:	f000 f8ef 	bl	8000a14 <dshot_start_pwm>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_value);
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f000 f962 	bl	8000b10 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 800084c:	f000 f98c 	bl	8000b68 <dshot_dma_start>
	dshot_enable_dma_request();
 8000850:	f000 f9c2 	bl	8000bd8 <dshot_enable_dma_request>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d003      	beq.n	8000874 <dshot_choose_type+0x18>
 800086c:	2b02      	cmp	r3, #2
 800086e:	d103      	bne.n	8000878 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <dshot_choose_type+0x2c>)
 8000872:	e002      	b.n	800087a <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <dshot_choose_type+0x30>)
 8000876:	e000      	b.n	800087a <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <dshot_choose_type+0x34>)
	}
}
 800087a:	4618      	mov	r0, r3
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	00b71b00 	.word	0x00b71b00
 800088c:	005b8d80 	.word	0x005b8d80
 8000890:	002dc6c0 	.word	0x002dc6c0

08000894 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	ed2d 8b02 	vpush	{d8}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 80008a2:	4b27      	ldr	r3, [pc, #156]	@ (8000940 <dshot_set_timer+0xac>)
 80008a4:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ffd2 	bl	800085c <dshot_choose_type>
 80008b8:	ee07 0a90 	vmov	s15, r0
 80008bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008c0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80008c4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000944 <dshot_set_timer+0xb0>
 80008c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008cc:	eeb0 0a67 	vmov.f32	s0, s15
 80008d0:	f011 fb4c 	bl	8011f6c <lrintf>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	3b01      	subs	r3, #1
 80008da:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 80008dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <dshot_set_timer+0xb4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	897a      	ldrh	r2, [r7, #10]
 80008e2:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <dshot_set_timer+0xb4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2214      	movs	r2, #20
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ec:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <dshot_set_timer+0xb4>)
 80008ee:	2214      	movs	r2, #20
 80008f0:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 80008f2:	4b16      	ldr	r3, [pc, #88]	@ (800094c <dshot_set_timer+0xb8>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	897a      	ldrh	r2, [r7, #10]
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 80008fa:	4b14      	ldr	r3, [pc, #80]	@ (800094c <dshot_set_timer+0xb8>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2214      	movs	r2, #20
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000902:	4b12      	ldr	r3, [pc, #72]	@ (800094c <dshot_set_timer+0xb8>)
 8000904:	2214      	movs	r2, #20
 8000906:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000908:	4b10      	ldr	r3, [pc, #64]	@ (800094c <dshot_set_timer+0xb8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	897a      	ldrh	r2, [r7, #10]
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <dshot_set_timer+0xb8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2214      	movs	r2, #20
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <dshot_set_timer+0xb8>)
 800091a:	2214      	movs	r2, #20
 800091c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 800091e:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <dshot_set_timer+0xb4>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	897a      	ldrh	r2, [r7, #10]
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <dshot_set_timer+0xb4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2214      	movs	r2, #20
 800092c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <dshot_set_timer+0xb4>)
 8000930:	2214      	movs	r2, #20
 8000932:	60da      	str	r2, [r3, #12]
}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	ecbd 8b02 	vpop	{d8}
 800093e:	bd80      	pop	{r7, pc}
 8000940:	05f5e100 	.word	0x05f5e100
 8000944:	3c23d70a 	.word	0x3c23d70a
 8000948:	24000528 	.word	0x24000528
 800094c:	24000444 	.word	0x24000444

08000950 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800095c:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	d108      	bne.n	800097a <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	68da      	ldr	r2, [r3, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000976:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8000978:	e028      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	429a      	cmp	r2, r3
 8000982:	d108      	bne.n	8000996 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	68da      	ldr	r2, [r3, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000992:	60da      	str	r2, [r3, #12]
}
 8000994:	e01a      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	d108      	bne.n	80009b2 <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80009ae:	60da      	str	r2, [r3, #12]
}
 80009b0:	e00c      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d107      	bne.n	80009cc <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80009ca:	60da      	str	r2, [r3, #12]
}
 80009cc:	bf00      	nop
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 80009dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e0:	4a0a      	ldr	r2, [pc, #40]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e8:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009f0:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f8:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	24000528 	.word	0x24000528
 8000a0c:	08000951 	.word	0x08000951
 8000a10:	24000444 	.word	0x24000444

08000a14 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000a18:	210c      	movs	r1, #12
 8000a1a:	4808      	ldr	r0, [pc, #32]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a1c:	f008 f952 	bl	8008cc4 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000a20:	2108      	movs	r1, #8
 8000a22:	4807      	ldr	r0, [pc, #28]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a24:	f008 f94e 	bl	8008cc4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a2c:	f008 f94a 	bl	8008cc4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000a30:	2104      	movs	r1, #4
 8000a32:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a34:	f008 f946 	bl	8008cc4 <HAL_TIM_PWM_Start>
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	24000528 	.word	0x24000528
 8000a40:	24000444 	.word	0x24000444

08000a44 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b087      	sub	sp, #28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	b21a      	sxth	r2, r3
 8000a58:	7afb      	ldrb	r3, [r7, #11]
 8000a5a:	b21b      	sxth	r3, r3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	b21b      	sxth	r3, r3
 8000a60:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000a66:	893b      	ldrh	r3, [r7, #8]
 8000a68:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	e009      	b.n	8000a84 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000a70:	697a      	ldr	r2, [r7, #20]
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4053      	eors	r3, r2
 8000a76:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	3301      	adds	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	ddf2      	ble.n	8000a70 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	f003 030f 	and.w	r3, r3, #15
 8000a90:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000a92:	893b      	ldrh	r3, [r7, #8]
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000aa0:	893b      	ldrh	r3, [r7, #8]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	371c      	adds	r7, #28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr

08000aae <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b084      	sub	sp, #16
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
 8000ab6:	460b      	mov	r3, r1
 8000ab8:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000aba:	887b      	ldrh	r3, [r7, #2]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ffc1 	bl	8000a44 <dshot_prepare_packet>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	e011      	b.n	8000af0 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000acc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	da01      	bge.n	8000ad8 <dshot_prepare_dmabuffer+0x2a>
 8000ad4:	220e      	movs	r2, #14
 8000ad6:	e000      	b.n	8000ada <dshot_prepare_dmabuffer+0x2c>
 8000ad8:	2207      	movs	r2, #7
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	440b      	add	r3, r1
 8000ae2:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000ae4:	89fb      	ldrh	r3, [r7, #14]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	2b0f      	cmp	r3, #15
 8000af4:	ddea      	ble.n	8000acc <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3340      	adds	r3, #64	@ 0x40
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3344      	adds	r3, #68	@ 0x44
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480e      	ldr	r0, [pc, #56]	@ (8000b58 <dshot_prepare_dmabuffer_all+0x48>)
 8000b20:	f7ff ffc5 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3302      	adds	r3, #2
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <dshot_prepare_dmabuffer_all+0x4c>)
 8000b2e:	f7ff ffbe 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3304      	adds	r3, #4
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4809      	ldr	r0, [pc, #36]	@ (8000b60 <dshot_prepare_dmabuffer_all+0x50>)
 8000b3c:	f7ff ffb7 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3306      	adds	r3, #6
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <dshot_prepare_dmabuffer_all+0x54>)
 8000b4a:	f7ff ffb0 	bl	8000aae <dshot_prepare_dmabuffer>
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	24000304 	.word	0x24000304
 8000b5c:	2400034c 	.word	0x2400034c
 8000b60:	24000394 	.word	0x24000394
 8000b64:	240003dc 	.word	0x240003dc

08000b68 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b6e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000b70:	4914      	ldr	r1, [pc, #80]	@ (8000bc4 <dshot_dma_start+0x5c>)
 8000b72:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3340      	adds	r3, #64	@ 0x40
 8000b78:	461a      	mov	r2, r3
 8000b7a:	2312      	movs	r3, #18
 8000b7c:	f001 fe62 	bl	8002844 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b82:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000b84:	4911      	ldr	r1, [pc, #68]	@ (8000bcc <dshot_dma_start+0x64>)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	333c      	adds	r3, #60	@ 0x3c
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	2312      	movs	r3, #18
 8000b90:	f001 fe58 	bl	8002844 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b96:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000b98:	490d      	ldr	r1, [pc, #52]	@ (8000bd0 <dshot_dma_start+0x68>)
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3334      	adds	r3, #52	@ 0x34
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	2312      	movs	r3, #18
 8000ba4:	f001 fe4e 	bl	8002844 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8000ba8:	4b05      	ldr	r3, [pc, #20]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000baa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000bac:	4909      	ldr	r1, [pc, #36]	@ (8000bd4 <dshot_dma_start+0x6c>)
 8000bae:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	3338      	adds	r3, #56	@ 0x38
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	2312      	movs	r3, #18
 8000bb8:	f001 fe44 	bl	8002844 <HAL_DMA_Start_IT>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	24000528 	.word	0x24000528
 8000bc4:	24000304 	.word	0x24000304
 8000bc8:	24000444 	.word	0x24000444
 8000bcc:	2400034c 	.word	0x2400034c
 8000bd0:	24000394 	.word	0x24000394
 8000bd4:	240003dc 	.word	0x240003dc

08000bd8 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	68da      	ldr	r2, [r3, #12]
 8000be2:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000bea:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8000bec:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000bfa:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c0a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	24000528 	.word	0x24000528
 8000c2c:	24000444 	.word	0x24000444

08000c30 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b48      	ldr	r3, [pc, #288]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a46      	ldr	r2, [pc, #280]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b44      	ldr	r3, [pc, #272]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b40      	ldr	r3, [pc, #256]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b3c      	ldr	r3, [pc, #240]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c82:	4b39      	ldr	r3, [pc, #228]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	4a37      	ldr	r2, [pc, #220]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c8a:	f043 0302 	orr.w	r3, r3, #2
 8000c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c92:	4b35      	ldr	r3, [pc, #212]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca0:	4b31      	ldr	r3, [pc, #196]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca6:	4a30      	ldr	r2, [pc, #192]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb6:	f003 0308 	and.w	r3, r3, #8
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc4:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cce:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	603b      	str	r3, [r7, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cdc:	2332      	movs	r3, #50	@ 0x32
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cec:	230b      	movs	r3, #11
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	481d      	ldr	r0, [pc, #116]	@ (8000d6c <MX_GPIO_Init+0x13c>)
 8000cf8:	f003 fb90 	bl	800441c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d00:	2302      	movs	r3, #2
 8000d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d0c:	230b      	movs	r3, #11
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	4816      	ldr	r0, [pc, #88]	@ (8000d70 <MX_GPIO_Init+0x140>)
 8000d18:	f003 fb80 	bl	800441c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d2e:	230b      	movs	r3, #11
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	480e      	ldr	r0, [pc, #56]	@ (8000d74 <MX_GPIO_Init+0x144>)
 8000d3a:	f003 fb6f 	bl	800441c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d3e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d50:	230b      	movs	r3, #11
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_GPIO_Init+0x148>)
 8000d5c:	f003 fb5e 	bl	800441c <HAL_GPIO_Init>

}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	@ 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	58024400 	.word	0x58024400
 8000d6c:	58020800 	.word	0x58020800
 8000d70:	58020000 	.word	0x58020000
 8000d74:	58020400 	.word	0x58020400
 8000d78:	58021800 	.word	0x58021800

08000d7c <HAL_TIM_IC_CaptureCallback>:
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
	}
	return buffer; // return the buffer (pointer)
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_TIM_IC_CaptureCallback+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <HAL_TIM_IC_CaptureCallback+0x24>)
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	240004dc 	.word	0x240004dc
 8000da0:	24000434 	.word	0x24000434

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08e      	sub	sp, #56	@ 0x38
 8000da8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000db0:	bf00      	nop
 8000db2:	4b61      	ldr	r3, [pc, #388]	@ (8000f38 <main+0x194>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d004      	beq.n	8000dc8 <main+0x24>
 8000dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	637a      	str	r2, [r7, #52]	@ 0x34
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dcf4      	bgt.n	8000db2 <main+0xe>
  if ( timeout < 0 )
 8000dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	da01      	bge.n	8000dd2 <main+0x2e>
  {
  Error_Handler();
 8000dce:	f000 f945 	bl	800105c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f000 fff5 	bl	8001dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f8c1 	bl	8000f5c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000dda:	4b57      	ldr	r3, [pc, #348]	@ (8000f38 <main+0x194>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a55      	ldr	r2, [pc, #340]	@ (8000f38 <main+0x194>)
 8000de2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b53      	ldr	r3, [pc, #332]	@ (8000f38 <main+0x194>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f003 fcf3 	bl	80047e4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	2000      	movs	r0, #0
 8000e02:	f003 fd09 	bl	8004818 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e0a:	637b      	str	r3, [r7, #52]	@ 0x34
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000e0c:	bf00      	nop
 8000e0e:	4b4a      	ldr	r3, [pc, #296]	@ (8000f38 <main+0x194>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d104      	bne.n	8000e24 <main+0x80>
 8000e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e1c:	1e5a      	subs	r2, r3, #1
 8000e1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dcf4      	bgt.n	8000e0e <main+0x6a>
if ( timeout < 0 )
 8000e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	da01      	bge.n	8000e2e <main+0x8a>
{
Error_Handler();
 8000e2a:	f000 f917 	bl	800105c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f7ff feff 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e32:	f7ff fcbb 	bl	80007ac <MX_DMA_Init>
  MX_TIM2_Init();
 8000e36:	f000 fa71 	bl	800131c <MX_TIM2_Init>
  MX_TIM5_Init();
 8000e3a:	f000 fb77 	bl	800152c <MX_TIM5_Init>
  MX_TIM3_Init();
 8000e3e:	f000 fad1 	bl	80013e4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e42:	f000 fb1d 	bl	8001480 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000e46:	f00d fd87 	bl	800e958 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  int count = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000e4e:	213c      	movs	r1, #60	@ 0x3c
 8000e50:	483a      	ldr	r0, [pc, #232]	@ (8000f3c <main+0x198>)
 8000e52:	f008 f8eb 	bl	800902c <HAL_TIM_Encoder_Start_IT>
	uint8_t * xfr_data; // pointer to transfer data


	//initialize inter-core status pointers
	xfr_ptr->sts_4to7 = 0;
 8000e56:	4b3a      	ldr	r3, [pc, #232]	@ (8000f40 <main+0x19c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
	xfr_ptr->sts_7to4 = 0;
 8000e5c:	4b38      	ldr	r3, [pc, #224]	@ (8000f40 <main+0x19c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	705a      	strb	r2, [r3, #1]

	dshot_init(DSHOT150);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f7ff fcda 	bl	800081c <dshot_init>
	  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000e68:	4836      	ldr	r0, [pc, #216]	@ (8000f44 <main+0x1a0>)
 8000e6a:	f007 fe5b 	bl	8008b24 <HAL_TIM_Base_Start_IT>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <main+0xd4>
	    {
	      /* Starting Error */
	      Error_Handler();
 8000e74:	f000 f8f2 	bl	800105c <Error_Handler>
	    }
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f000 fdbd 	bl	80019f8 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f000 fdba 	bl	80019f8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000e84:	2002      	movs	r0, #2
 8000e86:	f000 fdb7 	bl	80019f8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f000 fe29 	bl	8001ae4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000e92:	4b2d      	ldr	r3, [pc, #180]	@ (8000f48 <main+0x1a4>)
 8000e94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e98:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f48 <main+0x1a4>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000ea0:	4b29      	ldr	r3, [pc, #164]	@ (8000f48 <main+0x1a4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000ea6:	4b28      	ldr	r3, [pc, #160]	@ (8000f48 <main+0x1a4>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000eac:	4b26      	ldr	r3, [pc, #152]	@ (8000f48 <main+0x1a4>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000eb2:	4925      	ldr	r1, [pc, #148]	@ (8000f48 <main+0x1a4>)
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f000 fea5 	bl	8001c04 <BSP_COM_Init>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <main+0x120>
  {
    Error_Handler();
 8000ec0:	f000 f8cc 	bl	800105c <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[40]={'\0'};
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2224      	movs	r2, #36	@ 0x24
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f00e ffee 	bl	800feb2 <memset>
  float velocidade=28.32;
 8000ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f4c <main+0x1a8>)
 8000ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  for(int n=0;n<4;n++){
	  		  motores[n] = (Mensagem[n]*2048)/255;

	  	  }
	  	  */
	  	  contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <main+0x198>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f50 <main+0x1ac>)
 8000ee2:	6013      	str	r3, [r2, #0]
	  	  if(count<2000){
 8000ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ee6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000eea:	da03      	bge.n	8000ef4 <main+0x150>
	  		  motores[0]=0;
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <main+0x1b0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	801a      	strh	r2, [r3, #0]
 8000ef2:	e007      	b.n	8000f04 <main+0x160>
	  	  }  else if(count>=2000){
 8000ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000efa:	db03      	blt.n	8000f04 <main+0x160>
	  		motores[0]=1000;
 8000efc:	4b15      	ldr	r3, [pc, #84]	@ (8000f54 <main+0x1b0>)
 8000efe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f02:	801a      	strh	r2, [r3, #0]
	  	  }
	  	  count++;
 8000f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f06:	3301      	adds	r3, #1
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  dshot_write(motores);
 8000f0a:	4812      	ldr	r0, [pc, #72]	@ (8000f54 <main+0x1b0>)
 8000f0c:	f7ff fc97 	bl	800083e <dshot_write>
	  	  sprintf(message, "velocidade : %f \n \r",velocidade);
 8000f10:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f18:	1d38      	adds	r0, r7, #4
 8000f1a:	ec53 2b17 	vmov	r2, r3, d7
 8000f1e:	490e      	ldr	r1, [pc, #56]	@ (8000f58 <main+0x1b4>)
 8000f20:	f00e ff64 	bl	800fdec <siprintf>
	  	  CDC_Transmit_FS(message,sizeof(message));
 8000f24:	1d3b      	adds	r3, r7, #4
 8000f26:	2128      	movs	r1, #40	@ 0x28
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f00d fdd5 	bl	800ead8 <CDC_Transmit_FS>
	  	  HAL_Delay(1000);
 8000f2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f32:	f000 ffd7 	bl	8001ee4 <HAL_Delay>
  {
 8000f36:	e7d0      	b.n	8000eda <main+0x136>
 8000f38:	58024400 	.word	0x58024400
 8000f3c:	240004dc 	.word	0x240004dc
 8000f40:	38001000 	.word	0x38001000
 8000f44:	24000490 	.word	0x24000490
 8000f48:	24000424 	.word	0x24000424
 8000f4c:	41e28f5c 	.word	0x41e28f5c
 8000f50:	24000434 	.word	0x24000434
 8000f54:	24000438 	.word	0x24000438
 8000f58:	08012008 	.word	0x08012008

08000f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b09c      	sub	sp, #112	@ 0x70
 8000f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f66:	224c      	movs	r2, #76	@ 0x4c
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f00e ffa1 	bl	800feb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f70:	1d3b      	adds	r3, r7, #4
 8000f72:	2220      	movs	r2, #32
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f00e ff9b 	bl	800feb2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000f7c:	2004      	movs	r0, #4
 8000f7e:	f004 fefd 	bl	8005d7c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f82:	2300      	movs	r3, #0
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	4b33      	ldr	r3, [pc, #204]	@ (8001054 <SystemClock_Config+0xf8>)
 8000f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f8a:	4a32      	ldr	r2, [pc, #200]	@ (8001054 <SystemClock_Config+0xf8>)
 8000f8c:	f023 0301 	bic.w	r3, r3, #1
 8000f90:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000f92:	4b30      	ldr	r3, [pc, #192]	@ (8001054 <SystemClock_Config+0xf8>)
 8000f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001058 <SystemClock_Config+0xfc>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8001058 <SystemClock_Config+0xfc>)
 8000fa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b2a      	ldr	r3, [pc, #168]	@ (8001058 <SystemClock_Config+0xfc>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fb8:	bf00      	nop
 8000fba:	4b27      	ldr	r3, [pc, #156]	@ (8001058 <SystemClock_Config+0xfc>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fc6:	d1f8      	bne.n	8000fba <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000fc8:	2322      	movs	r3, #34	@ 0x22
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd0:	2340      	movs	r3, #64	@ 0x40
 8000fd2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000fe4:	2319      	movs	r3, #25
 8000fe6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000fec:	2305      	movs	r3, #5
 8000fee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001004:	4618      	mov	r0, r3
 8001006:	f004 ff23 	bl	8005e50 <HAL_RCC_OscConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001010:	f000 f824 	bl	800105c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001014:	233f      	movs	r3, #63	@ 0x3f
 8001016:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001018:	2303      	movs	r3, #3
 800101a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001020:	2300      	movs	r3, #0
 8001022:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001024:	2340      	movs	r3, #64	@ 0x40
 8001026:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001028:	2340      	movs	r3, #64	@ 0x40
 800102a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800102c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001030:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001032:	2340      	movs	r3, #64	@ 0x40
 8001034:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2104      	movs	r1, #4
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fb62 	bl	8006704 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0xee>
  {
    Error_Handler();
 8001046:	f000 f809 	bl	800105c <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3770      	adds	r7, #112	@ 0x70
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	58000400 	.word	0x58000400
 8001058:	58024800 	.word	0x58024800

0800105c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001060:	b672      	cpsid	i
}
 8001062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <Error_Handler+0x8>

08001068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106e:	4b0a      	ldr	r3, [pc, #40]	@ (8001098 <HAL_MspInit+0x30>)
 8001070:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001074:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <HAL_MspInit+0x30>)
 8001076:	f043 0302 	orr.w	r3, r3, #2
 800107a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_MspInit+0x30>)
 8001080:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	58024400 	.word	0x58024400

0800109c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <NMI_Handler+0x4>

080010a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <HardFault_Handler+0x4>

080010ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <MemManage_Handler+0x4>

080010b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <BusFault_Handler+0x4>

080010bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <UsageFault_Handler+0x4>

080010c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f2:	f000 fed7 	bl	8001ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001100:	4802      	ldr	r0, [pc, #8]	@ (800110c <DMA1_Stream1_IRQHandler+0x10>)
 8001102:	f001 fe09 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	240005ec 	.word	0x240005ec

08001110 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8001114:	4802      	ldr	r0, [pc, #8]	@ (8001120 <DMA1_Stream3_IRQHandler+0x10>)
 8001116:	f001 fdff 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	240006dc 	.word	0x240006dc

08001124 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <DMA1_Stream4_IRQHandler+0x10>)
 800112a:	f001 fdf5 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	24000664 	.word	0x24000664

08001138 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <DMA1_Stream5_IRQHandler+0x10>)
 800113e:	f001 fdeb 	bl	8002d18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	24000574 	.word	0x24000574

0800114c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001150:	4804      	ldr	r0, [pc, #16]	@ (8001164 <TIM3_IRQHandler+0x18>)
 8001152:	f008 f819 	bl	8009188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 8001156:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <TIM3_IRQHandler+0x1c>)
 800115c:	f003 fb27 	bl	80047ae <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	24000490 	.word	0x24000490
 8001168:	58020400 	.word	0x58020400

0800116c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001170:	2000      	movs	r0, #0
 8001172:	f000 fd29 	bl	8001bc8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001180:	4802      	ldr	r0, [pc, #8]	@ (800118c <OTG_FS_IRQHandler+0x10>)
 8001182:	f003 fc9e 	bl	8004ac2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	24001cd8 	.word	0x24001cd8

08001190 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  return 1;
 8001194:	2301      	movs	r3, #1
}
 8001196:	4618      	mov	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <_kill>:

int _kill(int pid, int sig)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011aa:	f00e fed5 	bl	800ff58 <__errno>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2216      	movs	r2, #22
 80011b2:	601a      	str	r2, [r3, #0]
  return -1;
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <_exit>:

void _exit (int status)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011c8:	f04f 31ff 	mov.w	r1, #4294967295
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ffe7 	bl	80011a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011d2:	bf00      	nop
 80011d4:	e7fd      	b.n	80011d2 <_exit+0x12>

080011d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	60f8      	str	r0, [r7, #12]
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	e00a      	b.n	80011fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011e8:	f3af 8000 	nop.w
 80011ec:	4601      	mov	r1, r0
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	60ba      	str	r2, [r7, #8]
 80011f4:	b2ca      	uxtb	r2, r1
 80011f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	3301      	adds	r3, #1
 80011fc:	617b      	str	r3, [r7, #20]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	429a      	cmp	r2, r3
 8001204:	dbf0      	blt.n	80011e8 <_read+0x12>
  }

  return len;
 8001206:	687b      	ldr	r3, [r7, #4]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	e009      	b.n	8001236 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	60ba      	str	r2, [r7, #8]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fd4c 	bl	8001cc8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3301      	adds	r3, #1
 8001234:	617b      	str	r3, [r7, #20]
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	429a      	cmp	r2, r3
 800123c:	dbf1      	blt.n	8001222 <_write+0x12>
  }
  return len;
 800123e:	687b      	ldr	r3, [r7, #4]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <_close>:

int _close(int file)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001270:	605a      	str	r2, [r3, #4]
  return 0;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <_isatty>:

int _isatty(int file)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001288:	2301      	movs	r3, #1
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001296:	b480      	push	{r7}
 8001298:	b085      	sub	sp, #20
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b8:	4a14      	ldr	r2, [pc, #80]	@ (800130c <_sbrk+0x5c>)
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <_sbrk+0x60>)
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d102      	bne.n	80012d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <_sbrk+0x64>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <_sbrk+0x68>)
 80012d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d207      	bcs.n	80012f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e0:	f00e fe3a 	bl	800ff58 <__errno>
 80012e4:	4603      	mov	r3, r0
 80012e6:	220c      	movs	r2, #12
 80012e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	e009      	b.n	8001304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012f6:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	4a05      	ldr	r2, [pc, #20]	@ (8001314 <_sbrk+0x64>)
 8001300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	24080000 	.word	0x24080000
 8001310:	00000400 	.word	0x00000400
 8001314:	24000440 	.word	0x24000440
 8001318:	24002528 	.word	0x24002528

0800131c <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08a      	sub	sp, #40	@ 0x28
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132e:	463b      	mov	r3, r7
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
 800133c:	615a      	str	r2, [r3, #20]
 800133e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001340:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001342:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001346:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001348:	4b25      	ldr	r3, [pc, #148]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 800134a:	2200      	movs	r2, #0
 800134c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134e:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001354:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001366:	481e      	ldr	r0, [pc, #120]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001368:	f007 fc54 	bl	8008c14 <HAL_TIM_PWM_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001372:	f7ff fe73 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	4816      	ldr	r0, [pc, #88]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 8001386:	f008 fe7b 	bl	800a080 <HAL_TIMEx_MasterConfigSynchronization>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001390:	f7ff fe64 	bl	800105c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001394:	2360      	movs	r3, #96	@ 0x60
 8001396:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800139c:	2300      	movs	r3, #0
 800139e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013a4:	463b      	mov	r3, r7
 80013a6:	2200      	movs	r2, #0
 80013a8:	4619      	mov	r1, r3
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 80013ac:	f007 fff4 	bl	8009398 <HAL_TIM_PWM_ConfigChannel>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013b6:	f7ff fe51 	bl	800105c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013ba:	463b      	mov	r3, r7
 80013bc:	2208      	movs	r2, #8
 80013be:	4619      	mov	r1, r3
 80013c0:	4807      	ldr	r0, [pc, #28]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 80013c2:	f007 ffe9 	bl	8009398 <HAL_TIM_PWM_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80013cc:	f7ff fe46 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013d0:	4803      	ldr	r0, [pc, #12]	@ (80013e0 <MX_TIM2_Init+0xc4>)
 80013d2:	f000 fa87 	bl	80018e4 <HAL_TIM_MspPostInit>

}
 80013d6:	bf00      	nop
 80013d8:	3728      	adds	r7, #40	@ 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	24000444 	.word	0x24000444

080013e4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0310 	add.w	r3, r7, #16
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001402:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001404:	4a1d      	ldr	r2, [pc, #116]	@ (800147c <MX_TIM3_Init+0x98>)
 8001406:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001408:	4b1b      	ldr	r3, [pc, #108]	@ (8001478 <MX_TIM3_Init+0x94>)
 800140a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800140e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001416:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001418:	2263      	movs	r2, #99	@ 0x63
 800141a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141c:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <MX_TIM3_Init+0x94>)
 800141e:	2200      	movs	r2, #0
 8001420:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001422:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001428:	4813      	ldr	r0, [pc, #76]	@ (8001478 <MX_TIM3_Init+0x94>)
 800142a:	f007 fb23 	bl	8008a74 <HAL_TIM_Base_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001434:	f7ff fe12 	bl	800105c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4619      	mov	r1, r3
 8001444:	480c      	ldr	r0, [pc, #48]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001446:	f008 f8bb 	bl	80095c0 <HAL_TIM_ConfigClockSource>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001450:	f7ff fe04 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_TIM3_Init+0x94>)
 8001462:	f008 fe0d 	bl	800a080 <HAL_TIMEx_MasterConfigSynchronization>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800146c:	f7ff fdf6 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	24000490 	.word	0x24000490
 800147c:	40000400 	.word	0x40000400

08001480 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08c      	sub	sp, #48	@ 0x30
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	2224      	movs	r2, #36	@ 0x24
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f00e fd0f 	bl	800feb2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800149e:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014a0:	4a21      	ldr	r2, [pc, #132]	@ (8001528 <MX_TIM4_Init+0xa8>)
 80014a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80014a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80014b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014be:	4b19      	ldr	r3, [pc, #100]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014c4:	2303      	movs	r3, #3
 80014c6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80014c8:	2302      	movs	r3, #2
 80014ca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014cc:	2301      	movs	r3, #1
 80014ce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80014d8:	2302      	movs	r3, #2
 80014da:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014dc:	2301      	movs	r3, #1
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	4619      	mov	r1, r3
 80014ee:	480d      	ldr	r0, [pc, #52]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014f0:	f007 fcf6 	bl	8008ee0 <HAL_TIM_Encoder_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80014fa:	f7ff fdaf 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014fe:	2300      	movs	r3, #0
 8001500:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001506:	463b      	mov	r3, r7
 8001508:	4619      	mov	r1, r3
 800150a:	4806      	ldr	r0, [pc, #24]	@ (8001524 <MX_TIM4_Init+0xa4>)
 800150c:	f008 fdb8 	bl	800a080 <HAL_TIMEx_MasterConfigSynchronization>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001516:	f7ff fda1 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800151a:	bf00      	nop
 800151c:	3730      	adds	r7, #48	@ 0x30
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	240004dc 	.word	0x240004dc
 8001528:	40000800 	.word	0x40000800

0800152c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800153e:	463b      	mov	r3, r7
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
 800154c:	615a      	str	r2, [r3, #20]
 800154e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001550:	4b26      	ldr	r3, [pc, #152]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001552:	4a27      	ldr	r2, [pc, #156]	@ (80015f0 <MX_TIM5_Init+0xc4>)
 8001554:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001556:	4b25      	ldr	r3, [pc, #148]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001558:	2200      	movs	r2, #0
 800155a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155c:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <MX_TIM5_Init+0xc0>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001562:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001564:	2200      	movs	r2, #0
 8001566:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001568:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <MX_TIM5_Init+0xc0>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156e:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001574:	481d      	ldr	r0, [pc, #116]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001576:	f007 fb4d 	bl	8008c14 <HAL_TIM_PWM_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001580:	f7ff fd6c 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001588:	2300      	movs	r3, #0
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	4619      	mov	r1, r3
 8001592:	4816      	ldr	r0, [pc, #88]	@ (80015ec <MX_TIM5_Init+0xc0>)
 8001594:	f008 fd74 	bl	800a080 <HAL_TIMEx_MasterConfigSynchronization>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800159e:	f7ff fd5d 	bl	800105c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015a2:	2360      	movs	r3, #96	@ 0x60
 80015a4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015b2:	463b      	mov	r3, r7
 80015b4:	2204      	movs	r2, #4
 80015b6:	4619      	mov	r1, r3
 80015b8:	480c      	ldr	r0, [pc, #48]	@ (80015ec <MX_TIM5_Init+0xc0>)
 80015ba:	f007 feed 	bl	8009398 <HAL_TIM_PWM_ConfigChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80015c4:	f7ff fd4a 	bl	800105c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015c8:	463b      	mov	r3, r7
 80015ca:	220c      	movs	r2, #12
 80015cc:	4619      	mov	r1, r3
 80015ce:	4807      	ldr	r0, [pc, #28]	@ (80015ec <MX_TIM5_Init+0xc0>)
 80015d0:	f007 fee2 	bl	8009398 <HAL_TIM_PWM_ConfigChannel>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80015da:	f7ff fd3f 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80015de:	4803      	ldr	r0, [pc, #12]	@ (80015ec <MX_TIM5_Init+0xc0>)
 80015e0:	f000 f980 	bl	80018e4 <HAL_TIM_MspPostInit>

}
 80015e4:	bf00      	nop
 80015e6:	3728      	adds	r7, #40	@ 0x28
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	24000528 	.word	0x24000528
 80015f0:	40000c00 	.word	0x40000c00

080015f4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001604:	d16f      	bne.n	80016e6 <HAL_TIM_PWM_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001606:	4b74      	ldr	r3, [pc, #464]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001608:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800160c:	4a72      	ldr	r2, [pc, #456]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001616:	4b70      	ldr	r3, [pc, #448]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001618:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001624:	4b6d      	ldr	r3, [pc, #436]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001626:	4a6e      	ldr	r2, [pc, #440]	@ (80017e0 <HAL_TIM_PWM_MspInit+0x1ec>)
 8001628:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 800162a:	4b6c      	ldr	r3, [pc, #432]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800162c:	2212      	movs	r2, #18
 800162e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001630:	4b6a      	ldr	r3, [pc, #424]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001632:	2240      	movs	r2, #64	@ 0x40
 8001634:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001636:	4b69      	ldr	r3, [pc, #420]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001638:	2200      	movs	r2, #0
 800163a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800163c:	4b67      	ldr	r3, [pc, #412]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800163e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001642:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001644:	4b65      	ldr	r3, [pc, #404]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001646:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800164a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800164c:	4b63      	ldr	r3, [pc, #396]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800164e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001652:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001654:	4b61      	ldr	r3, [pc, #388]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800165a:	4b60      	ldr	r3, [pc, #384]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800165c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001660:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001662:	4b5e      	ldr	r3, [pc, #376]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001664:	2200      	movs	r2, #0
 8001666:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001668:	485c      	ldr	r0, [pc, #368]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800166a:	f000 fd8f 	bl	800218c <HAL_DMA_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 8001674:	f7ff fcf2 	bl	800105c <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a58      	ldr	r2, [pc, #352]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 800167c:	625a      	str	r2, [r3, #36]	@ 0x24
 800167e:	4a57      	ldr	r2, [pc, #348]	@ (80017dc <HAL_TIM_PWM_MspInit+0x1e8>)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8001684:	4b57      	ldr	r3, [pc, #348]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001686:	4a58      	ldr	r2, [pc, #352]	@ (80017e8 <HAL_TIM_PWM_MspInit+0x1f4>)
 8001688:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 800168a:	4b56      	ldr	r3, [pc, #344]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 800168c:	2214      	movs	r2, #20
 800168e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001690:	4b54      	ldr	r3, [pc, #336]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001692:	2240      	movs	r2, #64	@ 0x40
 8001694:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001696:	4b53      	ldr	r3, [pc, #332]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001698:	2200      	movs	r2, #0
 800169a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800169c:	4b51      	ldr	r3, [pc, #324]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 800169e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016a2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016a4:	4b4f      	ldr	r3, [pc, #316]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016aa:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016ac:	4b4d      	ldr	r3, [pc, #308]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016b2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80016b4:	4b4b      	ldr	r3, [pc, #300]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 80016ba:	4b4a      	ldr	r3, [pc, #296]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80016c0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016c2:	4b48      	ldr	r3, [pc, #288]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80016c8:	4846      	ldr	r0, [pc, #280]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016ca:	f000 fd5f 	bl	800218c <HAL_DMA_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_TIM_PWM_MspInit+0xe4>
    {
      Error_Handler();
 80016d4:	f7ff fcc2 	bl	800105c <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a42      	ldr	r2, [pc, #264]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016de:	4a41      	ldr	r2, [pc, #260]	@ (80017e4 <HAL_TIM_PWM_MspInit+0x1f0>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80016e4:	e073      	b.n	80017ce <HAL_TIM_PWM_MspInit+0x1da>
  else if(tim_pwmHandle->Instance==TIM5)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a40      	ldr	r2, [pc, #256]	@ (80017ec <HAL_TIM_PWM_MspInit+0x1f8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d16e      	bne.n	80017ce <HAL_TIM_PWM_MspInit+0x1da>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80016f0:	4b39      	ldr	r3, [pc, #228]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 80016f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016f6:	4a38      	ldr	r2, [pc, #224]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 80016f8:	f043 0308 	orr.w	r3, r3, #8
 80016fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001700:	4b35      	ldr	r3, [pc, #212]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001702:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800170e:	4b38      	ldr	r3, [pc, #224]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001710:	4a38      	ldr	r2, [pc, #224]	@ (80017f4 <HAL_TIM_PWM_MspInit+0x200>)
 8001712:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Request = DMA_REQUEST_TIM5_CH2;
 8001714:	4b36      	ldr	r3, [pc, #216]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001716:	2238      	movs	r2, #56	@ 0x38
 8001718:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800171a:	4b35      	ldr	r3, [pc, #212]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 800171c:	2240      	movs	r2, #64	@ 0x40
 800171e:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001720:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001726:	4b32      	ldr	r3, [pc, #200]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001728:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800172c:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800172e:	4b30      	ldr	r3, [pc, #192]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001730:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001734:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001736:	4b2e      	ldr	r3, [pc, #184]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001738:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800173c:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 800173e:	4b2c      	ldr	r3, [pc, #176]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001740:	2200      	movs	r2, #0
 8001742:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8001744:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001746:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800174a:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800174c:	4b28      	ldr	r3, [pc, #160]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 800174e:	2200      	movs	r2, #0
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8001752:	4827      	ldr	r0, [pc, #156]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001754:	f000 fd1a 	bl	800218c <HAL_DMA_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <HAL_TIM_PWM_MspInit+0x16e>
      Error_Handler();
 800175e:	f7ff fc7d 	bl	800105c <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a22      	ldr	r2, [pc, #136]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
 8001768:	4a21      	ldr	r2, [pc, #132]	@ (80017f0 <HAL_TIM_PWM_MspInit+0x1fc>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4.Instance = DMA1_Stream3;
 800176e:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001770:	4a22      	ldr	r2, [pc, #136]	@ (80017fc <HAL_TIM_PWM_MspInit+0x208>)
 8001772:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8001774:	4b20      	ldr	r3, [pc, #128]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001776:	223a      	movs	r2, #58	@ 0x3a
 8001778:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 800177c:	2240      	movs	r2, #64	@ 0x40
 800177e:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001780:	4b1d      	ldr	r3, [pc, #116]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001786:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001788:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800178c:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800178e:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001790:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001794:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001796:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 8001798:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800179c:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 800179e:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017aa:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 80017b2:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017b4:	f000 fcea 	bl	800218c <HAL_DMA_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_TIM_PWM_MspInit+0x1ce>
      Error_Handler();
 80017be:	f7ff fc4d 	bl	800105c <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a0c      	ldr	r2, [pc, #48]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80017c8:	4a0b      	ldr	r2, [pc, #44]	@ (80017f8 <HAL_TIM_PWM_MspInit+0x204>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	58024400 	.word	0x58024400
 80017dc:	24000574 	.word	0x24000574
 80017e0:	40020088 	.word	0x40020088
 80017e4:	240005ec 	.word	0x240005ec
 80017e8:	40020028 	.word	0x40020028
 80017ec:	40000c00 	.word	0x40000c00
 80017f0:	24000664 	.word	0x24000664
 80017f4:	40020070 	.word	0x40020070
 80017f8:	240006dc 	.word	0x240006dc
 80017fc:	40020058 	.word	0x40020058

08001800 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0e      	ldr	r2, [pc, #56]	@ (8001848 <HAL_TIM_Base_MspInit+0x48>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d116      	bne.n	8001840 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <HAL_TIM_Base_MspInit+0x4c>)
 8001814:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001818:	4a0c      	ldr	r2, [pc, #48]	@ (800184c <HAL_TIM_Base_MspInit+0x4c>)
 800181a:	f043 0302 	orr.w	r3, r3, #2
 800181e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_TIM_Base_MspInit+0x4c>)
 8001824:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	201d      	movs	r0, #29
 8001836:	f000 fc60 	bl	80020fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800183a:	201d      	movs	r0, #29
 800183c:	f000 fc77 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001840:	bf00      	nop
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40000400 	.word	0x40000400
 800184c:	58024400 	.word	0x58024400

08001850 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	@ 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a1a      	ldr	r2, [pc, #104]	@ (80018d8 <HAL_TIM_Encoder_MspInit+0x88>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d12e      	bne.n	80018d0 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 8001874:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001878:	4a18      	ldr	r2, [pc, #96]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001882:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 8001884:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 8001892:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001896:	4a11      	ldr	r2, [pc, #68]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 8001898:	f043 0308 	orr.w	r3, r3, #8
 800189c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018a0:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <HAL_TIM_Encoder_MspInit+0x8c>)
 80018a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a6:	f003 0308 	and.w	r3, r3, #8
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80018ae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80018b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	2302      	movs	r3, #2
 80018b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018c0:	2302      	movs	r3, #2
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	4805      	ldr	r0, [pc, #20]	@ (80018e0 <HAL_TIM_Encoder_MspInit+0x90>)
 80018cc:	f002 fda6 	bl	800441c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	@ 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40000800 	.word	0x40000800
 80018dc:	58024400 	.word	0x58024400
 80018e0:	58020c00 	.word	0x58020c00

080018e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	@ 0x28
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001904:	d11f      	bne.n	8001946 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001906:	4b24      	ldr	r3, [pc, #144]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 8001908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190c:	4a22      	ldr	r2, [pc, #136]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001916:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 8001918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001924:	2305      	movs	r3, #5
 8001926:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001934:	2301      	movs	r3, #1
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4817      	ldr	r0, [pc, #92]	@ (800199c <HAL_TIM_MspPostInit+0xb8>)
 8001940:	f002 fd6c 	bl	800441c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001944:	e023      	b.n	800198e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a15      	ldr	r2, [pc, #84]	@ (80019a0 <HAL_TIM_MspPostInit+0xbc>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d11e      	bne.n	800198e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 8001952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001956:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001960:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <HAL_TIM_MspPostInit+0xb4>)
 8001962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800196e:	230a      	movs	r3, #10
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	2302      	movs	r3, #2
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800197e:	2302      	movs	r3, #2
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <HAL_TIM_MspPostInit+0xb8>)
 800198a:	f002 fd47 	bl	800441c <HAL_GPIO_Init>
}
 800198e:	bf00      	nop
 8001990:	3728      	adds	r7, #40	@ 0x28
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	58024400 	.word	0x58024400
 800199c:	58020000 	.word	0x58020000
 80019a0:	40000c00 	.word	0x40000c00

080019a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019a8:	f7fe fe6a 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019ac:	480c      	ldr	r0, [pc, #48]	@ (80019e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019ae:	490d      	ldr	r1, [pc, #52]	@ (80019e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019b0:	4a0d      	ldr	r2, [pc, #52]	@ (80019e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b4:	e002      	b.n	80019bc <LoopCopyDataInit>

080019b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ba:	3304      	adds	r3, #4

080019bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c0:	d3f9      	bcc.n	80019b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c2:	4a0a      	ldr	r2, [pc, #40]	@ (80019ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019c4:	4c0a      	ldr	r4, [pc, #40]	@ (80019f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c8:	e001      	b.n	80019ce <LoopFillZerobss>

080019ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019cc:	3204      	adds	r2, #4

080019ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d0:	d3fb      	bcc.n	80019ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d2:	f00e fac7 	bl	800ff64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019d6:	f7ff f9e5 	bl	8000da4 <main>
  bx  lr
 80019da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019dc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019e0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019e4:	240002e8 	.word	0x240002e8
  ldr r2, =_sidata
 80019e8:	08012428 	.word	0x08012428
  ldr r2, =_sbss
 80019ec:	240002e8 	.word	0x240002e8
  ldr r4, =_ebss
 80019f0:	24002528 	.word	0x24002528

080019f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019f4:	e7fe      	b.n	80019f4 <ADC3_IRQHandler>
	...

080019f8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d009      	beq.n	8001a20 <BSP_LED_Init+0x28>
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d006      	beq.n	8001a20 <BSP_LED_Init+0x28>
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d003      	beq.n	8001a20 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001a18:	f06f 0301 	mvn.w	r3, #1
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a1e:	e055      	b.n	8001acc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d10f      	bne.n	8001a46 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001a26:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a2e:	f043 0302 	orr.w	r3, r3, #2
 8001a32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a36:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	e021      	b.n	8001a8a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d10f      	bne.n	8001a6c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001a4c:	4b22      	ldr	r3, [pc, #136]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a52:	4a21      	ldr	r2, [pc, #132]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a54:	f043 0310 	orr.w	r3, r3, #16
 8001a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a62:	f003 0310 	and.w	r3, r3, #16
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	e00e      	b.n	8001a8a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a72:	4a19      	ldr	r2, [pc, #100]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a7c:	4b16      	ldr	r3, [pc, #88]	@ (8001ad8 <BSP_LED_Init+0xe0>)
 8001a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <BSP_LED_Init+0xe4>)
 8001a8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a92:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ae0 <BSP_LED_Init+0xe8>)
 8001aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa8:	f107 0218 	add.w	r2, r7, #24
 8001aac:	4611      	mov	r1, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f002 fcb4 	bl	800441c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <BSP_LED_Init+0xe8>)
 8001ab8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	4a07      	ldr	r2, [pc, #28]	@ (8001adc <BSP_LED_Init+0xe4>)
 8001ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f002 fe58 	bl	800477c <HAL_GPIO_WritePin>
  }

  return ret;
 8001acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3730      	adds	r7, #48	@ 0x30
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	58024400 	.word	0x58024400
 8001adc:	08012074 	.word	0x08012074
 8001ae0:	2400000c 	.word	0x2400000c

08001ae4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	460a      	mov	r2, r1
 8001aee:	71fb      	strb	r3, [r7, #7]
 8001af0:	4613      	mov	r3, r2
 8001af2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001af4:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb0 <BSP_PB_Init+0xcc>)
 8001af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001afa:	4a2d      	ldr	r2, [pc, #180]	@ (8001bb0 <BSP_PB_Init+0xcc>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b04:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb0 <BSP_PB_Init+0xcc>)
 8001b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001b12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b16:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001b20:	79bb      	ldrb	r3, [r7, #6]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10c      	bne.n	8001b40 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001b26:	2300      	movs	r3, #0
 8001b28:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	4a21      	ldr	r2, [pc, #132]	@ (8001bb4 <BSP_PB_Init+0xd0>)
 8001b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b32:	f107 020c 	add.w	r2, r7, #12
 8001b36:	4611      	mov	r1, r2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f002 fc6f 	bl	800441c <HAL_GPIO_Init>
 8001b3e:	e031      	b.n	8001ba4 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001b40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b44:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb4 <BSP_PB_Init+0xd0>)
 8001b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b4e:	f107 020c 	add.w	r2, r7, #12
 8001b52:	4611      	mov	r1, r2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 fc61 	bl	800441c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	4a16      	ldr	r2, [pc, #88]	@ (8001bb8 <BSP_PB_Init+0xd4>)
 8001b60:	441a      	add	r2, r3
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	4915      	ldr	r1, [pc, #84]	@ (8001bbc <BSP_PB_Init+0xd8>)
 8001b66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f002 fc04 	bl	800437a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	4a10      	ldr	r2, [pc, #64]	@ (8001bb8 <BSP_PB_Init+0xd4>)
 8001b78:	1898      	adds	r0, r3, r2
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	4a10      	ldr	r2, [pc, #64]	@ (8001bc0 <BSP_PB_Init+0xdc>)
 8001b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b82:	461a      	mov	r2, r3
 8001b84:	2100      	movs	r1, #0
 8001b86:	f002 fbd9 	bl	800433c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001b8a:	2028      	movs	r0, #40	@ 0x28
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc4 <BSP_PB_Init+0xe0>)
 8001b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b94:	2200      	movs	r2, #0
 8001b96:	4619      	mov	r1, r3
 8001b98:	f000 faaf 	bl	80020fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001b9c:	2328      	movs	r3, #40	@ 0x28
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 fac5 	bl	800212e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3720      	adds	r7, #32
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	58024400 	.word	0x58024400
 8001bb4:	24000018 	.word	0x24000018
 8001bb8:	24000754 	.word	0x24000754
 8001bbc:	0801207c 	.word	0x0801207c
 8001bc0:	2400001c 	.word	0x2400001c
 8001bc4:	24000020 	.word	0x24000020

08001bc8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	4a04      	ldr	r2, [pc, #16]	@ (8001be8 <BSP_PB_IRQHandler+0x20>)
 8001bd8:	4413      	add	r3, r2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f002 fbe2 	bl	80043a4 <HAL_EXTI_IRQHandler>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	24000754 	.word	0x24000754

08001bec <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001c1a:	f06f 0301 	mvn.w	r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	e018      	b.n	8001c54 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2294      	movs	r2, #148	@ 0x94
 8001c26:	fb02 f303 	mul.w	r3, r2, r3
 8001c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001c60 <BSP_COM_Init+0x5c>)
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f86e 	bl	8001d10 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	2294      	movs	r2, #148	@ 0x94
 8001c38:	fb02 f303 	mul.w	r3, r2, r3
 8001c3c:	4a08      	ldr	r2, [pc, #32]	@ (8001c60 <BSP_COM_Init+0x5c>)
 8001c3e:	4413      	add	r3, r2
 8001c40:	6839      	ldr	r1, [r7, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f80e 	bl	8001c64 <MX_USART3_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001c4e:	f06f 0303 	mvn.w	r3, #3
 8001c52:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001c54:	68fb      	ldr	r3, [r7, #12]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2400075c 	.word	0x2400075c

08001c64 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <MX_USART3_Init+0x60>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	220c      	movs	r2, #12
 8001c82:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	895b      	ldrh	r3, [r3, #10]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	891b      	ldrh	r3, [r3, #8]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	899b      	ldrh	r3, [r3, #12]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001cb0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f008 fa90 	bl	800a1d8 <HAL_UART_Init>
 8001cb8:	4603      	mov	r3, r0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	24000008 	.word	0x24000008

08001cc8 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001cd0:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <__io_putchar+0x30>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	2394      	movs	r3, #148	@ 0x94
 8001cd8:	fb02 f303 	mul.w	r3, r2, r3
 8001cdc:	4a07      	ldr	r2, [pc, #28]	@ (8001cfc <__io_putchar+0x34>)
 8001cde:	1898      	adds	r0, r3, r2
 8001ce0:	1d39      	adds	r1, r7, #4
 8001ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f008 fad0 	bl	800a28c <HAL_UART_Transmit>
  return ch;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	240007f0 	.word	0x240007f0
 8001cfc:	2400075c 	.word	0x2400075c

08001d00 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f7ff ff71 	bl	8001bec <BSP_PB_Callback>
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	@ 0x28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001d18:	4b27      	ldr	r3, [pc, #156]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1e:	4a26      	ldr	r2, [pc, #152]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d28:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001d36:	4b20      	ldr	r3, [pc, #128]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d3c:	4a1e      	ldr	r2, [pc, #120]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d3e:	f043 0308 	orr.w	r3, r3, #8
 8001d42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d46:	4b1c      	ldr	r3, [pc, #112]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001d54:	4b18      	ldr	r3, [pc, #96]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d5a:	4a17      	ldr	r2, [pc, #92]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001d64:	4b14      	ldr	r3, [pc, #80]	@ (8001db8 <COM1_MspInit+0xa8>)
 8001d66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d76:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001d80:	2301      	movs	r3, #1
 8001d82:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001d84:	2307      	movs	r3, #7
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	480b      	ldr	r0, [pc, #44]	@ (8001dbc <COM1_MspInit+0xac>)
 8001d90:	f002 fb44 	bl	800441c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001d94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d98:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001d9e:	2307      	movs	r3, #7
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001da2:	f107 0314 	add.w	r3, r7, #20
 8001da6:	4619      	mov	r1, r3
 8001da8:	4804      	ldr	r0, [pc, #16]	@ (8001dbc <COM1_MspInit+0xac>)
 8001daa:	f002 fb37 	bl	800441c <HAL_GPIO_Init>
}
 8001dae:	bf00      	nop
 8001db0:	3728      	adds	r7, #40	@ 0x28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	58024400 	.word	0x58024400
 8001dbc:	58020c00 	.word	0x58020c00

08001dc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc6:	2003      	movs	r0, #3
 8001dc8:	f000 f98c 	bl	80020e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001dcc:	f004 fe50 	bl	8006a70 <HAL_RCC_GetSysClockFreq>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	4b15      	ldr	r3, [pc, #84]	@ (8001e28 <HAL_Init+0x68>)
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	0a1b      	lsrs	r3, r3, #8
 8001dd8:	f003 030f 	and.w	r3, r3, #15
 8001ddc:	4913      	ldr	r1, [pc, #76]	@ (8001e2c <HAL_Init+0x6c>)
 8001dde:	5ccb      	ldrb	r3, [r1, r3]
 8001de0:	f003 031f 	and.w	r3, r3, #31
 8001de4:	fa22 f303 	lsr.w	r3, r2, r3
 8001de8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001dea:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <HAL_Init+0x68>)
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	4a0e      	ldr	r2, [pc, #56]	@ (8001e2c <HAL_Init+0x6c>)
 8001df4:	5cd3      	ldrb	r3, [r2, r3]
 8001df6:	f003 031f 	and.w	r3, r3, #31
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8001e00:	4a0b      	ldr	r2, [pc, #44]	@ (8001e30 <HAL_Init+0x70>)
 8001e02:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e04:	4a0b      	ldr	r2, [pc, #44]	@ (8001e34 <HAL_Init+0x74>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f000 f814 	bl	8001e38 <HAL_InitTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e002      	b.n	8001e20 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e1a:	f7ff f925 	bl	8001068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	58024400 	.word	0x58024400
 8001e2c:	08012064 	.word	0x08012064
 8001e30:	24000004 	.word	0x24000004
 8001e34:	24000000 	.word	0x24000000

08001e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_InitTick+0x60>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e021      	b.n	8001e90 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_InitTick+0x64>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <HAL_InitTick+0x60>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f971 	bl	800214a <HAL_SYSTICK_Config>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00e      	b.n	8001e90 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b0f      	cmp	r3, #15
 8001e76:	d80a      	bhi.n	8001e8e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e80:	f000 f93b 	bl	80020fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e84:	4a06      	ldr	r2, [pc, #24]	@ (8001ea0 <HAL_InitTick+0x68>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	e000      	b.n	8001e90 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	24000028 	.word	0x24000028
 8001e9c:	24000000 	.word	0x24000000
 8001ea0:	24000024 	.word	0x24000024

08001ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_IncTick+0x20>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4a04      	ldr	r2, [pc, #16]	@ (8001ec8 <HAL_IncTick+0x24>)
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	24000028 	.word	0x24000028
 8001ec8:	240007f4 	.word	0x240007f4

08001ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	@ (8001ee0 <HAL_GetTick+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	240007f4 	.word	0x240007f4

08001ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eec:	f7ff ffee 	bl	8001ecc <HAL_GetTick>
 8001ef0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001efc:	d005      	beq.n	8001f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <HAL_Delay+0x44>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4413      	add	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f0a:	bf00      	nop
 8001f0c:	f7ff ffde 	bl	8001ecc <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f7      	bhi.n	8001f0c <HAL_Delay+0x28>
  {
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	24000028 	.word	0x24000028

08001f2c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001f30:	4b03      	ldr	r3, [pc, #12]	@ (8001f40 <HAL_GetREVID+0x14>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	0c1b      	lsrs	r3, r3, #16
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	5c001000 	.word	0x5c001000

08001f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f54:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <__NVIC_SetPriorityGrouping+0x40>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f60:	4013      	ands	r3, r2
 8001f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f72:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <__NVIC_SetPriorityGrouping+0x40>)
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	60d3      	str	r3, [r2, #12]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00
 8001f88:	05fa0000 	.word	0x05fa0000

08001f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f90:	4b04      	ldr	r3, [pc, #16]	@ (8001fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	f003 0307 	and.w	r3, r3, #7
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001fb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	db0b      	blt.n	8001fd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	f003 021f 	and.w	r2, r3, #31
 8001fc0:	4907      	ldr	r1, [pc, #28]	@ (8001fe0 <__NVIC_EnableIRQ+0x38>)
 8001fc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fc6:	095b      	lsrs	r3, r3, #5
 8001fc8:	2001      	movs	r0, #1
 8001fca:	fa00 f202 	lsl.w	r2, r0, r2
 8001fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ff0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db0a      	blt.n	800200e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	490c      	ldr	r1, [pc, #48]	@ (8002030 <__NVIC_SetPriority+0x4c>)
 8001ffe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002002:	0112      	lsls	r2, r2, #4
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	440b      	add	r3, r1
 8002008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800200c:	e00a      	b.n	8002024 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4908      	ldr	r1, [pc, #32]	@ (8002034 <__NVIC_SetPriority+0x50>)
 8002014:	88fb      	ldrh	r3, [r7, #6]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	3b04      	subs	r3, #4
 800201c:	0112      	lsls	r2, r2, #4
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	440b      	add	r3, r1
 8002022:	761a      	strb	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000e100 	.word	0xe000e100
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	@ 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f1c3 0307 	rsb	r3, r3, #7
 8002052:	2b04      	cmp	r3, #4
 8002054:	bf28      	it	cs
 8002056:	2304      	movcs	r3, #4
 8002058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3304      	adds	r3, #4
 800205e:	2b06      	cmp	r3, #6
 8002060:	d902      	bls.n	8002068 <NVIC_EncodePriority+0x30>
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3b03      	subs	r3, #3
 8002066:	e000      	b.n	800206a <NVIC_EncodePriority+0x32>
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	f04f 32ff 	mov.w	r2, #4294967295
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002080:	f04f 31ff 	mov.w	r1, #4294967295
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	43d9      	mvns	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	4313      	orrs	r3, r2
         );
}
 8002092:	4618      	mov	r0, r3
 8002094:	3724      	adds	r7, #36	@ 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020b0:	d301      	bcc.n	80020b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020b2:	2301      	movs	r3, #1
 80020b4:	e00f      	b.n	80020d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020b6:	4a0a      	ldr	r2, [pc, #40]	@ (80020e0 <SysTick_Config+0x40>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020be:	210f      	movs	r1, #15
 80020c0:	f04f 30ff 	mov.w	r0, #4294967295
 80020c4:	f7ff ff8e 	bl	8001fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <SysTick_Config+0x40>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ce:	4b04      	ldr	r3, [pc, #16]	@ (80020e0 <SysTick_Config+0x40>)
 80020d0:	2207      	movs	r2, #7
 80020d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	e000e010 	.word	0xe000e010

080020e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff ff29 	bl	8001f44 <__NVIC_SetPriorityGrouping>
}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	4603      	mov	r3, r0
 8002102:	60b9      	str	r1, [r7, #8]
 8002104:	607a      	str	r2, [r7, #4]
 8002106:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002108:	f7ff ff40 	bl	8001f8c <__NVIC_GetPriorityGrouping>
 800210c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	6978      	ldr	r0, [r7, #20]
 8002114:	f7ff ff90 	bl	8002038 <NVIC_EncodePriority>
 8002118:	4602      	mov	r2, r0
 800211a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff5f 	bl	8001fe4 <__NVIC_SetPriority>
}
 8002126:	bf00      	nop
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	4603      	mov	r3, r0
 8002136:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002138:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff33 	bl	8001fa8 <__NVIC_EnableIRQ>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ffa4 	bl	80020a0 <SysTick_Config>
 8002158:	4603      	mov	r3, r0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002168:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_GetCurrentCPUID+0x24>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	2b07      	cmp	r3, #7
 8002174:	d101      	bne.n	800217a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8002176:	2303      	movs	r3, #3
 8002178:	e000      	b.n	800217c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800217a:	2301      	movs	r3, #1
  }
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002194:	f7ff fe9a 	bl	8001ecc <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e316      	b.n	80027d2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a66      	ldr	r2, [pc, #408]	@ (8002344 <HAL_DMA_Init+0x1b8>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d04a      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a65      	ldr	r2, [pc, #404]	@ (8002348 <HAL_DMA_Init+0x1bc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d045      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a63      	ldr	r2, [pc, #396]	@ (800234c <HAL_DMA_Init+0x1c0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d040      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a62      	ldr	r2, [pc, #392]	@ (8002350 <HAL_DMA_Init+0x1c4>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d03b      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a60      	ldr	r2, [pc, #384]	@ (8002354 <HAL_DMA_Init+0x1c8>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d036      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5f      	ldr	r2, [pc, #380]	@ (8002358 <HAL_DMA_Init+0x1cc>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d031      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a5d      	ldr	r2, [pc, #372]	@ (800235c <HAL_DMA_Init+0x1d0>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d02c      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002360 <HAL_DMA_Init+0x1d4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d027      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_DMA_Init+0x1d8>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d022      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a59      	ldr	r2, [pc, #356]	@ (8002368 <HAL_DMA_Init+0x1dc>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d01d      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a57      	ldr	r2, [pc, #348]	@ (800236c <HAL_DMA_Init+0x1e0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d018      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a56      	ldr	r2, [pc, #344]	@ (8002370 <HAL_DMA_Init+0x1e4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d013      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a54      	ldr	r2, [pc, #336]	@ (8002374 <HAL_DMA_Init+0x1e8>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00e      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a53      	ldr	r2, [pc, #332]	@ (8002378 <HAL_DMA_Init+0x1ec>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d009      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a51      	ldr	r2, [pc, #324]	@ (800237c <HAL_DMA_Init+0x1f0>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d004      	beq.n	8002244 <HAL_DMA_Init+0xb8>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a50      	ldr	r2, [pc, #320]	@ (8002380 <HAL_DMA_Init+0x1f4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d101      	bne.n	8002248 <HAL_DMA_Init+0xbc>
 8002244:	2301      	movs	r3, #1
 8002246:	e000      	b.n	800224a <HAL_DMA_Init+0xbe>
 8002248:	2300      	movs	r3, #0
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 813b 	beq.w	80024c6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a37      	ldr	r2, [pc, #220]	@ (8002344 <HAL_DMA_Init+0x1b8>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d04a      	beq.n	8002300 <HAL_DMA_Init+0x174>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a36      	ldr	r2, [pc, #216]	@ (8002348 <HAL_DMA_Init+0x1bc>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d045      	beq.n	8002300 <HAL_DMA_Init+0x174>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a34      	ldr	r2, [pc, #208]	@ (800234c <HAL_DMA_Init+0x1c0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d040      	beq.n	8002300 <HAL_DMA_Init+0x174>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a33      	ldr	r2, [pc, #204]	@ (8002350 <HAL_DMA_Init+0x1c4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d03b      	beq.n	8002300 <HAL_DMA_Init+0x174>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a31      	ldr	r2, [pc, #196]	@ (8002354 <HAL_DMA_Init+0x1c8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d036      	beq.n	8002300 <HAL_DMA_Init+0x174>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a30      	ldr	r2, [pc, #192]	@ (8002358 <HAL_DMA_Init+0x1cc>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d031      	beq.n	8002300 <HAL_DMA_Init+0x174>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a2e      	ldr	r2, [pc, #184]	@ (800235c <HAL_DMA_Init+0x1d0>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d02c      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a2d      	ldr	r2, [pc, #180]	@ (8002360 <HAL_DMA_Init+0x1d4>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d027      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a2b      	ldr	r2, [pc, #172]	@ (8002364 <HAL_DMA_Init+0x1d8>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d022      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a2a      	ldr	r2, [pc, #168]	@ (8002368 <HAL_DMA_Init+0x1dc>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d01d      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a28      	ldr	r2, [pc, #160]	@ (800236c <HAL_DMA_Init+0x1e0>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d018      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a27      	ldr	r2, [pc, #156]	@ (8002370 <HAL_DMA_Init+0x1e4>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d013      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a25      	ldr	r2, [pc, #148]	@ (8002374 <HAL_DMA_Init+0x1e8>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d00e      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a24      	ldr	r2, [pc, #144]	@ (8002378 <HAL_DMA_Init+0x1ec>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d009      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a22      	ldr	r2, [pc, #136]	@ (800237c <HAL_DMA_Init+0x1f0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d004      	beq.n	8002300 <HAL_DMA_Init+0x174>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a21      	ldr	r2, [pc, #132]	@ (8002380 <HAL_DMA_Init+0x1f4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d108      	bne.n	8002312 <HAL_DMA_Init+0x186>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 0201 	bic.w	r2, r2, #1
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	e007      	b.n	8002322 <HAL_DMA_Init+0x196>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0201 	bic.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002322:	e02f      	b.n	8002384 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002324:	f7ff fdd2 	bl	8001ecc <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b05      	cmp	r3, #5
 8002330:	d928      	bls.n	8002384 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2220      	movs	r2, #32
 8002336:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2203      	movs	r2, #3
 800233c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e246      	b.n	80027d2 <HAL_DMA_Init+0x646>
 8002344:	40020010 	.word	0x40020010
 8002348:	40020028 	.word	0x40020028
 800234c:	40020040 	.word	0x40020040
 8002350:	40020058 	.word	0x40020058
 8002354:	40020070 	.word	0x40020070
 8002358:	40020088 	.word	0x40020088
 800235c:	400200a0 	.word	0x400200a0
 8002360:	400200b8 	.word	0x400200b8
 8002364:	40020410 	.word	0x40020410
 8002368:	40020428 	.word	0x40020428
 800236c:	40020440 	.word	0x40020440
 8002370:	40020458 	.word	0x40020458
 8002374:	40020470 	.word	0x40020470
 8002378:	40020488 	.word	0x40020488
 800237c:	400204a0 	.word	0x400204a0
 8002380:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1c8      	bne.n	8002324 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4b83      	ldr	r3, [pc, #524]	@ (80025ac <HAL_DMA_Init+0x420>)
 800239e:	4013      	ands	r3, r2
 80023a0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80023aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	691b      	ldr	r3, [r3, #16]
 80023b0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023c2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	2b04      	cmp	r3, #4
 80023d6:	d107      	bne.n	80023e8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e0:	4313      	orrs	r3, r2
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80023e8:	4b71      	ldr	r3, [pc, #452]	@ (80025b0 <HAL_DMA_Init+0x424>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b71      	ldr	r3, [pc, #452]	@ (80025b4 <HAL_DMA_Init+0x428>)
 80023ee:	4013      	ands	r3, r2
 80023f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023f4:	d328      	bcc.n	8002448 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b28      	cmp	r3, #40	@ 0x28
 80023fc:	d903      	bls.n	8002406 <HAL_DMA_Init+0x27a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b2e      	cmp	r3, #46	@ 0x2e
 8002404:	d917      	bls.n	8002436 <HAL_DMA_Init+0x2aa>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b3e      	cmp	r3, #62	@ 0x3e
 800240c:	d903      	bls.n	8002416 <HAL_DMA_Init+0x28a>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b42      	cmp	r3, #66	@ 0x42
 8002414:	d90f      	bls.n	8002436 <HAL_DMA_Init+0x2aa>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b46      	cmp	r3, #70	@ 0x46
 800241c:	d903      	bls.n	8002426 <HAL_DMA_Init+0x29a>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b48      	cmp	r3, #72	@ 0x48
 8002424:	d907      	bls.n	8002436 <HAL_DMA_Init+0x2aa>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b4e      	cmp	r3, #78	@ 0x4e
 800242c:	d905      	bls.n	800243a <HAL_DMA_Init+0x2ae>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b52      	cmp	r3, #82	@ 0x52
 8002434:	d801      	bhi.n	800243a <HAL_DMA_Init+0x2ae>
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <HAL_DMA_Init+0x2b0>
 800243a:	2300      	movs	r3, #0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002446:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f023 0307 	bic.w	r3, r3, #7
 800245e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	4313      	orrs	r3, r2
 8002468:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	2b04      	cmp	r3, #4
 8002470:	d117      	bne.n	80024a2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00e      	beq.n	80024a2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f001 fdcf 	bl	8004028 <DMA_CheckFifoParam>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d008      	beq.n	80024a2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2240      	movs	r2, #64	@ 0x40
 8002494:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e197      	b.n	80027d2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f001 fd0a 	bl	8003ec4 <DMA_CalcBaseAndBitshift>
 80024b0:	4603      	mov	r3, r0
 80024b2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	223f      	movs	r2, #63	@ 0x3f
 80024be:	409a      	lsls	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	e0cd      	b.n	8002662 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a3b      	ldr	r2, [pc, #236]	@ (80025b8 <HAL_DMA_Init+0x42c>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d022      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a39      	ldr	r2, [pc, #228]	@ (80025bc <HAL_DMA_Init+0x430>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d01d      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a38      	ldr	r2, [pc, #224]	@ (80025c0 <HAL_DMA_Init+0x434>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d018      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a36      	ldr	r2, [pc, #216]	@ (80025c4 <HAL_DMA_Init+0x438>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d013      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a35      	ldr	r2, [pc, #212]	@ (80025c8 <HAL_DMA_Init+0x43c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d00e      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a33      	ldr	r2, [pc, #204]	@ (80025cc <HAL_DMA_Init+0x440>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d009      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a32      	ldr	r2, [pc, #200]	@ (80025d0 <HAL_DMA_Init+0x444>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d004      	beq.n	8002516 <HAL_DMA_Init+0x38a>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a30      	ldr	r2, [pc, #192]	@ (80025d4 <HAL_DMA_Init+0x448>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d101      	bne.n	800251a <HAL_DMA_Init+0x38e>
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <HAL_DMA_Init+0x390>
 800251a:	2300      	movs	r3, #0
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 8097 	beq.w	8002650 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a24      	ldr	r2, [pc, #144]	@ (80025b8 <HAL_DMA_Init+0x42c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d021      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a22      	ldr	r2, [pc, #136]	@ (80025bc <HAL_DMA_Init+0x430>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d01c      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a21      	ldr	r2, [pc, #132]	@ (80025c0 <HAL_DMA_Init+0x434>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d017      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1f      	ldr	r2, [pc, #124]	@ (80025c4 <HAL_DMA_Init+0x438>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d012      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1e      	ldr	r2, [pc, #120]	@ (80025c8 <HAL_DMA_Init+0x43c>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d00d      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1c      	ldr	r2, [pc, #112]	@ (80025cc <HAL_DMA_Init+0x440>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d008      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1b      	ldr	r2, [pc, #108]	@ (80025d0 <HAL_DMA_Init+0x444>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d003      	beq.n	8002570 <HAL_DMA_Init+0x3e4>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a19      	ldr	r2, [pc, #100]	@ (80025d4 <HAL_DMA_Init+0x448>)
 800256e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_DMA_Init+0x44c>)
 800258c:	4013      	ands	r3, r2
 800258e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2b40      	cmp	r3, #64	@ 0x40
 8002596:	d021      	beq.n	80025dc <HAL_DMA_Init+0x450>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b80      	cmp	r3, #128	@ 0x80
 800259e:	d102      	bne.n	80025a6 <HAL_DMA_Init+0x41a>
 80025a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025a4:	e01b      	b.n	80025de <HAL_DMA_Init+0x452>
 80025a6:	2300      	movs	r3, #0
 80025a8:	e019      	b.n	80025de <HAL_DMA_Init+0x452>
 80025aa:	bf00      	nop
 80025ac:	fe10803f 	.word	0xfe10803f
 80025b0:	5c001000 	.word	0x5c001000
 80025b4:	ffff0000 	.word	0xffff0000
 80025b8:	58025408 	.word	0x58025408
 80025bc:	5802541c 	.word	0x5802541c
 80025c0:	58025430 	.word	0x58025430
 80025c4:	58025444 	.word	0x58025444
 80025c8:	58025458 	.word	0x58025458
 80025cc:	5802546c 	.word	0x5802546c
 80025d0:	58025480 	.word	0x58025480
 80025d4:	58025494 	.word	0x58025494
 80025d8:	fffe000f 	.word	0xfffe000f
 80025dc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68d2      	ldr	r2, [r2, #12]
 80025e2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80025e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80025ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80025f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80025fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002604:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800260c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4b6e      	ldr	r3, [pc, #440]	@ (80027dc <HAL_DMA_Init+0x650>)
 8002624:	4413      	add	r3, r2
 8002626:	4a6e      	ldr	r2, [pc, #440]	@ (80027e0 <HAL_DMA_Init+0x654>)
 8002628:	fba2 2303 	umull	r2, r3, r2, r3
 800262c:	091b      	lsrs	r3, r3, #4
 800262e:	009a      	lsls	r2, r3, #2
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f001 fc45 	bl	8003ec4 <DMA_CalcBaseAndBitshift>
 800263a:	4603      	mov	r3, r0
 800263c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002642:	f003 031f 	and.w	r3, r3, #31
 8002646:	2201      	movs	r2, #1
 8002648:	409a      	lsls	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	e008      	b.n	8002662 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2240      	movs	r2, #64	@ 0x40
 8002654:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2203      	movs	r2, #3
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0b7      	b.n	80027d2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a5f      	ldr	r2, [pc, #380]	@ (80027e4 <HAL_DMA_Init+0x658>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d072      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a5d      	ldr	r2, [pc, #372]	@ (80027e8 <HAL_DMA_Init+0x65c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d06d      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5c      	ldr	r2, [pc, #368]	@ (80027ec <HAL_DMA_Init+0x660>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d068      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a5a      	ldr	r2, [pc, #360]	@ (80027f0 <HAL_DMA_Init+0x664>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d063      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a59      	ldr	r2, [pc, #356]	@ (80027f4 <HAL_DMA_Init+0x668>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d05e      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a57      	ldr	r2, [pc, #348]	@ (80027f8 <HAL_DMA_Init+0x66c>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d059      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a56      	ldr	r2, [pc, #344]	@ (80027fc <HAL_DMA_Init+0x670>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d054      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a54      	ldr	r2, [pc, #336]	@ (8002800 <HAL_DMA_Init+0x674>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d04f      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a53      	ldr	r2, [pc, #332]	@ (8002804 <HAL_DMA_Init+0x678>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d04a      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a51      	ldr	r2, [pc, #324]	@ (8002808 <HAL_DMA_Init+0x67c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d045      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a50      	ldr	r2, [pc, #320]	@ (800280c <HAL_DMA_Init+0x680>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d040      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002810 <HAL_DMA_Init+0x684>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d03b      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a4d      	ldr	r2, [pc, #308]	@ (8002814 <HAL_DMA_Init+0x688>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d036      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002818 <HAL_DMA_Init+0x68c>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d031      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a4a      	ldr	r2, [pc, #296]	@ (800281c <HAL_DMA_Init+0x690>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d02c      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a48      	ldr	r2, [pc, #288]	@ (8002820 <HAL_DMA_Init+0x694>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d027      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a47      	ldr	r2, [pc, #284]	@ (8002824 <HAL_DMA_Init+0x698>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d022      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a45      	ldr	r2, [pc, #276]	@ (8002828 <HAL_DMA_Init+0x69c>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d01d      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a44      	ldr	r2, [pc, #272]	@ (800282c <HAL_DMA_Init+0x6a0>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d018      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a42      	ldr	r2, [pc, #264]	@ (8002830 <HAL_DMA_Init+0x6a4>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d013      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a41      	ldr	r2, [pc, #260]	@ (8002834 <HAL_DMA_Init+0x6a8>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d00e      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a3f      	ldr	r2, [pc, #252]	@ (8002838 <HAL_DMA_Init+0x6ac>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d009      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a3e      	ldr	r2, [pc, #248]	@ (800283c <HAL_DMA_Init+0x6b0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d004      	beq.n	8002752 <HAL_DMA_Init+0x5c6>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a3c      	ldr	r2, [pc, #240]	@ (8002840 <HAL_DMA_Init+0x6b4>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d101      	bne.n	8002756 <HAL_DMA_Init+0x5ca>
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <HAL_DMA_Init+0x5cc>
 8002756:	2300      	movs	r3, #0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d032      	beq.n	80027c2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f001 fcdf 	bl	8004120 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b80      	cmp	r3, #128	@ 0x80
 8002768:	d102      	bne.n	8002770 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002784:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d010      	beq.n	80027b0 <HAL_DMA_Init+0x624>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b08      	cmp	r3, #8
 8002794:	d80c      	bhi.n	80027b0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f001 fd5c 	bl	8004254 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	e008      	b.n	80027c2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	a7fdabf8 	.word	0xa7fdabf8
 80027e0:	cccccccd 	.word	0xcccccccd
 80027e4:	40020010 	.word	0x40020010
 80027e8:	40020028 	.word	0x40020028
 80027ec:	40020040 	.word	0x40020040
 80027f0:	40020058 	.word	0x40020058
 80027f4:	40020070 	.word	0x40020070
 80027f8:	40020088 	.word	0x40020088
 80027fc:	400200a0 	.word	0x400200a0
 8002800:	400200b8 	.word	0x400200b8
 8002804:	40020410 	.word	0x40020410
 8002808:	40020428 	.word	0x40020428
 800280c:	40020440 	.word	0x40020440
 8002810:	40020458 	.word	0x40020458
 8002814:	40020470 	.word	0x40020470
 8002818:	40020488 	.word	0x40020488
 800281c:	400204a0 	.word	0x400204a0
 8002820:	400204b8 	.word	0x400204b8
 8002824:	58025408 	.word	0x58025408
 8002828:	5802541c 	.word	0x5802541c
 800282c:	58025430 	.word	0x58025430
 8002830:	58025444 	.word	0x58025444
 8002834:	58025458 	.word	0x58025458
 8002838:	5802546c 	.word	0x5802546c
 800283c:	58025480 	.word	0x58025480
 8002840:	58025494 	.word	0x58025494

08002844 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e226      	b.n	8002cae <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002866:	2b01      	cmp	r3, #1
 8002868:	d101      	bne.n	800286e <HAL_DMA_Start_IT+0x2a>
 800286a:	2302      	movs	r3, #2
 800286c:	e21f      	b.n	8002cae <HAL_DMA_Start_IT+0x46a>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b01      	cmp	r3, #1
 8002880:	f040 820a 	bne.w	8002c98 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a68      	ldr	r2, [pc, #416]	@ (8002a38 <HAL_DMA_Start_IT+0x1f4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d04a      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a66      	ldr	r2, [pc, #408]	@ (8002a3c <HAL_DMA_Start_IT+0x1f8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d045      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a65      	ldr	r2, [pc, #404]	@ (8002a40 <HAL_DMA_Start_IT+0x1fc>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d040      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a63      	ldr	r2, [pc, #396]	@ (8002a44 <HAL_DMA_Start_IT+0x200>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d03b      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a62      	ldr	r2, [pc, #392]	@ (8002a48 <HAL_DMA_Start_IT+0x204>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d036      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a60      	ldr	r2, [pc, #384]	@ (8002a4c <HAL_DMA_Start_IT+0x208>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d031      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a5f      	ldr	r2, [pc, #380]	@ (8002a50 <HAL_DMA_Start_IT+0x20c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d02c      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002a54 <HAL_DMA_Start_IT+0x210>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d027      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002a58 <HAL_DMA_Start_IT+0x214>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d022      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a5a      	ldr	r2, [pc, #360]	@ (8002a5c <HAL_DMA_Start_IT+0x218>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d01d      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a59      	ldr	r2, [pc, #356]	@ (8002a60 <HAL_DMA_Start_IT+0x21c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d018      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a57      	ldr	r2, [pc, #348]	@ (8002a64 <HAL_DMA_Start_IT+0x220>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d013      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a56      	ldr	r2, [pc, #344]	@ (8002a68 <HAL_DMA_Start_IT+0x224>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d00e      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a54      	ldr	r2, [pc, #336]	@ (8002a6c <HAL_DMA_Start_IT+0x228>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d009      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a53      	ldr	r2, [pc, #332]	@ (8002a70 <HAL_DMA_Start_IT+0x22c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d004      	beq.n	8002932 <HAL_DMA_Start_IT+0xee>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a51      	ldr	r2, [pc, #324]	@ (8002a74 <HAL_DMA_Start_IT+0x230>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d108      	bne.n	8002944 <HAL_DMA_Start_IT+0x100>
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	e007      	b.n	8002954 <HAL_DMA_Start_IT+0x110>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 0201 	bic.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	68b9      	ldr	r1, [r7, #8]
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f001 f906 	bl	8003b6c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a34      	ldr	r2, [pc, #208]	@ (8002a38 <HAL_DMA_Start_IT+0x1f4>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d04a      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a33      	ldr	r2, [pc, #204]	@ (8002a3c <HAL_DMA_Start_IT+0x1f8>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d045      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a31      	ldr	r2, [pc, #196]	@ (8002a40 <HAL_DMA_Start_IT+0x1fc>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d040      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a30      	ldr	r2, [pc, #192]	@ (8002a44 <HAL_DMA_Start_IT+0x200>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d03b      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a2e      	ldr	r2, [pc, #184]	@ (8002a48 <HAL_DMA_Start_IT+0x204>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d036      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a2d      	ldr	r2, [pc, #180]	@ (8002a4c <HAL_DMA_Start_IT+0x208>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d031      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002a50 <HAL_DMA_Start_IT+0x20c>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d02c      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002a54 <HAL_DMA_Start_IT+0x210>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d027      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a28      	ldr	r2, [pc, #160]	@ (8002a58 <HAL_DMA_Start_IT+0x214>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d022      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a27      	ldr	r2, [pc, #156]	@ (8002a5c <HAL_DMA_Start_IT+0x218>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d01d      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a25      	ldr	r2, [pc, #148]	@ (8002a60 <HAL_DMA_Start_IT+0x21c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d018      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a24      	ldr	r2, [pc, #144]	@ (8002a64 <HAL_DMA_Start_IT+0x220>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d013      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a22      	ldr	r2, [pc, #136]	@ (8002a68 <HAL_DMA_Start_IT+0x224>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00e      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a21      	ldr	r2, [pc, #132]	@ (8002a6c <HAL_DMA_Start_IT+0x228>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a70 <HAL_DMA_Start_IT+0x22c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_DMA_Start_IT+0x1bc>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002a74 <HAL_DMA_Start_IT+0x230>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d101      	bne.n	8002a04 <HAL_DMA_Start_IT+0x1c0>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <HAL_DMA_Start_IT+0x1c2>
 8002a04:	2300      	movs	r3, #0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d036      	beq.n	8002a78 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f023 021e 	bic.w	r2, r3, #30
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0216 	orr.w	r2, r2, #22
 8002a1c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d03e      	beq.n	8002aa4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0208 	orr.w	r2, r2, #8
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e035      	b.n	8002aa4 <HAL_DMA_Start_IT+0x260>
 8002a38:	40020010 	.word	0x40020010
 8002a3c:	40020028 	.word	0x40020028
 8002a40:	40020040 	.word	0x40020040
 8002a44:	40020058 	.word	0x40020058
 8002a48:	40020070 	.word	0x40020070
 8002a4c:	40020088 	.word	0x40020088
 8002a50:	400200a0 	.word	0x400200a0
 8002a54:	400200b8 	.word	0x400200b8
 8002a58:	40020410 	.word	0x40020410
 8002a5c:	40020428 	.word	0x40020428
 8002a60:	40020440 	.word	0x40020440
 8002a64:	40020458 	.word	0x40020458
 8002a68:	40020470 	.word	0x40020470
 8002a6c:	40020488 	.word	0x40020488
 8002a70:	400204a0 	.word	0x400204a0
 8002a74:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 020e 	bic.w	r2, r3, #14
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 020a 	orr.w	r2, r2, #10
 8002a8a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d007      	beq.n	8002aa4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0204 	orr.w	r2, r2, #4
 8002aa2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a83      	ldr	r2, [pc, #524]	@ (8002cb8 <HAL_DMA_Start_IT+0x474>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d072      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a82      	ldr	r2, [pc, #520]	@ (8002cbc <HAL_DMA_Start_IT+0x478>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d06d      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a80      	ldr	r2, [pc, #512]	@ (8002cc0 <HAL_DMA_Start_IT+0x47c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d068      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a7f      	ldr	r2, [pc, #508]	@ (8002cc4 <HAL_DMA_Start_IT+0x480>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d063      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a7d      	ldr	r2, [pc, #500]	@ (8002cc8 <HAL_DMA_Start_IT+0x484>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d05e      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7c      	ldr	r2, [pc, #496]	@ (8002ccc <HAL_DMA_Start_IT+0x488>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d059      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a7a      	ldr	r2, [pc, #488]	@ (8002cd0 <HAL_DMA_Start_IT+0x48c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d054      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a79      	ldr	r2, [pc, #484]	@ (8002cd4 <HAL_DMA_Start_IT+0x490>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d04f      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a77      	ldr	r2, [pc, #476]	@ (8002cd8 <HAL_DMA_Start_IT+0x494>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d04a      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a76      	ldr	r2, [pc, #472]	@ (8002cdc <HAL_DMA_Start_IT+0x498>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d045      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a74      	ldr	r2, [pc, #464]	@ (8002ce0 <HAL_DMA_Start_IT+0x49c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d040      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a73      	ldr	r2, [pc, #460]	@ (8002ce4 <HAL_DMA_Start_IT+0x4a0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d03b      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a71      	ldr	r2, [pc, #452]	@ (8002ce8 <HAL_DMA_Start_IT+0x4a4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d036      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a70      	ldr	r2, [pc, #448]	@ (8002cec <HAL_DMA_Start_IT+0x4a8>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d031      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a6e      	ldr	r2, [pc, #440]	@ (8002cf0 <HAL_DMA_Start_IT+0x4ac>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d02c      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a6d      	ldr	r2, [pc, #436]	@ (8002cf4 <HAL_DMA_Start_IT+0x4b0>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d027      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a6b      	ldr	r2, [pc, #428]	@ (8002cf8 <HAL_DMA_Start_IT+0x4b4>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d022      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a6a      	ldr	r2, [pc, #424]	@ (8002cfc <HAL_DMA_Start_IT+0x4b8>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d01d      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a68      	ldr	r2, [pc, #416]	@ (8002d00 <HAL_DMA_Start_IT+0x4bc>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d018      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a67      	ldr	r2, [pc, #412]	@ (8002d04 <HAL_DMA_Start_IT+0x4c0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d013      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a65      	ldr	r2, [pc, #404]	@ (8002d08 <HAL_DMA_Start_IT+0x4c4>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00e      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a64      	ldr	r2, [pc, #400]	@ (8002d0c <HAL_DMA_Start_IT+0x4c8>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d009      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a62      	ldr	r2, [pc, #392]	@ (8002d10 <HAL_DMA_Start_IT+0x4cc>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d004      	beq.n	8002b94 <HAL_DMA_Start_IT+0x350>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a61      	ldr	r2, [pc, #388]	@ (8002d14 <HAL_DMA_Start_IT+0x4d0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d101      	bne.n	8002b98 <HAL_DMA_Start_IT+0x354>
 8002b94:	2301      	movs	r3, #1
 8002b96:	e000      	b.n	8002b9a <HAL_DMA_Start_IT+0x356>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d01a      	beq.n	8002bd4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d007      	beq.n	8002bbc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bba:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bd2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a37      	ldr	r2, [pc, #220]	@ (8002cb8 <HAL_DMA_Start_IT+0x474>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d04a      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a36      	ldr	r2, [pc, #216]	@ (8002cbc <HAL_DMA_Start_IT+0x478>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d045      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a34      	ldr	r2, [pc, #208]	@ (8002cc0 <HAL_DMA_Start_IT+0x47c>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d040      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a33      	ldr	r2, [pc, #204]	@ (8002cc4 <HAL_DMA_Start_IT+0x480>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d03b      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a31      	ldr	r2, [pc, #196]	@ (8002cc8 <HAL_DMA_Start_IT+0x484>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d036      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a30      	ldr	r2, [pc, #192]	@ (8002ccc <HAL_DMA_Start_IT+0x488>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d031      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a2e      	ldr	r2, [pc, #184]	@ (8002cd0 <HAL_DMA_Start_IT+0x48c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d02c      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8002cd4 <HAL_DMA_Start_IT+0x490>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d027      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2b      	ldr	r2, [pc, #172]	@ (8002cd8 <HAL_DMA_Start_IT+0x494>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d022      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2a      	ldr	r2, [pc, #168]	@ (8002cdc <HAL_DMA_Start_IT+0x498>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d01d      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a28      	ldr	r2, [pc, #160]	@ (8002ce0 <HAL_DMA_Start_IT+0x49c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d018      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a27      	ldr	r2, [pc, #156]	@ (8002ce4 <HAL_DMA_Start_IT+0x4a0>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d013      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a25      	ldr	r2, [pc, #148]	@ (8002ce8 <HAL_DMA_Start_IT+0x4a4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d00e      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a24      	ldr	r2, [pc, #144]	@ (8002cec <HAL_DMA_Start_IT+0x4a8>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d009      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a22      	ldr	r2, [pc, #136]	@ (8002cf0 <HAL_DMA_Start_IT+0x4ac>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d004      	beq.n	8002c74 <HAL_DMA_Start_IT+0x430>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a21      	ldr	r2, [pc, #132]	@ (8002cf4 <HAL_DMA_Start_IT+0x4b0>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d108      	bne.n	8002c86 <HAL_DMA_Start_IT+0x442>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 0201 	orr.w	r2, r2, #1
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	e012      	b.n	8002cac <HAL_DMA_Start_IT+0x468>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0201 	orr.w	r2, r2, #1
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	e009      	b.n	8002cac <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40020010 	.word	0x40020010
 8002cbc:	40020028 	.word	0x40020028
 8002cc0:	40020040 	.word	0x40020040
 8002cc4:	40020058 	.word	0x40020058
 8002cc8:	40020070 	.word	0x40020070
 8002ccc:	40020088 	.word	0x40020088
 8002cd0:	400200a0 	.word	0x400200a0
 8002cd4:	400200b8 	.word	0x400200b8
 8002cd8:	40020410 	.word	0x40020410
 8002cdc:	40020428 	.word	0x40020428
 8002ce0:	40020440 	.word	0x40020440
 8002ce4:	40020458 	.word	0x40020458
 8002ce8:	40020470 	.word	0x40020470
 8002cec:	40020488 	.word	0x40020488
 8002cf0:	400204a0 	.word	0x400204a0
 8002cf4:	400204b8 	.word	0x400204b8
 8002cf8:	58025408 	.word	0x58025408
 8002cfc:	5802541c 	.word	0x5802541c
 8002d00:	58025430 	.word	0x58025430
 8002d04:	58025444 	.word	0x58025444
 8002d08:	58025458 	.word	0x58025458
 8002d0c:	5802546c 	.word	0x5802546c
 8002d10:	58025480 	.word	0x58025480
 8002d14:	58025494 	.word	0x58025494

08002d18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	@ 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002d20:	2300      	movs	r3, #0
 8002d22:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d24:	4b67      	ldr	r3, [pc, #412]	@ (8002ec4 <HAL_DMA_IRQHandler+0x1ac>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a67      	ldr	r2, [pc, #412]	@ (8002ec8 <HAL_DMA_IRQHandler+0x1b0>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	0a9b      	lsrs	r3, r3, #10
 8002d30:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a5f      	ldr	r2, [pc, #380]	@ (8002ecc <HAL_DMA_IRQHandler+0x1b4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d04a      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a5d      	ldr	r2, [pc, #372]	@ (8002ed0 <HAL_DMA_IRQHandler+0x1b8>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d045      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a5c      	ldr	r2, [pc, #368]	@ (8002ed4 <HAL_DMA_IRQHandler+0x1bc>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d040      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a5a      	ldr	r2, [pc, #360]	@ (8002ed8 <HAL_DMA_IRQHandler+0x1c0>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d03b      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a59      	ldr	r2, [pc, #356]	@ (8002edc <HAL_DMA_IRQHandler+0x1c4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d036      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a57      	ldr	r2, [pc, #348]	@ (8002ee0 <HAL_DMA_IRQHandler+0x1c8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d031      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a56      	ldr	r2, [pc, #344]	@ (8002ee4 <HAL_DMA_IRQHandler+0x1cc>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d02c      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a54      	ldr	r2, [pc, #336]	@ (8002ee8 <HAL_DMA_IRQHandler+0x1d0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d027      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a53      	ldr	r2, [pc, #332]	@ (8002eec <HAL_DMA_IRQHandler+0x1d4>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d022      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a51      	ldr	r2, [pc, #324]	@ (8002ef0 <HAL_DMA_IRQHandler+0x1d8>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d01d      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a50      	ldr	r2, [pc, #320]	@ (8002ef4 <HAL_DMA_IRQHandler+0x1dc>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d018      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a4e      	ldr	r2, [pc, #312]	@ (8002ef8 <HAL_DMA_IRQHandler+0x1e0>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d013      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a4d      	ldr	r2, [pc, #308]	@ (8002efc <HAL_DMA_IRQHandler+0x1e4>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00e      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002f00 <HAL_DMA_IRQHandler+0x1e8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d009      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a4a      	ldr	r2, [pc, #296]	@ (8002f04 <HAL_DMA_IRQHandler+0x1ec>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d004      	beq.n	8002dea <HAL_DMA_IRQHandler+0xd2>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a48      	ldr	r2, [pc, #288]	@ (8002f08 <HAL_DMA_IRQHandler+0x1f0>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <HAL_DMA_IRQHandler+0xd6>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e000      	b.n	8002df0 <HAL_DMA_IRQHandler+0xd8>
 8002dee:	2300      	movs	r3, #0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 842b 	beq.w	800364c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfa:	f003 031f 	and.w	r3, r3, #31
 8002dfe:	2208      	movs	r2, #8
 8002e00:	409a      	lsls	r2, r3
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 80a2 	beq.w	8002f50 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a2e      	ldr	r2, [pc, #184]	@ (8002ecc <HAL_DMA_IRQHandler+0x1b4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d04a      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a2d      	ldr	r2, [pc, #180]	@ (8002ed0 <HAL_DMA_IRQHandler+0x1b8>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d045      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a2b      	ldr	r2, [pc, #172]	@ (8002ed4 <HAL_DMA_IRQHandler+0x1bc>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d040      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8002ed8 <HAL_DMA_IRQHandler+0x1c0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d03b      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a28      	ldr	r2, [pc, #160]	@ (8002edc <HAL_DMA_IRQHandler+0x1c4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d036      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a27      	ldr	r2, [pc, #156]	@ (8002ee0 <HAL_DMA_IRQHandler+0x1c8>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d031      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a25      	ldr	r2, [pc, #148]	@ (8002ee4 <HAL_DMA_IRQHandler+0x1cc>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d02c      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a24      	ldr	r2, [pc, #144]	@ (8002ee8 <HAL_DMA_IRQHandler+0x1d0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d027      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a22      	ldr	r2, [pc, #136]	@ (8002eec <HAL_DMA_IRQHandler+0x1d4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d022      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a21      	ldr	r2, [pc, #132]	@ (8002ef0 <HAL_DMA_IRQHandler+0x1d8>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d01d      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef4 <HAL_DMA_IRQHandler+0x1dc>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d018      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ef8 <HAL_DMA_IRQHandler+0x1e0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d013      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a1c      	ldr	r2, [pc, #112]	@ (8002efc <HAL_DMA_IRQHandler+0x1e4>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00e      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a1b      	ldr	r2, [pc, #108]	@ (8002f00 <HAL_DMA_IRQHandler+0x1e8>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d009      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a19      	ldr	r2, [pc, #100]	@ (8002f04 <HAL_DMA_IRQHandler+0x1ec>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d004      	beq.n	8002eac <HAL_DMA_IRQHandler+0x194>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a18      	ldr	r2, [pc, #96]	@ (8002f08 <HAL_DMA_IRQHandler+0x1f0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d12f      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x1f4>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	bf14      	ite	ne
 8002eba:	2301      	movne	r3, #1
 8002ebc:	2300      	moveq	r3, #0
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	e02e      	b.n	8002f20 <HAL_DMA_IRQHandler+0x208>
 8002ec2:	bf00      	nop
 8002ec4:	24000000 	.word	0x24000000
 8002ec8:	1b4e81b5 	.word	0x1b4e81b5
 8002ecc:	40020010 	.word	0x40020010
 8002ed0:	40020028 	.word	0x40020028
 8002ed4:	40020040 	.word	0x40020040
 8002ed8:	40020058 	.word	0x40020058
 8002edc:	40020070 	.word	0x40020070
 8002ee0:	40020088 	.word	0x40020088
 8002ee4:	400200a0 	.word	0x400200a0
 8002ee8:	400200b8 	.word	0x400200b8
 8002eec:	40020410 	.word	0x40020410
 8002ef0:	40020428 	.word	0x40020428
 8002ef4:	40020440 	.word	0x40020440
 8002ef8:	40020458 	.word	0x40020458
 8002efc:	40020470 	.word	0x40020470
 8002f00:	40020488 	.word	0x40020488
 8002f04:	400204a0 	.word	0x400204a0
 8002f08:	400204b8 	.word	0x400204b8
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	bf14      	ite	ne
 8002f1a:	2301      	movne	r3, #1
 8002f1c:	2300      	moveq	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d015      	beq.n	8002f50 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0204 	bic.w	r2, r2, #4
 8002f32:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f48:	f043 0201 	orr.w	r2, r3, #1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d06e      	beq.n	8003044 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a69      	ldr	r2, [pc, #420]	@ (8003110 <HAL_DMA_IRQHandler+0x3f8>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d04a      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a67      	ldr	r2, [pc, #412]	@ (8003114 <HAL_DMA_IRQHandler+0x3fc>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d045      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a66      	ldr	r2, [pc, #408]	@ (8003118 <HAL_DMA_IRQHandler+0x400>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d040      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a64      	ldr	r2, [pc, #400]	@ (800311c <HAL_DMA_IRQHandler+0x404>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d03b      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a63      	ldr	r2, [pc, #396]	@ (8003120 <HAL_DMA_IRQHandler+0x408>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d036      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a61      	ldr	r2, [pc, #388]	@ (8003124 <HAL_DMA_IRQHandler+0x40c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d031      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a60      	ldr	r2, [pc, #384]	@ (8003128 <HAL_DMA_IRQHandler+0x410>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d02c      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a5e      	ldr	r2, [pc, #376]	@ (800312c <HAL_DMA_IRQHandler+0x414>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d027      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a5d      	ldr	r2, [pc, #372]	@ (8003130 <HAL_DMA_IRQHandler+0x418>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d022      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a5b      	ldr	r2, [pc, #364]	@ (8003134 <HAL_DMA_IRQHandler+0x41c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d01d      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a5a      	ldr	r2, [pc, #360]	@ (8003138 <HAL_DMA_IRQHandler+0x420>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d018      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a58      	ldr	r2, [pc, #352]	@ (800313c <HAL_DMA_IRQHandler+0x424>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d013      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a57      	ldr	r2, [pc, #348]	@ (8003140 <HAL_DMA_IRQHandler+0x428>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d00e      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a55      	ldr	r2, [pc, #340]	@ (8003144 <HAL_DMA_IRQHandler+0x42c>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d009      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a54      	ldr	r2, [pc, #336]	@ (8003148 <HAL_DMA_IRQHandler+0x430>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d004      	beq.n	8003006 <HAL_DMA_IRQHandler+0x2ee>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a52      	ldr	r2, [pc, #328]	@ (800314c <HAL_DMA_IRQHandler+0x434>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10a      	bne.n	800301c <HAL_DMA_IRQHandler+0x304>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf14      	ite	ne
 8003014:	2301      	movne	r3, #1
 8003016:	2300      	moveq	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	e003      	b.n	8003024 <HAL_DMA_IRQHandler+0x30c>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2300      	movs	r3, #0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00d      	beq.n	8003044 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	2201      	movs	r2, #1
 8003032:	409a      	lsls	r2, r3
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303c:	f043 0202 	orr.w	r2, r3, #2
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	2204      	movs	r2, #4
 800304e:	409a      	lsls	r2, r3
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 808f 	beq.w	8003178 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a2c      	ldr	r2, [pc, #176]	@ (8003110 <HAL_DMA_IRQHandler+0x3f8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d04a      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a2a      	ldr	r2, [pc, #168]	@ (8003114 <HAL_DMA_IRQHandler+0x3fc>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d045      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a29      	ldr	r2, [pc, #164]	@ (8003118 <HAL_DMA_IRQHandler+0x400>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d040      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a27      	ldr	r2, [pc, #156]	@ (800311c <HAL_DMA_IRQHandler+0x404>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d03b      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a26      	ldr	r2, [pc, #152]	@ (8003120 <HAL_DMA_IRQHandler+0x408>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d036      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a24      	ldr	r2, [pc, #144]	@ (8003124 <HAL_DMA_IRQHandler+0x40c>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d031      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a23      	ldr	r2, [pc, #140]	@ (8003128 <HAL_DMA_IRQHandler+0x410>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d02c      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a21      	ldr	r2, [pc, #132]	@ (800312c <HAL_DMA_IRQHandler+0x414>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d027      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a20      	ldr	r2, [pc, #128]	@ (8003130 <HAL_DMA_IRQHandler+0x418>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d022      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003134 <HAL_DMA_IRQHandler+0x41c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d01d      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003138 <HAL_DMA_IRQHandler+0x420>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d018      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a1b      	ldr	r2, [pc, #108]	@ (800313c <HAL_DMA_IRQHandler+0x424>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d013      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003140 <HAL_DMA_IRQHandler+0x428>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00e      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a18      	ldr	r2, [pc, #96]	@ (8003144 <HAL_DMA_IRQHandler+0x42c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d009      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a17      	ldr	r2, [pc, #92]	@ (8003148 <HAL_DMA_IRQHandler+0x430>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d004      	beq.n	80030fa <HAL_DMA_IRQHandler+0x3e2>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a15      	ldr	r2, [pc, #84]	@ (800314c <HAL_DMA_IRQHandler+0x434>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d12a      	bne.n	8003150 <HAL_DMA_IRQHandler+0x438>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf14      	ite	ne
 8003108:	2301      	movne	r3, #1
 800310a:	2300      	moveq	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e023      	b.n	8003158 <HAL_DMA_IRQHandler+0x440>
 8003110:	40020010 	.word	0x40020010
 8003114:	40020028 	.word	0x40020028
 8003118:	40020040 	.word	0x40020040
 800311c:	40020058 	.word	0x40020058
 8003120:	40020070 	.word	0x40020070
 8003124:	40020088 	.word	0x40020088
 8003128:	400200a0 	.word	0x400200a0
 800312c:	400200b8 	.word	0x400200b8
 8003130:	40020410 	.word	0x40020410
 8003134:	40020428 	.word	0x40020428
 8003138:	40020440 	.word	0x40020440
 800313c:	40020458 	.word	0x40020458
 8003140:	40020470 	.word	0x40020470
 8003144:	40020488 	.word	0x40020488
 8003148:	400204a0 	.word	0x400204a0
 800314c:	400204b8 	.word	0x400204b8
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2300      	movs	r3, #0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00d      	beq.n	8003178 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003160:	f003 031f 	and.w	r3, r3, #31
 8003164:	2204      	movs	r2, #4
 8003166:	409a      	lsls	r2, r3
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003170:	f043 0204 	orr.w	r2, r3, #4
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	2210      	movs	r2, #16
 8003182:	409a      	lsls	r2, r3
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 80a6 	beq.w	80032da <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a85      	ldr	r2, [pc, #532]	@ (80033a8 <HAL_DMA_IRQHandler+0x690>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d04a      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a83      	ldr	r2, [pc, #524]	@ (80033ac <HAL_DMA_IRQHandler+0x694>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d045      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a82      	ldr	r2, [pc, #520]	@ (80033b0 <HAL_DMA_IRQHandler+0x698>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d040      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a80      	ldr	r2, [pc, #512]	@ (80033b4 <HAL_DMA_IRQHandler+0x69c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d03b      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a7f      	ldr	r2, [pc, #508]	@ (80033b8 <HAL_DMA_IRQHandler+0x6a0>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d036      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a7d      	ldr	r2, [pc, #500]	@ (80033bc <HAL_DMA_IRQHandler+0x6a4>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d031      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a7c      	ldr	r2, [pc, #496]	@ (80033c0 <HAL_DMA_IRQHandler+0x6a8>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d02c      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a7a      	ldr	r2, [pc, #488]	@ (80033c4 <HAL_DMA_IRQHandler+0x6ac>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d027      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a79      	ldr	r2, [pc, #484]	@ (80033c8 <HAL_DMA_IRQHandler+0x6b0>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d022      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a77      	ldr	r2, [pc, #476]	@ (80033cc <HAL_DMA_IRQHandler+0x6b4>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d01d      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a76      	ldr	r2, [pc, #472]	@ (80033d0 <HAL_DMA_IRQHandler+0x6b8>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d018      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a74      	ldr	r2, [pc, #464]	@ (80033d4 <HAL_DMA_IRQHandler+0x6bc>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a73      	ldr	r2, [pc, #460]	@ (80033d8 <HAL_DMA_IRQHandler+0x6c0>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d00e      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a71      	ldr	r2, [pc, #452]	@ (80033dc <HAL_DMA_IRQHandler+0x6c4>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d009      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a70      	ldr	r2, [pc, #448]	@ (80033e0 <HAL_DMA_IRQHandler+0x6c8>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d004      	beq.n	800322e <HAL_DMA_IRQHandler+0x516>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a6e      	ldr	r2, [pc, #440]	@ (80033e4 <HAL_DMA_IRQHandler+0x6cc>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d10a      	bne.n	8003244 <HAL_DMA_IRQHandler+0x52c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	e009      	b.n	8003258 <HAL_DMA_IRQHandler+0x540>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0304 	and.w	r3, r3, #4
 800324e:	2b00      	cmp	r3, #0
 8003250:	bf14      	ite	ne
 8003252:	2301      	movne	r3, #1
 8003254:	2300      	moveq	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d03e      	beq.n	80032da <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003260:	f003 031f 	and.w	r3, r3, #31
 8003264:	2210      	movs	r2, #16
 8003266:	409a      	lsls	r2, r3
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d018      	beq.n	80032ac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d108      	bne.n	800329a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328c:	2b00      	cmp	r3, #0
 800328e:	d024      	beq.n	80032da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	4798      	blx	r3
 8003298:	e01f      	b.n	80032da <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d01b      	beq.n	80032da <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4798      	blx	r3
 80032aa:	e016      	b.n	80032da <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0208 	bic.w	r2, r2, #8
 80032c8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	2220      	movs	r2, #32
 80032e4:	409a      	lsls	r2, r3
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f000 8110 	beq.w	8003510 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a2c      	ldr	r2, [pc, #176]	@ (80033a8 <HAL_DMA_IRQHandler+0x690>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d04a      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a2b      	ldr	r2, [pc, #172]	@ (80033ac <HAL_DMA_IRQHandler+0x694>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d045      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a29      	ldr	r2, [pc, #164]	@ (80033b0 <HAL_DMA_IRQHandler+0x698>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d040      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a28      	ldr	r2, [pc, #160]	@ (80033b4 <HAL_DMA_IRQHandler+0x69c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d03b      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a26      	ldr	r2, [pc, #152]	@ (80033b8 <HAL_DMA_IRQHandler+0x6a0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d036      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a25      	ldr	r2, [pc, #148]	@ (80033bc <HAL_DMA_IRQHandler+0x6a4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d031      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a23      	ldr	r2, [pc, #140]	@ (80033c0 <HAL_DMA_IRQHandler+0x6a8>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d02c      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a22      	ldr	r2, [pc, #136]	@ (80033c4 <HAL_DMA_IRQHandler+0x6ac>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d027      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a20      	ldr	r2, [pc, #128]	@ (80033c8 <HAL_DMA_IRQHandler+0x6b0>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d022      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a1f      	ldr	r2, [pc, #124]	@ (80033cc <HAL_DMA_IRQHandler+0x6b4>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d01d      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a1d      	ldr	r2, [pc, #116]	@ (80033d0 <HAL_DMA_IRQHandler+0x6b8>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d018      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1c      	ldr	r2, [pc, #112]	@ (80033d4 <HAL_DMA_IRQHandler+0x6bc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d013      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a1a      	ldr	r2, [pc, #104]	@ (80033d8 <HAL_DMA_IRQHandler+0x6c0>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d00e      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a19      	ldr	r2, [pc, #100]	@ (80033dc <HAL_DMA_IRQHandler+0x6c4>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d009      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a17      	ldr	r2, [pc, #92]	@ (80033e0 <HAL_DMA_IRQHandler+0x6c8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d004      	beq.n	8003390 <HAL_DMA_IRQHandler+0x678>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a16      	ldr	r2, [pc, #88]	@ (80033e4 <HAL_DMA_IRQHandler+0x6cc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d12b      	bne.n	80033e8 <HAL_DMA_IRQHandler+0x6d0>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0310 	and.w	r3, r3, #16
 800339a:	2b00      	cmp	r3, #0
 800339c:	bf14      	ite	ne
 800339e:	2301      	movne	r3, #1
 80033a0:	2300      	moveq	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	e02a      	b.n	80033fc <HAL_DMA_IRQHandler+0x6e4>
 80033a6:	bf00      	nop
 80033a8:	40020010 	.word	0x40020010
 80033ac:	40020028 	.word	0x40020028
 80033b0:	40020040 	.word	0x40020040
 80033b4:	40020058 	.word	0x40020058
 80033b8:	40020070 	.word	0x40020070
 80033bc:	40020088 	.word	0x40020088
 80033c0:	400200a0 	.word	0x400200a0
 80033c4:	400200b8 	.word	0x400200b8
 80033c8:	40020410 	.word	0x40020410
 80033cc:	40020428 	.word	0x40020428
 80033d0:	40020440 	.word	0x40020440
 80033d4:	40020458 	.word	0x40020458
 80033d8:	40020470 	.word	0x40020470
 80033dc:	40020488 	.word	0x40020488
 80033e0:	400204a0 	.word	0x400204a0
 80033e4:	400204b8 	.word	0x400204b8
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	bf14      	ite	ne
 80033f6:	2301      	movne	r3, #1
 80033f8:	2300      	moveq	r3, #0
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 8087 	beq.w	8003510 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	2220      	movs	r2, #32
 800340c:	409a      	lsls	r2, r3
 800340e:	6a3b      	ldr	r3, [r7, #32]
 8003410:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b04      	cmp	r3, #4
 800341c:	d139      	bne.n	8003492 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0216 	bic.w	r2, r2, #22
 800342c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800343c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_DMA_IRQHandler+0x736>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0208 	bic.w	r2, r2, #8
 800345c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003462:	f003 031f 	and.w	r3, r3, #31
 8003466:	223f      	movs	r2, #63	@ 0x3f
 8003468:	409a      	lsls	r2, r3
 800346a:	6a3b      	ldr	r3, [r7, #32]
 800346c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 834a 	beq.w	8003b1c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	4798      	blx	r3
          }
          return;
 8003490:	e344      	b.n	8003b1c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d018      	beq.n	80034d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d108      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d02c      	beq.n	8003510 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e027      	b.n	8003510 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d023      	beq.n	8003510 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
 80034d0:	e01e      	b.n	8003510 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10f      	bne.n	8003500 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0210 	bic.w	r2, r2, #16
 80034ee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 8306 	beq.w	8003b26 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8088 	beq.w	8003638 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2204      	movs	r2, #4
 800352c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a7a      	ldr	r2, [pc, #488]	@ (8003720 <HAL_DMA_IRQHandler+0xa08>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d04a      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a79      	ldr	r2, [pc, #484]	@ (8003724 <HAL_DMA_IRQHandler+0xa0c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d045      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a77      	ldr	r2, [pc, #476]	@ (8003728 <HAL_DMA_IRQHandler+0xa10>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d040      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a76      	ldr	r2, [pc, #472]	@ (800372c <HAL_DMA_IRQHandler+0xa14>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d03b      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a74      	ldr	r2, [pc, #464]	@ (8003730 <HAL_DMA_IRQHandler+0xa18>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d036      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a73      	ldr	r2, [pc, #460]	@ (8003734 <HAL_DMA_IRQHandler+0xa1c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d031      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a71      	ldr	r2, [pc, #452]	@ (8003738 <HAL_DMA_IRQHandler+0xa20>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d02c      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a70      	ldr	r2, [pc, #448]	@ (800373c <HAL_DMA_IRQHandler+0xa24>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d027      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a6e      	ldr	r2, [pc, #440]	@ (8003740 <HAL_DMA_IRQHandler+0xa28>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d022      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a6d      	ldr	r2, [pc, #436]	@ (8003744 <HAL_DMA_IRQHandler+0xa2c>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d01d      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a6b      	ldr	r2, [pc, #428]	@ (8003748 <HAL_DMA_IRQHandler+0xa30>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d018      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a6a      	ldr	r2, [pc, #424]	@ (800374c <HAL_DMA_IRQHandler+0xa34>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d013      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a68      	ldr	r2, [pc, #416]	@ (8003750 <HAL_DMA_IRQHandler+0xa38>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d00e      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a67      	ldr	r2, [pc, #412]	@ (8003754 <HAL_DMA_IRQHandler+0xa3c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d009      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a65      	ldr	r2, [pc, #404]	@ (8003758 <HAL_DMA_IRQHandler+0xa40>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x8b8>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a64      	ldr	r2, [pc, #400]	@ (800375c <HAL_DMA_IRQHandler+0xa44>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d108      	bne.n	80035e2 <HAL_DMA_IRQHandler+0x8ca>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0201 	bic.w	r2, r2, #1
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	e007      	b.n	80035f2 <HAL_DMA_IRQHandler+0x8da>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0201 	bic.w	r2, r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	3301      	adds	r3, #1
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d307      	bcc.n	800360e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1f2      	bne.n	80035f2 <HAL_DMA_IRQHandler+0x8da>
 800360c:	e000      	b.n	8003610 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800360e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2203      	movs	r2, #3
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003626:	e003      	b.n	8003630 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8272 	beq.w	8003b26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	4798      	blx	r3
 800364a:	e26c      	b.n	8003b26 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a43      	ldr	r2, [pc, #268]	@ (8003760 <HAL_DMA_IRQHandler+0xa48>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d022      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a42      	ldr	r2, [pc, #264]	@ (8003764 <HAL_DMA_IRQHandler+0xa4c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d01d      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a40      	ldr	r2, [pc, #256]	@ (8003768 <HAL_DMA_IRQHandler+0xa50>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d018      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a3f      	ldr	r2, [pc, #252]	@ (800376c <HAL_DMA_IRQHandler+0xa54>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d013      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a3d      	ldr	r2, [pc, #244]	@ (8003770 <HAL_DMA_IRQHandler+0xa58>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00e      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a3c      	ldr	r2, [pc, #240]	@ (8003774 <HAL_DMA_IRQHandler+0xa5c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d009      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a3a      	ldr	r2, [pc, #232]	@ (8003778 <HAL_DMA_IRQHandler+0xa60>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <HAL_DMA_IRQHandler+0x984>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a39      	ldr	r2, [pc, #228]	@ (800377c <HAL_DMA_IRQHandler+0xa64>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d101      	bne.n	80036a0 <HAL_DMA_IRQHandler+0x988>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <HAL_DMA_IRQHandler+0x98a>
 80036a0:	2300      	movs	r3, #0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 823f 	beq.w	8003b26 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b4:	f003 031f 	and.w	r3, r3, #31
 80036b8:	2204      	movs	r2, #4
 80036ba:	409a      	lsls	r2, r3
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	4013      	ands	r3, r2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 80cd 	beq.w	8003860 <HAL_DMA_IRQHandler+0xb48>
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 80c7 	beq.w	8003860 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	2204      	movs	r2, #4
 80036dc:	409a      	lsls	r2, r3
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d049      	beq.n	8003780 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 8210 	beq.w	8003b20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003708:	e20a      	b.n	8003b20 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 8206 	beq.w	8003b20 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800371c:	e200      	b.n	8003b20 <HAL_DMA_IRQHandler+0xe08>
 800371e:	bf00      	nop
 8003720:	40020010 	.word	0x40020010
 8003724:	40020028 	.word	0x40020028
 8003728:	40020040 	.word	0x40020040
 800372c:	40020058 	.word	0x40020058
 8003730:	40020070 	.word	0x40020070
 8003734:	40020088 	.word	0x40020088
 8003738:	400200a0 	.word	0x400200a0
 800373c:	400200b8 	.word	0x400200b8
 8003740:	40020410 	.word	0x40020410
 8003744:	40020428 	.word	0x40020428
 8003748:	40020440 	.word	0x40020440
 800374c:	40020458 	.word	0x40020458
 8003750:	40020470 	.word	0x40020470
 8003754:	40020488 	.word	0x40020488
 8003758:	400204a0 	.word	0x400204a0
 800375c:	400204b8 	.word	0x400204b8
 8003760:	58025408 	.word	0x58025408
 8003764:	5802541c 	.word	0x5802541c
 8003768:	58025430 	.word	0x58025430
 800376c:	58025444 	.word	0x58025444
 8003770:	58025458 	.word	0x58025458
 8003774:	5802546c 	.word	0x5802546c
 8003778:	58025480 	.word	0x58025480
 800377c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d160      	bne.n	800384c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a7f      	ldr	r2, [pc, #508]	@ (800398c <HAL_DMA_IRQHandler+0xc74>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d04a      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a7d      	ldr	r2, [pc, #500]	@ (8003990 <HAL_DMA_IRQHandler+0xc78>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d045      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a7c      	ldr	r2, [pc, #496]	@ (8003994 <HAL_DMA_IRQHandler+0xc7c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d040      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a7a      	ldr	r2, [pc, #488]	@ (8003998 <HAL_DMA_IRQHandler+0xc80>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d03b      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a79      	ldr	r2, [pc, #484]	@ (800399c <HAL_DMA_IRQHandler+0xc84>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d036      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a77      	ldr	r2, [pc, #476]	@ (80039a0 <HAL_DMA_IRQHandler+0xc88>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d031      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a76      	ldr	r2, [pc, #472]	@ (80039a4 <HAL_DMA_IRQHandler+0xc8c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d02c      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a74      	ldr	r2, [pc, #464]	@ (80039a8 <HAL_DMA_IRQHandler+0xc90>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d027      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a73      	ldr	r2, [pc, #460]	@ (80039ac <HAL_DMA_IRQHandler+0xc94>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d022      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a71      	ldr	r2, [pc, #452]	@ (80039b0 <HAL_DMA_IRQHandler+0xc98>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01d      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a70      	ldr	r2, [pc, #448]	@ (80039b4 <HAL_DMA_IRQHandler+0xc9c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d018      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a6e      	ldr	r2, [pc, #440]	@ (80039b8 <HAL_DMA_IRQHandler+0xca0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d013      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a6d      	ldr	r2, [pc, #436]	@ (80039bc <HAL_DMA_IRQHandler+0xca4>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00e      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a6b      	ldr	r2, [pc, #428]	@ (80039c0 <HAL_DMA_IRQHandler+0xca8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d009      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a6a      	ldr	r2, [pc, #424]	@ (80039c4 <HAL_DMA_IRQHandler+0xcac>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_DMA_IRQHandler+0xb12>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a68      	ldr	r2, [pc, #416]	@ (80039c8 <HAL_DMA_IRQHandler+0xcb0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d108      	bne.n	800383c <HAL_DMA_IRQHandler+0xb24>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0208 	bic.w	r2, r2, #8
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e007      	b.n	800384c <HAL_DMA_IRQHandler+0xb34>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 0204 	bic.w	r2, r2, #4
 800384a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 8165 	beq.w	8003b20 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800385e:	e15f      	b.n	8003b20 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003864:	f003 031f 	and.w	r3, r3, #31
 8003868:	2202      	movs	r2, #2
 800386a:	409a      	lsls	r2, r3
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80c5 	beq.w	8003a00 <HAL_DMA_IRQHandler+0xce8>
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 80bf 	beq.w	8003a00 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003886:	f003 031f 	and.w	r3, r3, #31
 800388a:	2202      	movs	r2, #2
 800388c:	409a      	lsls	r2, r3
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d018      	beq.n	80038ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d109      	bne.n	80038ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 813a 	beq.w	8003b24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038b8:	e134      	b.n	8003b24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 8130 	beq.w	8003b24 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038cc:	e12a      	b.n	8003b24 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f003 0320 	and.w	r3, r3, #32
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f040 8089 	bne.w	80039ec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a2b      	ldr	r2, [pc, #172]	@ (800398c <HAL_DMA_IRQHandler+0xc74>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d04a      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a29      	ldr	r2, [pc, #164]	@ (8003990 <HAL_DMA_IRQHandler+0xc78>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d045      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a28      	ldr	r2, [pc, #160]	@ (8003994 <HAL_DMA_IRQHandler+0xc7c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d040      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a26      	ldr	r2, [pc, #152]	@ (8003998 <HAL_DMA_IRQHandler+0xc80>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d03b      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a25      	ldr	r2, [pc, #148]	@ (800399c <HAL_DMA_IRQHandler+0xc84>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d036      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a23      	ldr	r2, [pc, #140]	@ (80039a0 <HAL_DMA_IRQHandler+0xc88>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d031      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a22      	ldr	r2, [pc, #136]	@ (80039a4 <HAL_DMA_IRQHandler+0xc8c>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d02c      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a20      	ldr	r2, [pc, #128]	@ (80039a8 <HAL_DMA_IRQHandler+0xc90>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d027      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a1f      	ldr	r2, [pc, #124]	@ (80039ac <HAL_DMA_IRQHandler+0xc94>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d022      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a1d      	ldr	r2, [pc, #116]	@ (80039b0 <HAL_DMA_IRQHandler+0xc98>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d01d      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a1c      	ldr	r2, [pc, #112]	@ (80039b4 <HAL_DMA_IRQHandler+0xc9c>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d018      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a1a      	ldr	r2, [pc, #104]	@ (80039b8 <HAL_DMA_IRQHandler+0xca0>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d013      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a19      	ldr	r2, [pc, #100]	@ (80039bc <HAL_DMA_IRQHandler+0xca4>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d00e      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a17      	ldr	r2, [pc, #92]	@ (80039c0 <HAL_DMA_IRQHandler+0xca8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d009      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a16      	ldr	r2, [pc, #88]	@ (80039c4 <HAL_DMA_IRQHandler+0xcac>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d004      	beq.n	800397a <HAL_DMA_IRQHandler+0xc62>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a14      	ldr	r2, [pc, #80]	@ (80039c8 <HAL_DMA_IRQHandler+0xcb0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d128      	bne.n	80039cc <HAL_DMA_IRQHandler+0xcb4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0214 	bic.w	r2, r2, #20
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e027      	b.n	80039dc <HAL_DMA_IRQHandler+0xcc4>
 800398c:	40020010 	.word	0x40020010
 8003990:	40020028 	.word	0x40020028
 8003994:	40020040 	.word	0x40020040
 8003998:	40020058 	.word	0x40020058
 800399c:	40020070 	.word	0x40020070
 80039a0:	40020088 	.word	0x40020088
 80039a4:	400200a0 	.word	0x400200a0
 80039a8:	400200b8 	.word	0x400200b8
 80039ac:	40020410 	.word	0x40020410
 80039b0:	40020428 	.word	0x40020428
 80039b4:	40020440 	.word	0x40020440
 80039b8:	40020458 	.word	0x40020458
 80039bc:	40020470 	.word	0x40020470
 80039c0:	40020488 	.word	0x40020488
 80039c4:	400204a0 	.word	0x400204a0
 80039c8:	400204b8 	.word	0x400204b8
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 020a 	bic.w	r2, r2, #10
 80039da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 8097 	beq.w	8003b24 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039fe:	e091      	b.n	8003b24 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2208      	movs	r2, #8
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8088 	beq.w	8003b26 <HAL_DMA_IRQHandler+0xe0e>
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 8082 	beq.w	8003b26 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a41      	ldr	r2, [pc, #260]	@ (8003b2c <HAL_DMA_IRQHandler+0xe14>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d04a      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a3f      	ldr	r2, [pc, #252]	@ (8003b30 <HAL_DMA_IRQHandler+0xe18>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d045      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a3e      	ldr	r2, [pc, #248]	@ (8003b34 <HAL_DMA_IRQHandler+0xe1c>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d040      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a3c      	ldr	r2, [pc, #240]	@ (8003b38 <HAL_DMA_IRQHandler+0xe20>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d03b      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a3b      	ldr	r2, [pc, #236]	@ (8003b3c <HAL_DMA_IRQHandler+0xe24>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d036      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a39      	ldr	r2, [pc, #228]	@ (8003b40 <HAL_DMA_IRQHandler+0xe28>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d031      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a38      	ldr	r2, [pc, #224]	@ (8003b44 <HAL_DMA_IRQHandler+0xe2c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d02c      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a36      	ldr	r2, [pc, #216]	@ (8003b48 <HAL_DMA_IRQHandler+0xe30>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d027      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a35      	ldr	r2, [pc, #212]	@ (8003b4c <HAL_DMA_IRQHandler+0xe34>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d022      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a33      	ldr	r2, [pc, #204]	@ (8003b50 <HAL_DMA_IRQHandler+0xe38>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d01d      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a32      	ldr	r2, [pc, #200]	@ (8003b54 <HAL_DMA_IRQHandler+0xe3c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d018      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a30      	ldr	r2, [pc, #192]	@ (8003b58 <HAL_DMA_IRQHandler+0xe40>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a2f      	ldr	r2, [pc, #188]	@ (8003b5c <HAL_DMA_IRQHandler+0xe44>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00e      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a2d      	ldr	r2, [pc, #180]	@ (8003b60 <HAL_DMA_IRQHandler+0xe48>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d009      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a2c      	ldr	r2, [pc, #176]	@ (8003b64 <HAL_DMA_IRQHandler+0xe4c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d004      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0xdaa>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a2a      	ldr	r2, [pc, #168]	@ (8003b68 <HAL_DMA_IRQHandler+0xe50>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d108      	bne.n	8003ad4 <HAL_DMA_IRQHandler+0xdbc>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 021c 	bic.w	r2, r2, #28
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	e007      	b.n	8003ae4 <HAL_DMA_IRQHandler+0xdcc>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 020e 	bic.w	r2, r2, #14
 8003ae2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae8:	f003 031f 	and.w	r3, r3, #31
 8003aec:	2201      	movs	r2, #1
 8003aee:	409a      	lsls	r2, r3
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d009      	beq.n	8003b26 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	4798      	blx	r3
 8003b1a:	e004      	b.n	8003b26 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003b1c:	bf00      	nop
 8003b1e:	e002      	b.n	8003b26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b20:	bf00      	nop
 8003b22:	e000      	b.n	8003b26 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003b26:	3728      	adds	r7, #40	@ 0x28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40020010 	.word	0x40020010
 8003b30:	40020028 	.word	0x40020028
 8003b34:	40020040 	.word	0x40020040
 8003b38:	40020058 	.word	0x40020058
 8003b3c:	40020070 	.word	0x40020070
 8003b40:	40020088 	.word	0x40020088
 8003b44:	400200a0 	.word	0x400200a0
 8003b48:	400200b8 	.word	0x400200b8
 8003b4c:	40020410 	.word	0x40020410
 8003b50:	40020428 	.word	0x40020428
 8003b54:	40020440 	.word	0x40020440
 8003b58:	40020458 	.word	0x40020458
 8003b5c:	40020470 	.word	0x40020470
 8003b60:	40020488 	.word	0x40020488
 8003b64:	400204a0 	.word	0x400204a0
 8003b68:	400204b8 	.word	0x400204b8

08003b6c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b84:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a7f      	ldr	r2, [pc, #508]	@ (8003d88 <DMA_SetConfig+0x21c>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d072      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a7d      	ldr	r2, [pc, #500]	@ (8003d8c <DMA_SetConfig+0x220>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d06d      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d90 <DMA_SetConfig+0x224>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d068      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a7a      	ldr	r2, [pc, #488]	@ (8003d94 <DMA_SetConfig+0x228>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d063      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a79      	ldr	r2, [pc, #484]	@ (8003d98 <DMA_SetConfig+0x22c>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d05e      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a77      	ldr	r2, [pc, #476]	@ (8003d9c <DMA_SetConfig+0x230>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d059      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a76      	ldr	r2, [pc, #472]	@ (8003da0 <DMA_SetConfig+0x234>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d054      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a74      	ldr	r2, [pc, #464]	@ (8003da4 <DMA_SetConfig+0x238>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d04f      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a73      	ldr	r2, [pc, #460]	@ (8003da8 <DMA_SetConfig+0x23c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d04a      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a71      	ldr	r2, [pc, #452]	@ (8003dac <DMA_SetConfig+0x240>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d045      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a70      	ldr	r2, [pc, #448]	@ (8003db0 <DMA_SetConfig+0x244>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d040      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a6e      	ldr	r2, [pc, #440]	@ (8003db4 <DMA_SetConfig+0x248>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d03b      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a6d      	ldr	r2, [pc, #436]	@ (8003db8 <DMA_SetConfig+0x24c>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d036      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003dbc <DMA_SetConfig+0x250>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d031      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc0 <DMA_SetConfig+0x254>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d02c      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a68      	ldr	r2, [pc, #416]	@ (8003dc4 <DMA_SetConfig+0x258>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d027      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a67      	ldr	r2, [pc, #412]	@ (8003dc8 <DMA_SetConfig+0x25c>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d022      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a65      	ldr	r2, [pc, #404]	@ (8003dcc <DMA_SetConfig+0x260>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d01d      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a64      	ldr	r2, [pc, #400]	@ (8003dd0 <DMA_SetConfig+0x264>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d018      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a62      	ldr	r2, [pc, #392]	@ (8003dd4 <DMA_SetConfig+0x268>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d013      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a61      	ldr	r2, [pc, #388]	@ (8003dd8 <DMA_SetConfig+0x26c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d00e      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a5f      	ldr	r2, [pc, #380]	@ (8003ddc <DMA_SetConfig+0x270>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d009      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a5e      	ldr	r2, [pc, #376]	@ (8003de0 <DMA_SetConfig+0x274>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d004      	beq.n	8003c76 <DMA_SetConfig+0x10a>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a5c      	ldr	r2, [pc, #368]	@ (8003de4 <DMA_SetConfig+0x278>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d101      	bne.n	8003c7a <DMA_SetConfig+0x10e>
 8003c76:	2301      	movs	r3, #1
 8003c78:	e000      	b.n	8003c7c <DMA_SetConfig+0x110>
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00d      	beq.n	8003c9c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c88:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d004      	beq.n	8003c9c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c9a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a39      	ldr	r2, [pc, #228]	@ (8003d88 <DMA_SetConfig+0x21c>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d04a      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a38      	ldr	r2, [pc, #224]	@ (8003d8c <DMA_SetConfig+0x220>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d045      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a36      	ldr	r2, [pc, #216]	@ (8003d90 <DMA_SetConfig+0x224>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d040      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a35      	ldr	r2, [pc, #212]	@ (8003d94 <DMA_SetConfig+0x228>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d03b      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a33      	ldr	r2, [pc, #204]	@ (8003d98 <DMA_SetConfig+0x22c>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d036      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a32      	ldr	r2, [pc, #200]	@ (8003d9c <DMA_SetConfig+0x230>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d031      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a30      	ldr	r2, [pc, #192]	@ (8003da0 <DMA_SetConfig+0x234>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d02c      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a2f      	ldr	r2, [pc, #188]	@ (8003da4 <DMA_SetConfig+0x238>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d027      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8003da8 <DMA_SetConfig+0x23c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d022      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8003dac <DMA_SetConfig+0x240>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d01d      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a2a      	ldr	r2, [pc, #168]	@ (8003db0 <DMA_SetConfig+0x244>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d018      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a29      	ldr	r2, [pc, #164]	@ (8003db4 <DMA_SetConfig+0x248>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d013      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a27      	ldr	r2, [pc, #156]	@ (8003db8 <DMA_SetConfig+0x24c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00e      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a26      	ldr	r2, [pc, #152]	@ (8003dbc <DMA_SetConfig+0x250>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d009      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a24      	ldr	r2, [pc, #144]	@ (8003dc0 <DMA_SetConfig+0x254>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d004      	beq.n	8003d3c <DMA_SetConfig+0x1d0>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a23      	ldr	r2, [pc, #140]	@ (8003dc4 <DMA_SetConfig+0x258>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d101      	bne.n	8003d40 <DMA_SetConfig+0x1d4>
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e000      	b.n	8003d42 <DMA_SetConfig+0x1d6>
 8003d40:	2300      	movs	r3, #0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d059      	beq.n	8003dfa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4a:	f003 031f 	and.w	r3, r3, #31
 8003d4e:	223f      	movs	r2, #63	@ 0x3f
 8003d50:	409a      	lsls	r2, r3
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003d64:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b40      	cmp	r3, #64	@ 0x40
 8003d74:	d138      	bne.n	8003de8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003d86:	e086      	b.n	8003e96 <DMA_SetConfig+0x32a>
 8003d88:	40020010 	.word	0x40020010
 8003d8c:	40020028 	.word	0x40020028
 8003d90:	40020040 	.word	0x40020040
 8003d94:	40020058 	.word	0x40020058
 8003d98:	40020070 	.word	0x40020070
 8003d9c:	40020088 	.word	0x40020088
 8003da0:	400200a0 	.word	0x400200a0
 8003da4:	400200b8 	.word	0x400200b8
 8003da8:	40020410 	.word	0x40020410
 8003dac:	40020428 	.word	0x40020428
 8003db0:	40020440 	.word	0x40020440
 8003db4:	40020458 	.word	0x40020458
 8003db8:	40020470 	.word	0x40020470
 8003dbc:	40020488 	.word	0x40020488
 8003dc0:	400204a0 	.word	0x400204a0
 8003dc4:	400204b8 	.word	0x400204b8
 8003dc8:	58025408 	.word	0x58025408
 8003dcc:	5802541c 	.word	0x5802541c
 8003dd0:	58025430 	.word	0x58025430
 8003dd4:	58025444 	.word	0x58025444
 8003dd8:	58025458 	.word	0x58025458
 8003ddc:	5802546c 	.word	0x5802546c
 8003de0:	58025480 	.word	0x58025480
 8003de4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68ba      	ldr	r2, [r7, #8]
 8003dee:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	60da      	str	r2, [r3, #12]
}
 8003df8:	e04d      	b.n	8003e96 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a29      	ldr	r2, [pc, #164]	@ (8003ea4 <DMA_SetConfig+0x338>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d022      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a27      	ldr	r2, [pc, #156]	@ (8003ea8 <DMA_SetConfig+0x33c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d01d      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a26      	ldr	r2, [pc, #152]	@ (8003eac <DMA_SetConfig+0x340>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d018      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a24      	ldr	r2, [pc, #144]	@ (8003eb0 <DMA_SetConfig+0x344>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d013      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a23      	ldr	r2, [pc, #140]	@ (8003eb4 <DMA_SetConfig+0x348>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d00e      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a21      	ldr	r2, [pc, #132]	@ (8003eb8 <DMA_SetConfig+0x34c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d009      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a20      	ldr	r2, [pc, #128]	@ (8003ebc <DMA_SetConfig+0x350>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d004      	beq.n	8003e4a <DMA_SetConfig+0x2de>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1e      	ldr	r2, [pc, #120]	@ (8003ec0 <DMA_SetConfig+0x354>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d101      	bne.n	8003e4e <DMA_SetConfig+0x2e2>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <DMA_SetConfig+0x2e4>
 8003e4e:	2300      	movs	r3, #0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d020      	beq.n	8003e96 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e58:	f003 031f 	and.w	r3, r3, #31
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	409a      	lsls	r2, r3
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b40      	cmp	r3, #64	@ 0x40
 8003e72:	d108      	bne.n	8003e86 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	60da      	str	r2, [r3, #12]
}
 8003e84:	e007      	b.n	8003e96 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68ba      	ldr	r2, [r7, #8]
 8003e8c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	60da      	str	r2, [r3, #12]
}
 8003e96:	bf00      	nop
 8003e98:	371c      	adds	r7, #28
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	58025408 	.word	0x58025408
 8003ea8:	5802541c 	.word	0x5802541c
 8003eac:	58025430 	.word	0x58025430
 8003eb0:	58025444 	.word	0x58025444
 8003eb4:	58025458 	.word	0x58025458
 8003eb8:	5802546c 	.word	0x5802546c
 8003ebc:	58025480 	.word	0x58025480
 8003ec0:	58025494 	.word	0x58025494

08003ec4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a42      	ldr	r2, [pc, #264]	@ (8003fdc <DMA_CalcBaseAndBitshift+0x118>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d04a      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a41      	ldr	r2, [pc, #260]	@ (8003fe0 <DMA_CalcBaseAndBitshift+0x11c>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d045      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8003fe4 <DMA_CalcBaseAndBitshift+0x120>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d040      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a3e      	ldr	r2, [pc, #248]	@ (8003fe8 <DMA_CalcBaseAndBitshift+0x124>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d03b      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fec <DMA_CalcBaseAndBitshift+0x128>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d036      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a3b      	ldr	r2, [pc, #236]	@ (8003ff0 <DMA_CalcBaseAndBitshift+0x12c>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d031      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a39      	ldr	r2, [pc, #228]	@ (8003ff4 <DMA_CalcBaseAndBitshift+0x130>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d02c      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a38      	ldr	r2, [pc, #224]	@ (8003ff8 <DMA_CalcBaseAndBitshift+0x134>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d027      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a36      	ldr	r2, [pc, #216]	@ (8003ffc <DMA_CalcBaseAndBitshift+0x138>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d022      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a35      	ldr	r2, [pc, #212]	@ (8004000 <DMA_CalcBaseAndBitshift+0x13c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d01d      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a33      	ldr	r2, [pc, #204]	@ (8004004 <DMA_CalcBaseAndBitshift+0x140>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d018      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a32      	ldr	r2, [pc, #200]	@ (8004008 <DMA_CalcBaseAndBitshift+0x144>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d013      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a30      	ldr	r2, [pc, #192]	@ (800400c <DMA_CalcBaseAndBitshift+0x148>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00e      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a2f      	ldr	r2, [pc, #188]	@ (8004010 <DMA_CalcBaseAndBitshift+0x14c>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d009      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a2d      	ldr	r2, [pc, #180]	@ (8004014 <DMA_CalcBaseAndBitshift+0x150>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d004      	beq.n	8003f6c <DMA_CalcBaseAndBitshift+0xa8>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a2c      	ldr	r2, [pc, #176]	@ (8004018 <DMA_CalcBaseAndBitshift+0x154>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d101      	bne.n	8003f70 <DMA_CalcBaseAndBitshift+0xac>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <DMA_CalcBaseAndBitshift+0xae>
 8003f70:	2300      	movs	r3, #0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d024      	beq.n	8003fc0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	3b10      	subs	r3, #16
 8003f7e:	4a27      	ldr	r2, [pc, #156]	@ (800401c <DMA_CalcBaseAndBitshift+0x158>)
 8003f80:	fba2 2303 	umull	r2, r3, r2, r3
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	4a24      	ldr	r2, [pc, #144]	@ (8004020 <DMA_CalcBaseAndBitshift+0x15c>)
 8003f90:	5cd3      	ldrb	r3, [r2, r3]
 8003f92:	461a      	mov	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d908      	bls.n	8003fb0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8004024 <DMA_CalcBaseAndBitshift+0x160>)
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	1d1a      	adds	r2, r3, #4
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	659a      	str	r2, [r3, #88]	@ 0x58
 8003fae:	e00d      	b.n	8003fcc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8004024 <DMA_CalcBaseAndBitshift+0x160>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fbe:	e005      	b.n	8003fcc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3714      	adds	r7, #20
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	40020010 	.word	0x40020010
 8003fe0:	40020028 	.word	0x40020028
 8003fe4:	40020040 	.word	0x40020040
 8003fe8:	40020058 	.word	0x40020058
 8003fec:	40020070 	.word	0x40020070
 8003ff0:	40020088 	.word	0x40020088
 8003ff4:	400200a0 	.word	0x400200a0
 8003ff8:	400200b8 	.word	0x400200b8
 8003ffc:	40020410 	.word	0x40020410
 8004000:	40020428 	.word	0x40020428
 8004004:	40020440 	.word	0x40020440
 8004008:	40020458 	.word	0x40020458
 800400c:	40020470 	.word	0x40020470
 8004010:	40020488 	.word	0x40020488
 8004014:	400204a0 	.word	0x400204a0
 8004018:	400204b8 	.word	0x400204b8
 800401c:	aaaaaaab 	.word	0xaaaaaaab
 8004020:	08012080 	.word	0x08012080
 8004024:	fffffc00 	.word	0xfffffc00

08004028 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004030:	2300      	movs	r3, #0
 8004032:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d120      	bne.n	800407e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004040:	2b03      	cmp	r3, #3
 8004042:	d858      	bhi.n	80040f6 <DMA_CheckFifoParam+0xce>
 8004044:	a201      	add	r2, pc, #4	@ (adr r2, 800404c <DMA_CheckFifoParam+0x24>)
 8004046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404a:	bf00      	nop
 800404c:	0800405d 	.word	0x0800405d
 8004050:	0800406f 	.word	0x0800406f
 8004054:	0800405d 	.word	0x0800405d
 8004058:	080040f7 	.word	0x080040f7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004060:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d048      	beq.n	80040fa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800406c:	e045      	b.n	80040fa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004072:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004076:	d142      	bne.n	80040fe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800407c:	e03f      	b.n	80040fe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004086:	d123      	bne.n	80040d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408c:	2b03      	cmp	r3, #3
 800408e:	d838      	bhi.n	8004102 <DMA_CheckFifoParam+0xda>
 8004090:	a201      	add	r2, pc, #4	@ (adr r2, 8004098 <DMA_CheckFifoParam+0x70>)
 8004092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004096:	bf00      	nop
 8004098:	080040a9 	.word	0x080040a9
 800409c:	080040af 	.word	0x080040af
 80040a0:	080040a9 	.word	0x080040a9
 80040a4:	080040c1 	.word	0x080040c1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	73fb      	strb	r3, [r7, #15]
        break;
 80040ac:	e030      	b.n	8004110 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d025      	beq.n	8004106 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80040be:	e022      	b.n	8004106 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80040c8:	d11f      	bne.n	800410a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80040ce:	e01c      	b.n	800410a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d902      	bls.n	80040de <DMA_CheckFifoParam+0xb6>
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d003      	beq.n	80040e4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80040dc:	e018      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
        break;
 80040e2:	e015      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00e      	beq.n	800410e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	73fb      	strb	r3, [r7, #15]
    break;
 80040f4:	e00b      	b.n	800410e <DMA_CheckFifoParam+0xe6>
        break;
 80040f6:	bf00      	nop
 80040f8:	e00a      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        break;
 80040fa:	bf00      	nop
 80040fc:	e008      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        break;
 80040fe:	bf00      	nop
 8004100:	e006      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        break;
 8004102:	bf00      	nop
 8004104:	e004      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        break;
 8004106:	bf00      	nop
 8004108:	e002      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
        break;
 800410a:	bf00      	nop
 800410c:	e000      	b.n	8004110 <DMA_CheckFifoParam+0xe8>
    break;
 800410e:	bf00      	nop
    }
  }

  return status;
 8004110:	7bfb      	ldrb	r3, [r7, #15]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop

08004120 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a38      	ldr	r2, [pc, #224]	@ (8004214 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d022      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a36      	ldr	r2, [pc, #216]	@ (8004218 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d01d      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a35      	ldr	r2, [pc, #212]	@ (800421c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d018      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a33      	ldr	r2, [pc, #204]	@ (8004220 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d013      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a32      	ldr	r2, [pc, #200]	@ (8004224 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d00e      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a30      	ldr	r2, [pc, #192]	@ (8004228 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d009      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a2f      	ldr	r2, [pc, #188]	@ (800422c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d004      	beq.n	800417e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a2d      	ldr	r2, [pc, #180]	@ (8004230 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d101      	bne.n	8004182 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800417e:	2301      	movs	r3, #1
 8004180:	e000      	b.n	8004184 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004182:	2300      	movs	r3, #0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01a      	beq.n	80041be <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	b2db      	uxtb	r3, r3
 800418e:	3b08      	subs	r3, #8
 8004190:	4a28      	ldr	r2, [pc, #160]	@ (8004234 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004192:	fba2 2303 	umull	r2, r3, r2, r3
 8004196:	091b      	lsrs	r3, r3, #4
 8004198:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4b26      	ldr	r3, [pc, #152]	@ (8004238 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	461a      	mov	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a24      	ldr	r2, [pc, #144]	@ (800423c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80041ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f003 031f 	and.w	r3, r3, #31
 80041b4:	2201      	movs	r2, #1
 80041b6:	409a      	lsls	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80041bc:	e024      	b.n	8004208 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	3b10      	subs	r3, #16
 80041c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004240 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004244 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d806      	bhi.n	80041e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	4a1b      	ldr	r2, [pc, #108]	@ (8004248 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d902      	bls.n	80041e6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	3308      	adds	r3, #8
 80041e4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	461a      	mov	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a16      	ldr	r2, [pc, #88]	@ (8004250 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80041f8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f003 031f 	and.w	r3, r3, #31
 8004200:	2201      	movs	r2, #1
 8004202:	409a      	lsls	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004208:	bf00      	nop
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	58025408 	.word	0x58025408
 8004218:	5802541c 	.word	0x5802541c
 800421c:	58025430 	.word	0x58025430
 8004220:	58025444 	.word	0x58025444
 8004224:	58025458 	.word	0x58025458
 8004228:	5802546c 	.word	0x5802546c
 800422c:	58025480 	.word	0x58025480
 8004230:	58025494 	.word	0x58025494
 8004234:	cccccccd 	.word	0xcccccccd
 8004238:	16009600 	.word	0x16009600
 800423c:	58025880 	.word	0x58025880
 8004240:	aaaaaaab 	.word	0xaaaaaaab
 8004244:	400204b8 	.word	0x400204b8
 8004248:	4002040f 	.word	0x4002040f
 800424c:	10008200 	.word	0x10008200
 8004250:	40020880 	.word	0x40020880

08004254 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d04a      	beq.n	8004300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2b08      	cmp	r3, #8
 800426e:	d847      	bhi.n	8004300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a25      	ldr	r2, [pc, #148]	@ (800430c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d022      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a24      	ldr	r2, [pc, #144]	@ (8004310 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d01d      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a22      	ldr	r2, [pc, #136]	@ (8004314 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d018      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a21      	ldr	r2, [pc, #132]	@ (8004318 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d013      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1f      	ldr	r2, [pc, #124]	@ (800431c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00e      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004320 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d009      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004324 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d004      	beq.n	80042c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004328 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d101      	bne.n	80042c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e000      	b.n	80042c6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80042c4:	2300      	movs	r3, #0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4b17      	ldr	r3, [pc, #92]	@ (800432c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80042ce:	4413      	add	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	461a      	mov	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a15      	ldr	r2, [pc, #84]	@ (8004330 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80042dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80042de:	e009      	b.n	80042f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4b14      	ldr	r3, [pc, #80]	@ (8004334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	461a      	mov	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a11      	ldr	r2, [pc, #68]	@ (8004338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80042f2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	2201      	movs	r2, #1
 80042fa:	409a      	lsls	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	58025408 	.word	0x58025408
 8004310:	5802541c 	.word	0x5802541c
 8004314:	58025430 	.word	0x58025430
 8004318:	58025444 	.word	0x58025444
 800431c:	58025458 	.word	0x58025458
 8004320:	5802546c 	.word	0x5802546c
 8004324:	58025480 	.word	0x58025480
 8004328:	58025494 	.word	0x58025494
 800432c:	1600963f 	.word	0x1600963f
 8004330:	58025940 	.word	0x58025940
 8004334:	1000823f 	.word	0x1000823f
 8004338:	40020940 	.word	0x40020940

0800433c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	460b      	mov	r3, r1
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d101      	bne.n	8004358 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e00a      	b.n	800436e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d103      	bne.n	8004366 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	605a      	str	r2, [r3, #4]
      break;
 8004364:	e002      	b.n	800436c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	75fb      	strb	r3, [r7, #23]
      break;
 800436a:	bf00      	nop
  }

  return status;
 800436c:	7dfb      	ldrb	r3, [r7, #23]
}
 800436e:	4618      	mov	r0, r3
 8004370:	371c      	adds	r7, #28
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e003      	b.n	8004396 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004394:	2300      	movs	r3, #0
  }
}
 8004396:	4618      	mov	r0, r3
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
	...

080043a4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	0c1b      	lsrs	r3, r3, #16
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 031f 	and.w	r3, r3, #31
 80043c0:	2201      	movs	r2, #1
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80043c8:	f7fd fecc 	bl	8002164 <HAL_GetCurrentCPUID>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d105      	bne.n	80043de <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	011a      	lsls	r2, r3, #4
 80043d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004414 <HAL_EXTI_IRQHandler+0x70>)
 80043d8:	4413      	add	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e004      	b.n	80043e8 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	011a      	lsls	r2, r3, #4
 80043e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004418 <HAL_EXTI_IRQHandler+0x74>)
 80043e4:	4413      	add	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	4013      	ands	r3, r2
 80043f0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	4798      	blx	r3
    }
  }
}
 800440c:	bf00      	nop
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	58000088 	.word	0x58000088
 8004418:	580000c8 	.word	0x580000c8

0800441c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800441c:	b480      	push	{r7}
 800441e:	b089      	sub	sp, #36	@ 0x24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800442a:	4b89      	ldr	r3, [pc, #548]	@ (8004650 <HAL_GPIO_Init+0x234>)
 800442c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800442e:	e194      	b.n	800475a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	2101      	movs	r1, #1
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	fa01 f303 	lsl.w	r3, r1, r3
 800443c:	4013      	ands	r3, r2
 800443e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 8186 	beq.w	8004754 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	2b01      	cmp	r3, #1
 8004452:	d005      	beq.n	8004460 <HAL_GPIO_Init+0x44>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d130      	bne.n	80044c2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	2203      	movs	r2, #3
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	43db      	mvns	r3, r3
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4013      	ands	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004496:	2201      	movs	r2, #1
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	43db      	mvns	r3, r3
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	4013      	ands	r3, r2
 80044a4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	091b      	lsrs	r3, r3, #4
 80044ac:	f003 0201 	and.w	r2, r3, #1
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	2b03      	cmp	r3, #3
 80044cc:	d017      	beq.n	80044fe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	2203      	movs	r2, #3
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4013      	ands	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	689a      	ldr	r2, [r3, #8]
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69ba      	ldr	r2, [r7, #24]
 80044fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d123      	bne.n	8004552 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	08da      	lsrs	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3208      	adds	r2, #8
 8004512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	220f      	movs	r2, #15
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4313      	orrs	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	08da      	lsrs	r2, r3, #3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3208      	adds	r2, #8
 800454c:	69b9      	ldr	r1, [r7, #24]
 800454e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	2203      	movs	r2, #3
 800455e:	fa02 f303 	lsl.w	r3, r2, r3
 8004562:	43db      	mvns	r3, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4013      	ands	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f003 0203 	and.w	r2, r3, #3
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4313      	orrs	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80e0 	beq.w	8004754 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004594:	4b2f      	ldr	r3, [pc, #188]	@ (8004654 <HAL_GPIO_Init+0x238>)
 8004596:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800459a:	4a2e      	ldr	r2, [pc, #184]	@ (8004654 <HAL_GPIO_Init+0x238>)
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80045a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004654 <HAL_GPIO_Init+0x238>)
 80045a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045b2:	4a29      	ldr	r2, [pc, #164]	@ (8004658 <HAL_GPIO_Init+0x23c>)
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	089b      	lsrs	r3, r3, #2
 80045b8:	3302      	adds	r3, #2
 80045ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	220f      	movs	r2, #15
 80045ca:	fa02 f303 	lsl.w	r3, r2, r3
 80045ce:	43db      	mvns	r3, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4013      	ands	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a20      	ldr	r2, [pc, #128]	@ (800465c <HAL_GPIO_Init+0x240>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d052      	beq.n	8004684 <HAL_GPIO_Init+0x268>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004660 <HAL_GPIO_Init+0x244>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d031      	beq.n	800464a <HAL_GPIO_Init+0x22e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004664 <HAL_GPIO_Init+0x248>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d02b      	beq.n	8004646 <HAL_GPIO_Init+0x22a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004668 <HAL_GPIO_Init+0x24c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d025      	beq.n	8004642 <HAL_GPIO_Init+0x226>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1c      	ldr	r2, [pc, #112]	@ (800466c <HAL_GPIO_Init+0x250>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d01f      	beq.n	800463e <HAL_GPIO_Init+0x222>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a1b      	ldr	r2, [pc, #108]	@ (8004670 <HAL_GPIO_Init+0x254>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d019      	beq.n	800463a <HAL_GPIO_Init+0x21e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a1a      	ldr	r2, [pc, #104]	@ (8004674 <HAL_GPIO_Init+0x258>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d013      	beq.n	8004636 <HAL_GPIO_Init+0x21a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a19      	ldr	r2, [pc, #100]	@ (8004678 <HAL_GPIO_Init+0x25c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00d      	beq.n	8004632 <HAL_GPIO_Init+0x216>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a18      	ldr	r2, [pc, #96]	@ (800467c <HAL_GPIO_Init+0x260>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d007      	beq.n	800462e <HAL_GPIO_Init+0x212>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a17      	ldr	r2, [pc, #92]	@ (8004680 <HAL_GPIO_Init+0x264>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d101      	bne.n	800462a <HAL_GPIO_Init+0x20e>
 8004626:	2309      	movs	r3, #9
 8004628:	e02d      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800462a:	230a      	movs	r3, #10
 800462c:	e02b      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800462e:	2308      	movs	r3, #8
 8004630:	e029      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 8004632:	2307      	movs	r3, #7
 8004634:	e027      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 8004636:	2306      	movs	r3, #6
 8004638:	e025      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800463a:	2305      	movs	r3, #5
 800463c:	e023      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800463e:	2304      	movs	r3, #4
 8004640:	e021      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 8004642:	2303      	movs	r3, #3
 8004644:	e01f      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 8004646:	2302      	movs	r3, #2
 8004648:	e01d      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800464a:	2301      	movs	r3, #1
 800464c:	e01b      	b.n	8004686 <HAL_GPIO_Init+0x26a>
 800464e:	bf00      	nop
 8004650:	58000080 	.word	0x58000080
 8004654:	58024400 	.word	0x58024400
 8004658:	58000400 	.word	0x58000400
 800465c:	58020000 	.word	0x58020000
 8004660:	58020400 	.word	0x58020400
 8004664:	58020800 	.word	0x58020800
 8004668:	58020c00 	.word	0x58020c00
 800466c:	58021000 	.word	0x58021000
 8004670:	58021400 	.word	0x58021400
 8004674:	58021800 	.word	0x58021800
 8004678:	58021c00 	.word	0x58021c00
 800467c:	58022000 	.word	0x58022000
 8004680:	58022400 	.word	0x58022400
 8004684:	2300      	movs	r3, #0
 8004686:	69fa      	ldr	r2, [r7, #28]
 8004688:	f002 0203 	and.w	r2, r2, #3
 800468c:	0092      	lsls	r2, r2, #2
 800468e:	4093      	lsls	r3, r2
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004696:	4938      	ldr	r1, [pc, #224]	@ (8004778 <HAL_GPIO_Init+0x35c>)
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	089b      	lsrs	r3, r3, #2
 800469c:	3302      	adds	r3, #2
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	43db      	mvns	r3, r3
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	4013      	ands	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80046ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80046d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80046f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	43db      	mvns	r3, r3
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4013      	ands	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	43db      	mvns	r3, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4013      	ands	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	3301      	adds	r3, #1
 8004758:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	fa22 f303 	lsr.w	r3, r2, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	f47f ae63 	bne.w	8004430 <HAL_GPIO_Init+0x14>
  }
}
 800476a:	bf00      	nop
 800476c:	bf00      	nop
 800476e:	3724      	adds	r7, #36	@ 0x24
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	58000400 	.word	0x58000400

0800477c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
 8004788:	4613      	mov	r3, r2
 800478a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800478c:	787b      	ldrb	r3, [r7, #1]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004792:	887a      	ldrh	r2, [r7, #2]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004798:	e003      	b.n	80047a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800479a:	887b      	ldrh	r3, [r7, #2]
 800479c:	041a      	lsls	r2, r3, #16
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	619a      	str	r2, [r3, #24]
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b085      	sub	sp, #20
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
 80047b6:	460b      	mov	r3, r1
 80047b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80047c0:	887a      	ldrh	r2, [r7, #2]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4013      	ands	r3, r2
 80047c6:	041a      	lsls	r2, r3, #16
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	43d9      	mvns	r1, r3
 80047cc:	887b      	ldrh	r3, [r7, #2]
 80047ce:	400b      	ands	r3, r1
 80047d0:	431a      	orrs	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	619a      	str	r2, [r3, #24]
}
 80047d6:	bf00      	nop
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
	...

080047e4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80047ec:	4a08      	ldr	r2, [pc, #32]	@ (8004810 <HAL_HSEM_FastTake+0x2c>)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	3320      	adds	r3, #32
 80047f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f6:	4a07      	ldr	r2, [pc, #28]	@ (8004814 <HAL_HSEM_FastTake+0x30>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80047fc:	2300      	movs	r3, #0
 80047fe:	e000      	b.n	8004802 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
}
 8004802:	4618      	mov	r0, r3
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	58026400 	.word	0x58026400
 8004814:	80000300 	.word	0x80000300

08004818 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004822:	4906      	ldr	r1, [pc, #24]	@ (800483c <HAL_HSEM_Release+0x24>)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	58026400 	.word	0x58026400

08004840 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af02      	add	r7, sp, #8
 8004846:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e0fe      	b.n	8004a50 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d106      	bne.n	800486c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f00a fa7e 	bl	800ed68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2203      	movs	r2, #3
 8004870:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f006 fe42 	bl	800b502 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	7c1a      	ldrb	r2, [r3, #16]
 8004886:	f88d 2000 	strb.w	r2, [sp]
 800488a:	3304      	adds	r3, #4
 800488c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800488e:	f006 fd13 	bl	800b2b8 <USB_CoreInit>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e0d5      	b.n	8004a50 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2100      	movs	r1, #0
 80048aa:	4618      	mov	r0, r3
 80048ac:	f006 fe3a 	bl	800b524 <USB_SetCurrentMode>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2202      	movs	r2, #2
 80048ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e0c6      	b.n	8004a50 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048c2:	2300      	movs	r3, #0
 80048c4:	73fb      	strb	r3, [r7, #15]
 80048c6:	e04a      	b.n	800495e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80048c8:	7bfa      	ldrb	r2, [r7, #15]
 80048ca:	6879      	ldr	r1, [r7, #4]
 80048cc:	4613      	mov	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	3315      	adds	r3, #21
 80048d8:	2201      	movs	r2, #1
 80048da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80048dc:	7bfa      	ldrb	r2, [r7, #15]
 80048de:	6879      	ldr	r1, [r7, #4]
 80048e0:	4613      	mov	r3, r2
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	4413      	add	r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	440b      	add	r3, r1
 80048ea:	3314      	adds	r3, #20
 80048ec:	7bfa      	ldrb	r2, [r7, #15]
 80048ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80048f0:	7bfa      	ldrb	r2, [r7, #15]
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	b298      	uxth	r0, r3
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	4613      	mov	r3, r2
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	440b      	add	r3, r1
 8004902:	332e      	adds	r3, #46	@ 0x2e
 8004904:	4602      	mov	r2, r0
 8004906:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004908:	7bfa      	ldrb	r2, [r7, #15]
 800490a:	6879      	ldr	r1, [r7, #4]
 800490c:	4613      	mov	r3, r2
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	4413      	add	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	440b      	add	r3, r1
 8004916:	3318      	adds	r3, #24
 8004918:	2200      	movs	r2, #0
 800491a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800491c:	7bfa      	ldrb	r2, [r7, #15]
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4613      	mov	r3, r2
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	4413      	add	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	331c      	adds	r3, #28
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004930:	7bfa      	ldrb	r2, [r7, #15]
 8004932:	6879      	ldr	r1, [r7, #4]
 8004934:	4613      	mov	r3, r2
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	4413      	add	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	440b      	add	r3, r1
 800493e:	3320      	adds	r3, #32
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004944:	7bfa      	ldrb	r2, [r7, #15]
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4613      	mov	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4413      	add	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	3324      	adds	r3, #36	@ 0x24
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	3301      	adds	r3, #1
 800495c:	73fb      	strb	r3, [r7, #15]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	791b      	ldrb	r3, [r3, #4]
 8004962:	7bfa      	ldrb	r2, [r7, #15]
 8004964:	429a      	cmp	r2, r3
 8004966:	d3af      	bcc.n	80048c8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004968:	2300      	movs	r3, #0
 800496a:	73fb      	strb	r3, [r7, #15]
 800496c:	e044      	b.n	80049f8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800496e:	7bfa      	ldrb	r2, [r7, #15]
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	440b      	add	r3, r1
 800497c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004980:	2200      	movs	r2, #0
 8004982:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004984:	7bfa      	ldrb	r2, [r7, #15]
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	4613      	mov	r3, r2
 800498a:	00db      	lsls	r3, r3, #3
 800498c:	4413      	add	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	440b      	add	r3, r1
 8004992:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004996:	7bfa      	ldrb	r2, [r7, #15]
 8004998:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800499a:	7bfa      	ldrb	r2, [r7, #15]
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	440b      	add	r3, r1
 80049a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80049ac:	2200      	movs	r2, #0
 80049ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80049b0:	7bfa      	ldrb	r2, [r7, #15]
 80049b2:	6879      	ldr	r1, [r7, #4]
 80049b4:	4613      	mov	r3, r2
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	4413      	add	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	440b      	add	r3, r1
 80049be:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80049c6:	7bfa      	ldrb	r2, [r7, #15]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4413      	add	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80049d8:	2200      	movs	r2, #0
 80049da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80049dc:	7bfa      	ldrb	r2, [r7, #15]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	00db      	lsls	r3, r3, #3
 80049e4:	4413      	add	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80049ee:	2200      	movs	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049f2:	7bfb      	ldrb	r3, [r7, #15]
 80049f4:	3301      	adds	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	791b      	ldrb	r3, [r3, #4]
 80049fc:	7bfa      	ldrb	r2, [r7, #15]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d3b5      	bcc.n	800496e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6818      	ldr	r0, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	7c1a      	ldrb	r2, [r3, #16]
 8004a0a:	f88d 2000 	strb.w	r2, [sp]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a12:	f006 fdd3 	bl	800b5bc <USB_DevInit>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d005      	beq.n	8004a28 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e013      	b.n	8004a50 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	7b1b      	ldrb	r3, [r3, #12]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d102      	bne.n	8004a44 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f001 f96c 	bl	8005d1c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f007 fe12 	bl	800c672 <USB_DevDisconnect>

  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <HAL_PCD_Start+0x1c>
 8004a70:	2302      	movs	r3, #2
 8004a72:	e022      	b.n	8004aba <HAL_PCD_Start+0x62>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d009      	beq.n	8004a9c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d105      	bne.n	8004a9c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f006 fd1d 	bl	800b4e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f007 fdc0 	bl	800c630 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004ac2:	b590      	push	{r4, r7, lr}
 8004ac4:	b08d      	sub	sp, #52	@ 0x34
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f007 fe7e 	bl	800c7da <USB_GetMode>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f040 84b9 	bne.w	8005458 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f007 fde2 	bl	800c6b4 <USB_ReadInterrupts>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 84af 	beq.w	8005456 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	0a1b      	lsrs	r3, r3, #8
 8004b02:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f007 fdcf 	bl	800c6b4 <USB_ReadInterrupts>
 8004b16:	4603      	mov	r3, r0
 8004b18:	f003 0302 	and.w	r3, r3, #2
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d107      	bne.n	8004b30 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695a      	ldr	r2, [r3, #20]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f002 0202 	and.w	r2, r2, #2
 8004b2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f007 fdbd 	bl	800c6b4 <USB_ReadInterrupts>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	f003 0310 	and.w	r3, r3, #16
 8004b40:	2b10      	cmp	r3, #16
 8004b42:	d161      	bne.n	8004c08 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0210 	bic.w	r2, r2, #16
 8004b52:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	6a1b      	ldr	r3, [r3, #32]
 8004b58:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	f003 020f 	and.w	r2, r3, #15
 8004b60:	4613      	mov	r3, r2
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	4413      	add	r3, r2
 8004b70:	3304      	adds	r3, #4
 8004b72:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	0c5b      	lsrs	r3, r3, #17
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d124      	bne.n	8004bca <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d035      	beq.n	8004bf8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	091b      	lsrs	r3, r3, #4
 8004b94:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	6a38      	ldr	r0, [r7, #32]
 8004ba0:	f007 fbf4 	bl	800c38c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	68da      	ldr	r2, [r3, #12]
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	091b      	lsrs	r3, r3, #4
 8004bac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bb0:	441a      	add	r2, r3
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	695a      	ldr	r2, [r3, #20]
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	091b      	lsrs	r3, r3, #4
 8004bbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bc2:	441a      	add	r2, r3
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	615a      	str	r2, [r3, #20]
 8004bc8:	e016      	b.n	8004bf8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	0c5b      	lsrs	r3, r3, #17
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	2b06      	cmp	r3, #6
 8004bd4:	d110      	bne.n	8004bf8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bdc:	2208      	movs	r2, #8
 8004bde:	4619      	mov	r1, r3
 8004be0:	6a38      	ldr	r0, [r7, #32]
 8004be2:	f007 fbd3 	bl	800c38c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	695a      	ldr	r2, [r3, #20]
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	091b      	lsrs	r3, r3, #4
 8004bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bf2:	441a      	add	r2, r3
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699a      	ldr	r2, [r3, #24]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0210 	orr.w	r2, r2, #16
 8004c06:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f007 fd51 	bl	800c6b4 <USB_ReadInterrupts>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c18:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004c1c:	f040 80a7 	bne.w	8004d6e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f007 fd56 	bl	800c6da <USB_ReadDevAllOutEpInterrupt>
 8004c2e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004c30:	e099      	b.n	8004d66 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 808e 	beq.w	8004d5a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	4611      	mov	r1, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f007 fd7a 	bl	800c742 <USB_ReadDevOutEPInterrupt>
 8004c4e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00c      	beq.n	8004c74 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	015a      	lsls	r2, r3, #5
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	4413      	add	r3, r2
 8004c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c66:	461a      	mov	r2, r3
 8004c68:	2301      	movs	r3, #1
 8004c6a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004c6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fece 	bl	8005a10 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00c      	beq.n	8004c98 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c80:	015a      	lsls	r2, r3, #5
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	4413      	add	r3, r2
 8004c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2308      	movs	r3, #8
 8004c8e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004c90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 ffa4 	bl	8005be0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	f003 0310 	and.w	r3, r3, #16
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d008      	beq.n	8004cb4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	015a      	lsls	r2, r3, #5
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	4413      	add	r3, r2
 8004caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cae:	461a      	mov	r2, r3
 8004cb0:	2310      	movs	r3, #16
 8004cb2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d030      	beq.n	8004d20 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004cbe:	6a3b      	ldr	r3, [r7, #32]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc6:	2b80      	cmp	r3, #128	@ 0x80
 8004cc8:	d109      	bne.n	8004cde <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cd8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004cdc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004cde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4413      	add	r3, r2
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	78db      	ldrb	r3, [r3, #3]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d108      	bne.n	8004d0e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	4619      	mov	r1, r3
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f00a f963 	bl	800efd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	015a      	lsls	r2, r3, #5
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	4413      	add	r3, r2
 8004d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f003 0320 	and.w	r3, r3, #32
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d008      	beq.n	8004d3c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d36:	461a      	mov	r2, r3
 8004d38:	2320      	movs	r3, #32
 8004d3a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d009      	beq.n	8004d5a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	015a      	lsls	r2, r3, #5
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d52:	461a      	mov	r2, r3
 8004d54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d58:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d62:	085b      	lsrs	r3, r3, #1
 8004d64:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f47f af62 	bne.w	8004c32 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f007 fc9e 	bl	800c6b4 <USB_ReadInterrupts>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d82:	f040 80db 	bne.w	8004f3c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f007 fcbf 	bl	800c70e <USB_ReadDevAllInEpInterrupt>
 8004d90:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004d96:	e0cd      	b.n	8004f34 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 80c2 	beq.w	8004f28 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	4611      	mov	r1, r2
 8004dae:	4618      	mov	r0, r3
 8004db0:	f007 fce5 	bl	800c77e <USB_ReadDevInEPInterrupt>
 8004db4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d057      	beq.n	8004e70 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dcc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	69f9      	ldr	r1, [r7, #28]
 8004ddc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004de0:	4013      	ands	r3, r2
 8004de2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004df0:	461a      	mov	r2, r3
 8004df2:	2301      	movs	r3, #1
 8004df4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	799b      	ldrb	r3, [r3, #6]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d132      	bne.n	8004e64 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004dfe:	6879      	ldr	r1, [r7, #4]
 8004e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e02:	4613      	mov	r3, r2
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	440b      	add	r3, r1
 8004e0c:	3320      	adds	r3, #32
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e14:	4613      	mov	r3, r2
 8004e16:	00db      	lsls	r3, r3, #3
 8004e18:	4413      	add	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4403      	add	r3, r0
 8004e1e:	331c      	adds	r3, #28
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4419      	add	r1, r3
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e28:	4613      	mov	r3, r2
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	4413      	add	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4403      	add	r3, r0
 8004e32:	3320      	adds	r3, #32
 8004e34:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d113      	bne.n	8004e64 <HAL_PCD_IRQHandler+0x3a2>
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e40:	4613      	mov	r3, r2
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	440b      	add	r3, r1
 8004e4a:	3324      	adds	r3, #36	@ 0x24
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d108      	bne.n	8004e64 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6818      	ldr	r0, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	2101      	movs	r1, #1
 8004e60:	f007 fcee 	bl	800c840 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f00a f82d 	bl	800eeca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d008      	beq.n	8004e8c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	015a      	lsls	r2, r3, #5
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	4413      	add	r3, r2
 8004e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e86:	461a      	mov	r2, r3
 8004e88:	2308      	movs	r3, #8
 8004e8a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f003 0310 	and.w	r3, r3, #16
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d008      	beq.n	8004ea8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	2310      	movs	r3, #16
 8004ea6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d008      	beq.n	8004ec4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	2340      	movs	r3, #64	@ 0x40
 8004ec2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d023      	beq.n	8004f16 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004ece:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ed0:	6a38      	ldr	r0, [r7, #32]
 8004ed2:	f006 fcd1 	bl	800b878 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed8:	4613      	mov	r3, r2
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	4413      	add	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	3310      	adds	r3, #16
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	78db      	ldrb	r3, [r3, #3]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d108      	bne.n	8004f04 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	4619      	mov	r1, r3
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f00a f87a 	bl	800eff8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f06:	015a      	lsls	r2, r3, #5
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f10:	461a      	mov	r2, r3
 8004f12:	2302      	movs	r3, #2
 8004f14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004f20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 fce8 	bl	80058f8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f30:	085b      	lsrs	r3, r3, #1
 8004f32:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f47f af2e 	bne.w	8004d98 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f007 fbb7 	bl	800c6b4 <USB_ReadInterrupts>
 8004f46:	4603      	mov	r3, r0
 8004f48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f50:	d122      	bne.n	8004f98 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	69fa      	ldr	r2, [r7, #28]
 8004f5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f60:	f023 0301 	bic.w	r3, r3, #1
 8004f64:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d108      	bne.n	8004f82 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004f78:	2100      	movs	r1, #0
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fef2 	bl	8005d64 <HAL_PCDEx_LPM_Callback>
 8004f80:	e002      	b.n	8004f88 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f00a f818 	bl	800efb8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695a      	ldr	r2, [r3, #20]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004f96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f007 fb89 	bl	800c6b4 <USB_ReadInterrupts>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fac:	d112      	bne.n	8004fd4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d102      	bne.n	8004fc4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f009 ffd4 	bl	800ef6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695a      	ldr	r2, [r3, #20]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004fd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f007 fb6b 	bl	800c6b4 <USB_ReadInterrupts>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fe4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fe8:	d121      	bne.n	800502e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004ff8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005000:	2b00      	cmp	r3, #0
 8005002:	d111      	bne.n	8005028 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005012:	089b      	lsrs	r3, r3, #2
 8005014:	f003 020f 	and.w	r2, r3, #15
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800501e:	2101      	movs	r1, #1
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fe9f 	bl	8005d64 <HAL_PCDEx_LPM_Callback>
 8005026:	e002      	b.n	800502e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f009 ff9f 	bl	800ef6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f007 fb3e 	bl	800c6b4 <USB_ReadInterrupts>
 8005038:	4603      	mov	r3, r0
 800503a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005042:	f040 80b7 	bne.w	80051b4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	69fa      	ldr	r2, [r7, #28]
 8005050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005054:	f023 0301 	bic.w	r3, r3, #1
 8005058:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2110      	movs	r1, #16
 8005060:	4618      	mov	r0, r3
 8005062:	f006 fc09 	bl	800b878 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005066:	2300      	movs	r3, #0
 8005068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800506a:	e046      	b.n	80050fa <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800506c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800506e:	015a      	lsls	r2, r3, #5
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	4413      	add	r3, r2
 8005074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005078:	461a      	mov	r2, r3
 800507a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800507e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	4413      	add	r3, r2
 8005088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	69fa      	ldr	r2, [r7, #28]
 8005094:	440a      	add	r2, r1
 8005096:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800509a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800509e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80050a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a2:	015a      	lsls	r2, r3, #5
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	4413      	add	r3, r2
 80050a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ac:	461a      	mov	r2, r3
 80050ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80050b2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80050b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c4:	0151      	lsls	r1, r2, #5
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	440a      	add	r2, r1
 80050ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80050d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80050d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050e4:	0151      	lsls	r1, r2, #5
 80050e6:	69fa      	ldr	r2, [r7, #28]
 80050e8:	440a      	add	r2, r1
 80050ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80050f2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f6:	3301      	adds	r3, #1
 80050f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	791b      	ldrb	r3, [r3, #4]
 80050fe:	461a      	mov	r2, r3
 8005100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005102:	4293      	cmp	r3, r2
 8005104:	d3b2      	bcc.n	800506c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	69fa      	ldr	r2, [r7, #28]
 8005110:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005114:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005118:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	7bdb      	ldrb	r3, [r3, #15]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d016      	beq.n	8005150 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005132:	f043 030b 	orr.w	r3, r3, #11
 8005136:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005142:	69fa      	ldr	r2, [r7, #28]
 8005144:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005148:	f043 030b 	orr.w	r3, r3, #11
 800514c:	6453      	str	r3, [r2, #68]	@ 0x44
 800514e:	e015      	b.n	800517c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005156:	695a      	ldr	r2, [r3, #20]
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800515e:	4619      	mov	r1, r3
 8005160:	f242 032b 	movw	r3, #8235	@ 0x202b
 8005164:	4313      	orrs	r3, r2
 8005166:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005176:	f043 030b 	orr.w	r3, r3, #11
 800517a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	69fa      	ldr	r2, [r7, #28]
 8005186:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800518a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800518e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6818      	ldr	r0, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800519e:	461a      	mov	r2, r3
 80051a0:	f007 fb4e 	bl	800c840 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695a      	ldr	r2, [r3, #20]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80051b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f007 fa7b 	bl	800c6b4 <USB_ReadInterrupts>
 80051be:	4603      	mov	r3, r0
 80051c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051c8:	d123      	bne.n	8005212 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f007 fb12 	bl	800c7f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4618      	mov	r0, r3
 80051da:	f006 fbc6 	bl	800b96a <USB_GetDevSpeed>
 80051de:	4603      	mov	r3, r0
 80051e0:	461a      	mov	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681c      	ldr	r4, [r3, #0]
 80051ea:	f001 fdbb 	bl	8006d64 <HAL_RCC_GetHCLKFreq>
 80051ee:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80051f4:	461a      	mov	r2, r3
 80051f6:	4620      	mov	r0, r4
 80051f8:	f006 f8d0 	bl	800b39c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f009 fe8c 	bl	800ef1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	695a      	ldr	r2, [r3, #20]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005210:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f007 fa4c 	bl	800c6b4 <USB_ReadInterrupts>
 800521c:	4603      	mov	r3, r0
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b08      	cmp	r3, #8
 8005224:	d10a      	bne.n	800523c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f009 fe69 	bl	800eefe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695a      	ldr	r2, [r3, #20]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f002 0208 	and.w	r2, r2, #8
 800523a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f007 fa37 	bl	800c6b4 <USB_ReadInterrupts>
 8005246:	4603      	mov	r3, r0
 8005248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800524c:	2b80      	cmp	r3, #128	@ 0x80
 800524e:	d123      	bne.n	8005298 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800525c:	2301      	movs	r3, #1
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005260:	e014      	b.n	800528c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005266:	4613      	mov	r3, r2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	4413      	add	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	440b      	add	r3, r1
 8005270:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d105      	bne.n	8005286 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	b2db      	uxtb	r3, r3
 800527e:	4619      	mov	r1, r3
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fb08 	bl	8005896 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	3301      	adds	r3, #1
 800528a:	627b      	str	r3, [r7, #36]	@ 0x24
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	791b      	ldrb	r3, [r3, #4]
 8005290:	461a      	mov	r2, r3
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	4293      	cmp	r3, r2
 8005296:	d3e4      	bcc.n	8005262 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f007 fa09 	bl	800c6b4 <USB_ReadInterrupts>
 80052a2:	4603      	mov	r3, r0
 80052a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052ac:	d13c      	bne.n	8005328 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052ae:	2301      	movs	r3, #1
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052b2:	e02b      	b.n	800530c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80052b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b6:	015a      	lsls	r2, r3, #5
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	4413      	add	r3, r2
 80052bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c8:	4613      	mov	r3, r2
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	4413      	add	r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	440b      	add	r3, r1
 80052d2:	3318      	adds	r3, #24
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d115      	bne.n	8005306 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80052da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80052dc:	2b00      	cmp	r3, #0
 80052de:	da12      	bge.n	8005306 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e4:	4613      	mov	r3, r2
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	3317      	adds	r3, #23
 80052f0:	2201      	movs	r2, #1
 80052f2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	4619      	mov	r1, r3
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 fac8 	bl	8005896 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	3301      	adds	r3, #1
 800530a:	627b      	str	r3, [r7, #36]	@ 0x24
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	791b      	ldrb	r3, [r3, #4]
 8005310:	461a      	mov	r2, r3
 8005312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005314:	4293      	cmp	r3, r2
 8005316:	d3cd      	bcc.n	80052b4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695a      	ldr	r2, [r3, #20]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005326:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f007 f9c1 	bl	800c6b4 <USB_ReadInterrupts>
 8005332:	4603      	mov	r3, r0
 8005334:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005338:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800533c:	d156      	bne.n	80053ec <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800533e:	2301      	movs	r3, #1
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24
 8005342:	e045      	b.n	80053d0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	4413      	add	r3, r2
 800534c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005354:	6879      	ldr	r1, [r7, #4]
 8005356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005358:	4613      	mov	r3, r2
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d12e      	bne.n	80053ca <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800536c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800536e:	2b00      	cmp	r3, #0
 8005370:	da2b      	bge.n	80053ca <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800537e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005382:	429a      	cmp	r2, r3
 8005384:	d121      	bne.n	80053ca <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800538a:	4613      	mov	r3, r2
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	4413      	add	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	440b      	add	r3, r1
 8005394:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005398:	2201      	movs	r2, #1
 800539a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80053a4:	6a3b      	ldr	r3, [r7, #32]
 80053a6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80053a8:	6a3b      	ldr	r3, [r7, #32]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	69fa      	ldr	r2, [r7, #28]
 80053be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053c6:	6053      	str	r3, [r2, #4]
            break;
 80053c8:	e008      	b.n	80053dc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80053ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053cc:	3301      	adds	r3, #1
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	791b      	ldrb	r3, [r3, #4]
 80053d4:	461a      	mov	r2, r3
 80053d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d8:	4293      	cmp	r3, r2
 80053da:	d3b3      	bcc.n	8005344 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	695a      	ldr	r2, [r3, #20]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80053ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f007 f95f 	bl	800c6b4 <USB_ReadInterrupts>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80053fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005400:	d10a      	bne.n	8005418 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f009 fe0a 	bl	800f01c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695a      	ldr	r2, [r3, #20]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005416:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f007 f949 	bl	800c6b4 <USB_ReadInterrupts>
 8005422:	4603      	mov	r3, r0
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b04      	cmp	r3, #4
 800542a:	d115      	bne.n	8005458 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f003 0304 	and.w	r3, r3, #4
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f009 fdfa 	bl	800f038 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6859      	ldr	r1, [r3, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	69ba      	ldr	r2, [r7, #24]
 8005450:	430a      	orrs	r2, r1
 8005452:	605a      	str	r2, [r3, #4]
 8005454:	e000      	b.n	8005458 <HAL_PCD_IRQHandler+0x996>
      return;
 8005456:	bf00      	nop
    }
  }
}
 8005458:	3734      	adds	r7, #52	@ 0x34
 800545a:	46bd      	mov	sp, r7
 800545c:	bd90      	pop	{r4, r7, pc}

0800545e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b082      	sub	sp, #8
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	460b      	mov	r3, r1
 8005468:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_PCD_SetAddress+0x1a>
 8005474:	2302      	movs	r3, #2
 8005476:	e012      	b.n	800549e <HAL_PCD_SetAddress+0x40>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	78fa      	ldrb	r2, [r7, #3]
 8005484:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	78fa      	ldrb	r2, [r7, #3]
 800548c:	4611      	mov	r1, r2
 800548e:	4618      	mov	r0, r3
 8005490:	f007 f8a8 	bl	800c5e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
 80054ae:	4608      	mov	r0, r1
 80054b0:	4611      	mov	r1, r2
 80054b2:	461a      	mov	r2, r3
 80054b4:	4603      	mov	r3, r0
 80054b6:	70fb      	strb	r3, [r7, #3]
 80054b8:	460b      	mov	r3, r1
 80054ba:	803b      	strh	r3, [r7, #0]
 80054bc:	4613      	mov	r3, r2
 80054be:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80054c0:	2300      	movs	r3, #0
 80054c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80054c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	da0f      	bge.n	80054ec <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054cc:	78fb      	ldrb	r3, [r7, #3]
 80054ce:	f003 020f 	and.w	r2, r3, #15
 80054d2:	4613      	mov	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4413      	add	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	3310      	adds	r3, #16
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	4413      	add	r3, r2
 80054e0:	3304      	adds	r3, #4
 80054e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	705a      	strb	r2, [r3, #1]
 80054ea:	e00f      	b.n	800550c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	f003 020f 	and.w	r2, r3, #15
 80054f2:	4613      	mov	r3, r2
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	4413      	add	r3, r2
 8005502:	3304      	adds	r3, #4
 8005504:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	b2da      	uxtb	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005518:	883a      	ldrh	r2, [r7, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	78ba      	ldrb	r2, [r7, #2]
 8005522:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	785b      	ldrb	r3, [r3, #1]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d004      	beq.n	8005536 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	461a      	mov	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005536:	78bb      	ldrb	r3, [r7, #2]
 8005538:	2b02      	cmp	r3, #2
 800553a:	d102      	bne.n	8005542 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <HAL_PCD_EP_Open+0xaa>
 800554c:	2302      	movs	r3, #2
 800554e:	e00e      	b.n	800556e <HAL_PCD_EP_Open+0xc8>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68f9      	ldr	r1, [r7, #12]
 800555e:	4618      	mov	r0, r3
 8005560:	f006 fa28 	bl	800b9b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800556c:	7afb      	ldrb	r3, [r7, #11]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b084      	sub	sp, #16
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005582:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005586:	2b00      	cmp	r3, #0
 8005588:	da0f      	bge.n	80055aa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800558a:	78fb      	ldrb	r3, [r7, #3]
 800558c:	f003 020f 	and.w	r2, r3, #15
 8005590:	4613      	mov	r3, r2
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4413      	add	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	3310      	adds	r3, #16
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	4413      	add	r3, r2
 800559e:	3304      	adds	r3, #4
 80055a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	705a      	strb	r2, [r3, #1]
 80055a8:	e00f      	b.n	80055ca <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055aa:	78fb      	ldrb	r3, [r7, #3]
 80055ac:	f003 020f 	and.w	r2, r3, #15
 80055b0:	4613      	mov	r3, r2
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	4413      	add	r3, r2
 80055c0:	3304      	adds	r3, #4
 80055c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80055ca:	78fb      	ldrb	r3, [r7, #3]
 80055cc:	f003 030f 	and.w	r3, r3, #15
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d101      	bne.n	80055e4 <HAL_PCD_EP_Close+0x6e>
 80055e0:	2302      	movs	r3, #2
 80055e2:	e00e      	b.n	8005602 <HAL_PCD_EP_Close+0x8c>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68f9      	ldr	r1, [r7, #12]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f006 fa66 	bl	800bac4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800560a:	b580      	push	{r7, lr}
 800560c:	b086      	sub	sp, #24
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	607a      	str	r2, [r7, #4]
 8005614:	603b      	str	r3, [r7, #0]
 8005616:	460b      	mov	r3, r1
 8005618:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800561a:	7afb      	ldrb	r3, [r7, #11]
 800561c:	f003 020f 	and.w	r2, r3, #15
 8005620:	4613      	mov	r3, r2
 8005622:	00db      	lsls	r3, r3, #3
 8005624:	4413      	add	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	3304      	adds	r3, #4
 8005632:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	2200      	movs	r2, #0
 8005644:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2200      	movs	r2, #0
 800564a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800564c:	7afb      	ldrb	r3, [r7, #11]
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	b2da      	uxtb	r2, r3
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	799b      	ldrb	r3, [r3, #6]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d102      	bne.n	8005666 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6818      	ldr	r0, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	799b      	ldrb	r3, [r3, #6]
 800566e:	461a      	mov	r2, r3
 8005670:	6979      	ldr	r1, [r7, #20]
 8005672:	f006 fb03 	bl	800bc7c <USB_EPStartXfer>

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3718      	adds	r7, #24
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	f003 020f 	and.w	r2, r3, #15
 8005692:	6879      	ldr	r1, [r7, #4]
 8005694:	4613      	mov	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	4413      	add	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	440b      	add	r3, r1
 800569e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80056a2:	681b      	ldr	r3, [r3, #0]
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	607a      	str	r2, [r7, #4]
 80056ba:	603b      	str	r3, [r7, #0]
 80056bc:	460b      	mov	r3, r1
 80056be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056c0:	7afb      	ldrb	r3, [r7, #11]
 80056c2:	f003 020f 	and.w	r2, r3, #15
 80056c6:	4613      	mov	r3, r2
 80056c8:	00db      	lsls	r3, r3, #3
 80056ca:	4413      	add	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	3310      	adds	r3, #16
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	3304      	adds	r3, #4
 80056d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	2200      	movs	r2, #0
 80056e8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2201      	movs	r2, #1
 80056ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056f0:	7afb      	ldrb	r3, [r7, #11]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	799b      	ldrb	r3, [r3, #6]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d102      	bne.n	800570a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	799b      	ldrb	r3, [r3, #6]
 8005712:	461a      	mov	r2, r3
 8005714:	6979      	ldr	r1, [r7, #20]
 8005716:	f006 fab1 	bl	800bc7c <USB_EPStartXfer>

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	460b      	mov	r3, r1
 800572e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005730:	78fb      	ldrb	r3, [r7, #3]
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	7912      	ldrb	r2, [r2, #4]
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e04f      	b.n	80057e2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005742:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005746:	2b00      	cmp	r3, #0
 8005748:	da0f      	bge.n	800576a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	3310      	adds	r3, #16
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	3304      	adds	r3, #4
 8005760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	705a      	strb	r2, [r3, #1]
 8005768:	e00d      	b.n	8005786 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	4613      	mov	r3, r2
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	4413      	add	r3, r2
 800577c:	3304      	adds	r3, #4
 800577e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800578c:	78fb      	ldrb	r3, [r7, #3]
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	b2da      	uxtb	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d101      	bne.n	80057a6 <HAL_PCD_EP_SetStall+0x82>
 80057a2:	2302      	movs	r3, #2
 80057a4:	e01d      	b.n	80057e2 <HAL_PCD_EP_SetStall+0xbe>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68f9      	ldr	r1, [r7, #12]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f006 fe41 	bl	800c43c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	f003 030f 	and.w	r3, r3, #15
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d109      	bne.n	80057d8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6818      	ldr	r0, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	7999      	ldrb	r1, [r3, #6]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057d2:	461a      	mov	r2, r3
 80057d4:	f007 f834 	bl	800c840 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b084      	sub	sp, #16
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	460b      	mov	r3, r1
 80057f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80057f6:	78fb      	ldrb	r3, [r7, #3]
 80057f8:	f003 030f 	and.w	r3, r3, #15
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	7912      	ldrb	r2, [r2, #4]
 8005800:	4293      	cmp	r3, r2
 8005802:	d901      	bls.n	8005808 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e042      	b.n	800588e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005808:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800580c:	2b00      	cmp	r3, #0
 800580e:	da0f      	bge.n	8005830 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005810:	78fb      	ldrb	r3, [r7, #3]
 8005812:	f003 020f 	and.w	r2, r3, #15
 8005816:	4613      	mov	r3, r2
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	4413      	add	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	3310      	adds	r3, #16
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	4413      	add	r3, r2
 8005824:	3304      	adds	r3, #4
 8005826:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2201      	movs	r2, #1
 800582c:	705a      	strb	r2, [r3, #1]
 800582e:	e00f      	b.n	8005850 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005830:	78fb      	ldrb	r3, [r7, #3]
 8005832:	f003 020f 	and.w	r2, r3, #15
 8005836:	4613      	mov	r3, r2
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	4413      	add	r3, r2
 8005846:	3304      	adds	r3, #4
 8005848:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005856:	78fb      	ldrb	r3, [r7, #3]
 8005858:	f003 030f 	and.w	r3, r3, #15
 800585c:	b2da      	uxtb	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005868:	2b01      	cmp	r3, #1
 800586a:	d101      	bne.n	8005870 <HAL_PCD_EP_ClrStall+0x86>
 800586c:	2302      	movs	r3, #2
 800586e:	e00e      	b.n	800588e <HAL_PCD_EP_ClrStall+0xa4>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68f9      	ldr	r1, [r7, #12]
 800587e:	4618      	mov	r0, r3
 8005880:	f006 fe4a 	bl	800c518 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b084      	sub	sp, #16
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	460b      	mov	r3, r1
 80058a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80058a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	da0c      	bge.n	80058c4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058aa:	78fb      	ldrb	r3, [r7, #3]
 80058ac:	f003 020f 	and.w	r2, r3, #15
 80058b0:	4613      	mov	r3, r2
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	4413      	add	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	3310      	adds	r3, #16
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	4413      	add	r3, r2
 80058be:	3304      	adds	r3, #4
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	e00c      	b.n	80058de <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058c4:	78fb      	ldrb	r3, [r7, #3]
 80058c6:	f003 020f 	and.w	r2, r3, #15
 80058ca:	4613      	mov	r3, r2
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	4413      	add	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	4413      	add	r3, r2
 80058da:	3304      	adds	r3, #4
 80058dc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68f9      	ldr	r1, [r7, #12]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f006 fc69 	bl	800c1bc <USB_EPStopXfer>
 80058ea:	4603      	mov	r3, r0
 80058ec:	72fb      	strb	r3, [r7, #11]

  return ret;
 80058ee:	7afb      	ldrb	r3, [r7, #11]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3710      	adds	r7, #16
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08a      	sub	sp, #40	@ 0x28
 80058fc:	af02      	add	r7, sp, #8
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	4613      	mov	r3, r2
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	3310      	adds	r3, #16
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	4413      	add	r3, r2
 800591c:	3304      	adds	r3, #4
 800591e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	695a      	ldr	r2, [r3, #20]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	429a      	cmp	r2, r3
 800592a:	d901      	bls.n	8005930 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e06b      	b.n	8005a08 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	691a      	ldr	r2, [r3, #16]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	69fa      	ldr	r2, [r7, #28]
 8005942:	429a      	cmp	r2, r3
 8005944:	d902      	bls.n	800594c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	3303      	adds	r3, #3
 8005950:	089b      	lsrs	r3, r3, #2
 8005952:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005954:	e02a      	b.n	80059ac <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	69fa      	ldr	r2, [r7, #28]
 8005968:	429a      	cmp	r2, r3
 800596a:	d902      	bls.n	8005972 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	3303      	adds	r3, #3
 8005976:	089b      	lsrs	r3, r3, #2
 8005978:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	68d9      	ldr	r1, [r3, #12]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	b2da      	uxtb	r2, r3
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	4603      	mov	r3, r0
 800598e:	6978      	ldr	r0, [r7, #20]
 8005990:	f006 fcbe 	bl	800c310 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	441a      	add	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	695a      	ldr	r2, [r3, #20]
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	441a      	add	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d809      	bhi.n	80059d6 <PCD_WriteEmptyTxFifo+0xde>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	695a      	ldr	r2, [r3, #20]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d203      	bcs.n	80059d6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1bf      	bne.n	8005956 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	691a      	ldr	r2, [r3, #16]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d811      	bhi.n	8005a06 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	2201      	movs	r2, #1
 80059ea:	fa02 f303 	lsl.w	r3, r2, r3
 80059ee:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	43db      	mvns	r3, r3
 80059fc:	6939      	ldr	r1, [r7, #16]
 80059fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a02:	4013      	ands	r3, r2
 8005a04:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3720      	adds	r7, #32
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	333c      	adds	r3, #60	@ 0x3c
 8005a28:	3304      	adds	r3, #4
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	799b      	ldrb	r3, [r3, #6]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d17b      	bne.n	8005b3e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f003 0308 	and.w	r3, r3, #8
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d015      	beq.n	8005a7c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	4a61      	ldr	r2, [pc, #388]	@ (8005bd8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	f240 80b9 	bls.w	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 80b3 	beq.w	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a72:	461a      	mov	r2, r3
 8005a74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a78:	6093      	str	r3, [r2, #8]
 8005a7a:	e0a7      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	f003 0320 	and.w	r3, r3, #32
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d009      	beq.n	8005a9a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a92:	461a      	mov	r2, r3
 8005a94:	2320      	movs	r3, #32
 8005a96:	6093      	str	r3, [r2, #8]
 8005a98:	e098      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f040 8093 	bne.w	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	4a4b      	ldr	r2, [pc, #300]	@ (8005bd8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d90f      	bls.n	8005ace <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00a      	beq.n	8005ace <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	015a      	lsls	r2, r3, #5
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	4413      	add	r3, r2
 8005ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aca:	6093      	str	r3, [r2, #8]
 8005acc:	e07e      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005ace:	683a      	ldr	r2, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	4413      	add	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	4413      	add	r3, r2
 8005ae0:	3304      	adds	r3, #4
 8005ae2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	0159      	lsls	r1, r3, #5
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	440b      	add	r3, r1
 8005af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005afa:	1ad2      	subs	r2, r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d114      	bne.n	8005b30 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b18:	461a      	mov	r2, r3
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	f006 fe90 	bl	800c840 <USB_EP0_OutStart>
 8005b20:	e006      	b.n	8005b30 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	441a      	add	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f009 f9ac 	bl	800ee94 <HAL_PCD_DataOutStageCallback>
 8005b3c:	e046      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	4a26      	ldr	r2, [pc, #152]	@ (8005bdc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d124      	bne.n	8005b90 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00a      	beq.n	8005b66 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	015a      	lsls	r2, r3, #5
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b62:	6093      	str	r3, [r2, #8]
 8005b64:	e032      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f003 0320 	and.w	r3, r3, #32
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d008      	beq.n	8005b82 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	015a      	lsls	r2, r3, #5
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	4413      	add	r3, r2
 8005b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	2320      	movs	r3, #32
 8005b80:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	4619      	mov	r1, r3
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f009 f983 	bl	800ee94 <HAL_PCD_DataOutStageCallback>
 8005b8e:	e01d      	b.n	8005bcc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d114      	bne.n	8005bc0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005b96:	6879      	ldr	r1, [r7, #4]
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	4413      	add	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	440b      	add	r3, r1
 8005ba4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d108      	bne.n	8005bc0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6818      	ldr	r0, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bb8:	461a      	mov	r2, r3
 8005bba:	2100      	movs	r1, #0
 8005bbc:	f006 fe40 	bl	800c840 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f009 f964 	bl	800ee94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3720      	adds	r7, #32
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	4f54300a 	.word	0x4f54300a
 8005bdc:	4f54310a 	.word	0x4f54310a

08005be0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	333c      	adds	r3, #60	@ 0x3c
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	4a15      	ldr	r2, [pc, #84]	@ (8005c68 <PCD_EP_OutSetupPacket_int+0x88>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d90e      	bls.n	8005c34 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d009      	beq.n	8005c34 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c32:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f009 f91b 	bl	800ee70 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c68 <PCD_EP_OutSetupPacket_int+0x88>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d90c      	bls.n	8005c5c <PCD_EP_OutSetupPacket_int+0x7c>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	799b      	ldrb	r3, [r3, #6]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d108      	bne.n	8005c5c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c54:	461a      	mov	r2, r3
 8005c56:	2101      	movs	r1, #1
 8005c58:	f006 fdf2 	bl	800c840 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3718      	adds	r7, #24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	4f54300a 	.word	0x4f54300a

08005c6c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	460b      	mov	r3, r1
 8005c76:	70fb      	strb	r3, [r7, #3]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c82:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d107      	bne.n	8005c9a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005c8a:	883b      	ldrh	r3, [r7, #0]
 8005c8c:	0419      	lsls	r1, r3, #16
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c98:	e028      	b.n	8005cec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	73fb      	strb	r3, [r7, #15]
 8005cac:	e00d      	b.n	8005cca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
 8005cb4:	3340      	adds	r3, #64	@ 0x40
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	0c1b      	lsrs	r3, r3, #16
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	73fb      	strb	r3, [r7, #15]
 8005cca:	7bfa      	ldrb	r2, [r7, #15]
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d3ec      	bcc.n	8005cae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005cd4:	883b      	ldrh	r3, [r7, #0]
 8005cd6:	0418      	lsls	r0, r3, #16
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6819      	ldr	r1, [r3, #0]
 8005cdc:	78fb      	ldrb	r3, [r7, #3]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	4302      	orrs	r2, r0
 8005ce4:	3340      	adds	r3, #64	@ 0x40
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	440b      	add	r3, r1
 8005cea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	460b      	mov	r3, r1
 8005d04:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	887a      	ldrh	r2, [r7, #2]
 8005d0c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d4a:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <HAL_PCDEx_ActivateLPM+0x44>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	10000003 	.word	0x10000003

08005d64 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005d84:	4b29      	ldr	r3, [pc, #164]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	2b06      	cmp	r3, #6
 8005d8e:	d00a      	beq.n	8005da6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005d90:	4b26      	ldr	r3, [pc, #152]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d001      	beq.n	8005da2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e040      	b.n	8005e24 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e03e      	b.n	8005e24 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005da6:	4b21      	ldr	r3, [pc, #132]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005dae:	491f      	ldr	r1, [pc, #124]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005db6:	f7fc f889 	bl	8001ecc <HAL_GetTick>
 8005dba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dbc:	e009      	b.n	8005dd2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005dbe:	f7fc f885 	bl	8001ecc <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dcc:	d901      	bls.n	8005dd2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e028      	b.n	8005e24 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dd2:	4b16      	ldr	r3, [pc, #88]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dde:	d1ee      	bne.n	8005dbe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b1e      	cmp	r3, #30
 8005de4:	d008      	beq.n	8005df8 <HAL_PWREx_ConfigSupply+0x7c>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dea:	d005      	beq.n	8005df8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b1d      	cmp	r3, #29
 8005df0:	d002      	beq.n	8005df8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b2d      	cmp	r3, #45	@ 0x2d
 8005df6:	d114      	bne.n	8005e22 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005df8:	f7fc f868 	bl	8001ecc <HAL_GetTick>
 8005dfc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005dfe:	e009      	b.n	8005e14 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005e00:	f7fc f864 	bl	8001ecc <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e0e:	d901      	bls.n	8005e14 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e007      	b.n	8005e24 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005e14:	4b05      	ldr	r3, [pc, #20]	@ (8005e2c <HAL_PWREx_ConfigSupply+0xb0>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e20:	d1ee      	bne.n	8005e00 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3710      	adds	r7, #16
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	58024800 	.word	0x58024800

08005e30 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005e30:	b480      	push	{r7}
 8005e32:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005e34:	4b05      	ldr	r3, [pc, #20]	@ (8005e4c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	4a04      	ldr	r2, [pc, #16]	@ (8005e4c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005e3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e3e:	60d3      	str	r3, [r2, #12]
}
 8005e40:	bf00      	nop
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	58024800 	.word	0x58024800

08005e50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b08c      	sub	sp, #48	@ 0x30
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d102      	bne.n	8005e64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f000 bc48 	b.w	80066f4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 8088 	beq.w	8005f82 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e72:	4b99      	ldr	r3, [pc, #612]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e7c:	4b96      	ldr	r3, [pc, #600]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e80:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	2b10      	cmp	r3, #16
 8005e86:	d007      	beq.n	8005e98 <HAL_RCC_OscConfig+0x48>
 8005e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8a:	2b18      	cmp	r3, #24
 8005e8c:	d111      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x62>
 8005e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d10c      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e98:	4b8f      	ldr	r3, [pc, #572]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d06d      	beq.n	8005f80 <HAL_RCC_OscConfig+0x130>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d169      	bne.n	8005f80 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f000 bc21 	b.w	80066f4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eba:	d106      	bne.n	8005eca <HAL_RCC_OscConfig+0x7a>
 8005ebc:	4b86      	ldr	r3, [pc, #536]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a85      	ldr	r2, [pc, #532]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	e02e      	b.n	8005f28 <HAL_RCC_OscConfig+0xd8>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10c      	bne.n	8005eec <HAL_RCC_OscConfig+0x9c>
 8005ed2:	4b81      	ldr	r3, [pc, #516]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a80      	ldr	r2, [pc, #512]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ed8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005edc:	6013      	str	r3, [r2, #0]
 8005ede:	4b7e      	ldr	r3, [pc, #504]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a7d      	ldr	r2, [pc, #500]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ee4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	e01d      	b.n	8005f28 <HAL_RCC_OscConfig+0xd8>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ef4:	d10c      	bne.n	8005f10 <HAL_RCC_OscConfig+0xc0>
 8005ef6:	4b78      	ldr	r3, [pc, #480]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a77      	ldr	r2, [pc, #476]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	4b75      	ldr	r3, [pc, #468]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a74      	ldr	r2, [pc, #464]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	e00b      	b.n	8005f28 <HAL_RCC_OscConfig+0xd8>
 8005f10:	4b71      	ldr	r3, [pc, #452]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a70      	ldr	r2, [pc, #448]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f1a:	6013      	str	r3, [r2, #0]
 8005f1c:	4b6e      	ldr	r3, [pc, #440]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a6d      	ldr	r2, [pc, #436]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d013      	beq.n	8005f58 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f30:	f7fb ffcc 	bl	8001ecc <HAL_GetTick>
 8005f34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f38:	f7fb ffc8 	bl	8001ecc <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b64      	cmp	r3, #100	@ 0x64
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e3d4      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f4a:	4b63      	ldr	r3, [pc, #396]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0f0      	beq.n	8005f38 <HAL_RCC_OscConfig+0xe8>
 8005f56:	e014      	b.n	8005f82 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f58:	f7fb ffb8 	bl	8001ecc <HAL_GetTick>
 8005f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f60:	f7fb ffb4 	bl	8001ecc <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b64      	cmp	r3, #100	@ 0x64
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e3c0      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f72:	4b59      	ldr	r3, [pc, #356]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0x110>
 8005f7e:	e000      	b.n	8005f82 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 80ca 	beq.w	8006124 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f90:	4b51      	ldr	r3, [pc, #324]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f98:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f9a:	4b4f      	ldr	r3, [pc, #316]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x166>
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	2b18      	cmp	r3, #24
 8005faa:	d156      	bne.n	800605a <HAL_RCC_OscConfig+0x20a>
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d151      	bne.n	800605a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fb6:	4b48      	ldr	r3, [pc, #288]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0304 	and.w	r3, r3, #4
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d005      	beq.n	8005fce <HAL_RCC_OscConfig+0x17e>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e392      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005fce:	4b42      	ldr	r3, [pc, #264]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f023 0219 	bic.w	r2, r3, #25
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	493f      	ldr	r1, [pc, #252]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe0:	f7fb ff74 	bl	8001ecc <HAL_GetTick>
 8005fe4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fe6:	e008      	b.n	8005ffa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fe8:	f7fb ff70 	bl	8001ecc <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e37c      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ffa:	4b37      	ldr	r3, [pc, #220]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0304 	and.w	r3, r3, #4
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0f0      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006006:	f7fb ff91 	bl	8001f2c <HAL_GetREVID>
 800600a:	4603      	mov	r3, r0
 800600c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006010:	4293      	cmp	r3, r2
 8006012:	d817      	bhi.n	8006044 <HAL_RCC_OscConfig+0x1f4>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d108      	bne.n	800602e <HAL_RCC_OscConfig+0x1de>
 800601c:	4b2e      	ldr	r3, [pc, #184]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006024:	4a2c      	ldr	r2, [pc, #176]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006026:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800602a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800602c:	e07a      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800602e:	4b2a      	ldr	r3, [pc, #168]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	031b      	lsls	r3, r3, #12
 800603c:	4926      	ldr	r1, [pc, #152]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 800603e:	4313      	orrs	r3, r2
 8006040:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006042:	e06f      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006044:	4b24      	ldr	r3, [pc, #144]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	061b      	lsls	r3, r3, #24
 8006052:	4921      	ldr	r1, [pc, #132]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006054:	4313      	orrs	r3, r2
 8006056:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006058:	e064      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d047      	beq.n	80060f2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006062:	4b1d      	ldr	r3, [pc, #116]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f023 0219 	bic.w	r2, r3, #25
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	491a      	ldr	r1, [pc, #104]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006070:	4313      	orrs	r3, r2
 8006072:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006074:	f7fb ff2a 	bl	8001ecc <HAL_GetTick>
 8006078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800607a:	e008      	b.n	800608e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800607c:	f7fb ff26 	bl	8001ecc <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e332      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800608e:	4b12      	ldr	r3, [pc, #72]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0304 	and.w	r3, r3, #4
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0f0      	beq.n	800607c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609a:	f7fb ff47 	bl	8001f2c <HAL_GetREVID>
 800609e:	4603      	mov	r3, r0
 80060a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d819      	bhi.n	80060dc <HAL_RCC_OscConfig+0x28c>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	2b40      	cmp	r3, #64	@ 0x40
 80060ae:	d108      	bne.n	80060c2 <HAL_RCC_OscConfig+0x272>
 80060b0:	4b09      	ldr	r3, [pc, #36]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80060b8:	4a07      	ldr	r2, [pc, #28]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 80060ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060be:	6053      	str	r3, [r2, #4]
 80060c0:	e030      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
 80060c2:	4b05      	ldr	r3, [pc, #20]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	031b      	lsls	r3, r3, #12
 80060d0:	4901      	ldr	r1, [pc, #4]	@ (80060d8 <HAL_RCC_OscConfig+0x288>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	604b      	str	r3, [r1, #4]
 80060d6:	e025      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
 80060d8:	58024400 	.word	0x58024400
 80060dc:	4b9a      	ldr	r3, [pc, #616]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	061b      	lsls	r3, r3, #24
 80060ea:	4997      	ldr	r1, [pc, #604]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	604b      	str	r3, [r1, #4]
 80060f0:	e018      	b.n	8006124 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060f2:	4b95      	ldr	r3, [pc, #596]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a94      	ldr	r2, [pc, #592]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060fe:	f7fb fee5 	bl	8001ecc <HAL_GetTick>
 8006102:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006104:	e008      	b.n	8006118 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006106:	f7fb fee1 	bl	8001ecc <HAL_GetTick>
 800610a:	4602      	mov	r2, r0
 800610c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d901      	bls.n	8006118 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e2ed      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006118:	4b8b      	ldr	r3, [pc, #556]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0304 	and.w	r3, r3, #4
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1f0      	bne.n	8006106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0310 	and.w	r3, r3, #16
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 80a9 	beq.w	8006284 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006132:	4b85      	ldr	r3, [pc, #532]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800613a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800613c:	4b82      	ldr	r3, [pc, #520]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800613e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006140:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	2b08      	cmp	r3, #8
 8006146:	d007      	beq.n	8006158 <HAL_RCC_OscConfig+0x308>
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2b18      	cmp	r3, #24
 800614c:	d13a      	bne.n	80061c4 <HAL_RCC_OscConfig+0x374>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f003 0303 	and.w	r3, r3, #3
 8006154:	2b01      	cmp	r3, #1
 8006156:	d135      	bne.n	80061c4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006158:	4b7b      	ldr	r3, [pc, #492]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_RCC_OscConfig+0x320>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	2b80      	cmp	r3, #128	@ 0x80
 800616a:	d001      	beq.n	8006170 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e2c1      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006170:	f7fb fedc 	bl	8001f2c <HAL_GetREVID>
 8006174:	4603      	mov	r3, r0
 8006176:	f241 0203 	movw	r2, #4099	@ 0x1003
 800617a:	4293      	cmp	r3, r2
 800617c:	d817      	bhi.n	80061ae <HAL_RCC_OscConfig+0x35e>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	2b20      	cmp	r3, #32
 8006184:	d108      	bne.n	8006198 <HAL_RCC_OscConfig+0x348>
 8006186:	4b70      	ldr	r3, [pc, #448]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800618e:	4a6e      	ldr	r2, [pc, #440]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006190:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006194:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006196:	e075      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006198:	4b6b      	ldr	r3, [pc, #428]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	069b      	lsls	r3, r3, #26
 80061a6:	4968      	ldr	r1, [pc, #416]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061ac:	e06a      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80061ae:	4b66      	ldr	r3, [pc, #408]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	061b      	lsls	r3, r3, #24
 80061bc:	4962      	ldr	r1, [pc, #392]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061c2:	e05f      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d042      	beq.n	8006252 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80061cc:	4b5e      	ldr	r3, [pc, #376]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a5d      	ldr	r2, [pc, #372]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d8:	f7fb fe78 	bl	8001ecc <HAL_GetTick>
 80061dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061de:	e008      	b.n	80061f2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80061e0:	f7fb fe74 	bl	8001ecc <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e280      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061f2:	4b55      	ldr	r3, [pc, #340]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0f0      	beq.n	80061e0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80061fe:	f7fb fe95 	bl	8001f2c <HAL_GetREVID>
 8006202:	4603      	mov	r3, r0
 8006204:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006208:	4293      	cmp	r3, r2
 800620a:	d817      	bhi.n	800623c <HAL_RCC_OscConfig+0x3ec>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	2b20      	cmp	r3, #32
 8006212:	d108      	bne.n	8006226 <HAL_RCC_OscConfig+0x3d6>
 8006214:	4b4c      	ldr	r3, [pc, #304]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800621c:	4a4a      	ldr	r2, [pc, #296]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800621e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006222:	6053      	str	r3, [r2, #4]
 8006224:	e02e      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
 8006226:	4b48      	ldr	r3, [pc, #288]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	069b      	lsls	r3, r3, #26
 8006234:	4944      	ldr	r1, [pc, #272]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006236:	4313      	orrs	r3, r2
 8006238:	604b      	str	r3, [r1, #4]
 800623a:	e023      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
 800623c:	4b42      	ldr	r3, [pc, #264]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	061b      	lsls	r3, r3, #24
 800624a:	493f      	ldr	r1, [pc, #252]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800624c:	4313      	orrs	r3, r2
 800624e:	60cb      	str	r3, [r1, #12]
 8006250:	e018      	b.n	8006284 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006252:	4b3d      	ldr	r3, [pc, #244]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a3c      	ldr	r2, [pc, #240]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006258:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800625c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800625e:	f7fb fe35 	bl	8001ecc <HAL_GetTick>
 8006262:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006264:	e008      	b.n	8006278 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006266:	f7fb fe31 	bl	8001ecc <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d901      	bls.n	8006278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e23d      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006278:	4b33      	ldr	r3, [pc, #204]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1f0      	bne.n	8006266 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	d036      	beq.n	80062fe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d019      	beq.n	80062cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006298:	4b2b      	ldr	r3, [pc, #172]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800629a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800629c:	4a2a      	ldr	r2, [pc, #168]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800629e:	f043 0301 	orr.w	r3, r3, #1
 80062a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a4:	f7fb fe12 	bl	8001ecc <HAL_GetTick>
 80062a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80062aa:	e008      	b.n	80062be <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ac:	f7fb fe0e 	bl	8001ecc <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e21a      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80062be:	4b22      	ldr	r3, [pc, #136]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80062c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0f0      	beq.n	80062ac <HAL_RCC_OscConfig+0x45c>
 80062ca:	e018      	b.n	80062fe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80062ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80062d2:	f023 0301 	bic.w	r3, r3, #1
 80062d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d8:	f7fb fdf8 	bl	8001ecc <HAL_GetTick>
 80062dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062e0:	f7fb fdf4 	bl	8001ecc <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e200      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80062f2:	4b15      	ldr	r3, [pc, #84]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 80062f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1f0      	bne.n	80062e0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d039      	beq.n	800637e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d01c      	beq.n	800634c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006312:	4b0d      	ldr	r3, [pc, #52]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a0c      	ldr	r2, [pc, #48]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 8006318:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800631c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800631e:	f7fb fdd5 	bl	8001ecc <HAL_GetTick>
 8006322:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006324:	e008      	b.n	8006338 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006326:	f7fb fdd1 	bl	8001ecc <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e1dd      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006338:	4b03      	ldr	r3, [pc, #12]	@ (8006348 <HAL_RCC_OscConfig+0x4f8>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0f0      	beq.n	8006326 <HAL_RCC_OscConfig+0x4d6>
 8006344:	e01b      	b.n	800637e <HAL_RCC_OscConfig+0x52e>
 8006346:	bf00      	nop
 8006348:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800634c:	4b9b      	ldr	r3, [pc, #620]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a9a      	ldr	r2, [pc, #616]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006356:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006358:	f7fb fdb8 	bl	8001ecc <HAL_GetTick>
 800635c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006360:	f7fb fdb4 	bl	8001ecc <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e1c0      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006372:	4b92      	ldr	r3, [pc, #584]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1f0      	bne.n	8006360 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0304 	and.w	r3, r3, #4
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 8081 	beq.w	800648e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800638c:	4b8c      	ldr	r3, [pc, #560]	@ (80065c0 <HAL_RCC_OscConfig+0x770>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a8b      	ldr	r2, [pc, #556]	@ (80065c0 <HAL_RCC_OscConfig+0x770>)
 8006392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006396:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006398:	f7fb fd98 	bl	8001ecc <HAL_GetTick>
 800639c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a0:	f7fb fd94 	bl	8001ecc <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b64      	cmp	r3, #100	@ 0x64
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e1a0      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063b2:	4b83      	ldr	r3, [pc, #524]	@ (80065c0 <HAL_RCC_OscConfig+0x770>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d0f0      	beq.n	80063a0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d106      	bne.n	80063d4 <HAL_RCC_OscConfig+0x584>
 80063c6:	4b7d      	ldr	r3, [pc, #500]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ca:	4a7c      	ldr	r2, [pc, #496]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063cc:	f043 0301 	orr.w	r3, r3, #1
 80063d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80063d2:	e02d      	b.n	8006430 <HAL_RCC_OscConfig+0x5e0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10c      	bne.n	80063f6 <HAL_RCC_OscConfig+0x5a6>
 80063dc:	4b77      	ldr	r3, [pc, #476]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e0:	4a76      	ldr	r2, [pc, #472]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063e2:	f023 0301 	bic.w	r3, r3, #1
 80063e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063e8:	4b74      	ldr	r3, [pc, #464]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ec:	4a73      	ldr	r2, [pc, #460]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80063ee:	f023 0304 	bic.w	r3, r3, #4
 80063f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80063f4:	e01c      	b.n	8006430 <HAL_RCC_OscConfig+0x5e0>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	2b05      	cmp	r3, #5
 80063fc:	d10c      	bne.n	8006418 <HAL_RCC_OscConfig+0x5c8>
 80063fe:	4b6f      	ldr	r3, [pc, #444]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006402:	4a6e      	ldr	r2, [pc, #440]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006404:	f043 0304 	orr.w	r3, r3, #4
 8006408:	6713      	str	r3, [r2, #112]	@ 0x70
 800640a:	4b6c      	ldr	r3, [pc, #432]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640e:	4a6b      	ldr	r2, [pc, #428]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006410:	f043 0301 	orr.w	r3, r3, #1
 8006414:	6713      	str	r3, [r2, #112]	@ 0x70
 8006416:	e00b      	b.n	8006430 <HAL_RCC_OscConfig+0x5e0>
 8006418:	4b68      	ldr	r3, [pc, #416]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800641a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800641c:	4a67      	ldr	r2, [pc, #412]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800641e:	f023 0301 	bic.w	r3, r3, #1
 8006422:	6713      	str	r3, [r2, #112]	@ 0x70
 8006424:	4b65      	ldr	r3, [pc, #404]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006428:	4a64      	ldr	r2, [pc, #400]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800642a:	f023 0304 	bic.w	r3, r3, #4
 800642e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d015      	beq.n	8006464 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006438:	f7fb fd48 	bl	8001ecc <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800643e:	e00a      	b.n	8006456 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006440:	f7fb fd44 	bl	8001ecc <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800644e:	4293      	cmp	r3, r2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e14e      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006456:	4b59      	ldr	r3, [pc, #356]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0ee      	beq.n	8006440 <HAL_RCC_OscConfig+0x5f0>
 8006462:	e014      	b.n	800648e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006464:	f7fb fd32 	bl	8001ecc <HAL_GetTick>
 8006468:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800646a:	e00a      	b.n	8006482 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800646c:	f7fb fd2e 	bl	8001ecc <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800647a:	4293      	cmp	r3, r2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e138      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006482:	4b4e      	ldr	r3, [pc, #312]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006486:	f003 0302 	and.w	r3, r3, #2
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1ee      	bne.n	800646c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 812d 	beq.w	80066f2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006498:	4b48      	ldr	r3, [pc, #288]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064a0:	2b18      	cmp	r3, #24
 80064a2:	f000 80bd 	beq.w	8006620 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	f040 809e 	bne.w	80065ec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064b0:	4b42      	ldr	r3, [pc, #264]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a41      	ldr	r2, [pc, #260]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80064b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064bc:	f7fb fd06 	bl	8001ecc <HAL_GetTick>
 80064c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064c2:	e008      	b.n	80064d6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064c4:	f7fb fd02 	bl	8001ecc <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e10e      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064d6:	4b39      	ldr	r3, [pc, #228]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1f0      	bne.n	80064c4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064e2:	4b36      	ldr	r3, [pc, #216]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80064e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064e6:	4b37      	ldr	r3, [pc, #220]	@ (80065c4 <HAL_RCC_OscConfig+0x774>)
 80064e8:	4013      	ands	r3, r2
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80064f2:	0112      	lsls	r2, r2, #4
 80064f4:	430a      	orrs	r2, r1
 80064f6:	4931      	ldr	r1, [pc, #196]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006500:	3b01      	subs	r3, #1
 8006502:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800650a:	3b01      	subs	r3, #1
 800650c:	025b      	lsls	r3, r3, #9
 800650e:	b29b      	uxth	r3, r3
 8006510:	431a      	orrs	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006516:	3b01      	subs	r3, #1
 8006518:	041b      	lsls	r3, r3, #16
 800651a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800651e:	431a      	orrs	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006524:	3b01      	subs	r3, #1
 8006526:	061b      	lsls	r3, r3, #24
 8006528:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800652c:	4923      	ldr	r1, [pc, #140]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800652e:	4313      	orrs	r3, r2
 8006530:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006532:	4b22      	ldr	r3, [pc, #136]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006536:	4a21      	ldr	r2, [pc, #132]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006538:	f023 0301 	bic.w	r3, r3, #1
 800653c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800653e:	4b1f      	ldr	r3, [pc, #124]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006542:	4b21      	ldr	r3, [pc, #132]	@ (80065c8 <HAL_RCC_OscConfig+0x778>)
 8006544:	4013      	ands	r3, r2
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800654a:	00d2      	lsls	r2, r2, #3
 800654c:	491b      	ldr	r1, [pc, #108]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800654e:	4313      	orrs	r3, r2
 8006550:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006552:	4b1a      	ldr	r3, [pc, #104]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	f023 020c 	bic.w	r2, r3, #12
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800655e:	4917      	ldr	r1, [pc, #92]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006560:	4313      	orrs	r3, r2
 8006562:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006564:	4b15      	ldr	r3, [pc, #84]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006568:	f023 0202 	bic.w	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006570:	4912      	ldr	r1, [pc, #72]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006572:	4313      	orrs	r3, r2
 8006574:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006576:	4b11      	ldr	r3, [pc, #68]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657a:	4a10      	ldr	r2, [pc, #64]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800657c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006580:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006582:	4b0e      	ldr	r3, [pc, #56]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006586:	4a0d      	ldr	r2, [pc, #52]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800658c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800658e:	4b0b      	ldr	r3, [pc, #44]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006592:	4a0a      	ldr	r2, [pc, #40]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 8006594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006598:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800659a:	4b08      	ldr	r3, [pc, #32]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 800659c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659e:	4a07      	ldr	r2, [pc, #28]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80065a0:	f043 0301 	orr.w	r3, r3, #1
 80065a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065a6:	4b05      	ldr	r3, [pc, #20]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a04      	ldr	r2, [pc, #16]	@ (80065bc <HAL_RCC_OscConfig+0x76c>)
 80065ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b2:	f7fb fc8b 	bl	8001ecc <HAL_GetTick>
 80065b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80065b8:	e011      	b.n	80065de <HAL_RCC_OscConfig+0x78e>
 80065ba:	bf00      	nop
 80065bc:	58024400 	.word	0x58024400
 80065c0:	58024800 	.word	0x58024800
 80065c4:	fffffc0c 	.word	0xfffffc0c
 80065c8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065cc:	f7fb fc7e 	bl	8001ecc <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	2b02      	cmp	r3, #2
 80065d8:	d901      	bls.n	80065de <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e08a      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80065de:	4b47      	ldr	r3, [pc, #284]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f0      	beq.n	80065cc <HAL_RCC_OscConfig+0x77c>
 80065ea:	e082      	b.n	80066f2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ec:	4b43      	ldr	r3, [pc, #268]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a42      	ldr	r2, [pc, #264]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80065f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f8:	f7fb fc68 	bl	8001ecc <HAL_GetTick>
 80065fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80065fe:	e008      	b.n	8006612 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006600:	f7fb fc64 	bl	8001ecc <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e070      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006612:	4b3a      	ldr	r3, [pc, #232]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1f0      	bne.n	8006600 <HAL_RCC_OscConfig+0x7b0>
 800661e:	e068      	b.n	80066f2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006620:	4b36      	ldr	r3, [pc, #216]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006626:	4b35      	ldr	r3, [pc, #212]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 8006628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800662a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	2b01      	cmp	r3, #1
 8006632:	d031      	beq.n	8006698 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f003 0203 	and.w	r2, r3, #3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800663e:	429a      	cmp	r2, r3
 8006640:	d12a      	bne.n	8006698 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	091b      	lsrs	r3, r3, #4
 8006646:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800664e:	429a      	cmp	r2, r3
 8006650:	d122      	bne.n	8006698 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800665e:	429a      	cmp	r2, r3
 8006660:	d11a      	bne.n	8006698 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	0a5b      	lsrs	r3, r3, #9
 8006666:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800666e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006670:	429a      	cmp	r2, r3
 8006672:	d111      	bne.n	8006698 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	0c1b      	lsrs	r3, r3, #16
 8006678:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006680:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006682:	429a      	cmp	r2, r3
 8006684:	d108      	bne.n	8006698 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	0e1b      	lsrs	r3, r3, #24
 800668a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006692:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006694:	429a      	cmp	r2, r3
 8006696:	d001      	beq.n	800669c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e02b      	b.n	80066f4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800669c:	4b17      	ldr	r3, [pc, #92]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 800669e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a0:	08db      	lsrs	r3, r3, #3
 80066a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066a6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d01f      	beq.n	80066f2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80066b2:	4b12      	ldr	r3, [pc, #72]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	4a11      	ldr	r2, [pc, #68]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066b8:	f023 0301 	bic.w	r3, r3, #1
 80066bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066be:	f7fb fc05 	bl	8001ecc <HAL_GetTick>
 80066c2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80066c4:	bf00      	nop
 80066c6:	f7fb fc01 	bl	8001ecc <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d0f9      	beq.n	80066c6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80066d2:	4b0a      	ldr	r3, [pc, #40]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006700 <HAL_RCC_OscConfig+0x8b0>)
 80066d8:	4013      	ands	r3, r2
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066de:	00d2      	lsls	r2, r2, #3
 80066e0:	4906      	ldr	r1, [pc, #24]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80066e6:	4b05      	ldr	r3, [pc, #20]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ea:	4a04      	ldr	r2, [pc, #16]	@ (80066fc <HAL_RCC_OscConfig+0x8ac>)
 80066ec:	f043 0301 	orr.w	r3, r3, #1
 80066f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3730      	adds	r7, #48	@ 0x30
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	58024400 	.word	0x58024400
 8006700:	ffff0007 	.word	0xffff0007

08006704 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e19c      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006718:	4b8a      	ldr	r3, [pc, #552]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 030f 	and.w	r3, r3, #15
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d910      	bls.n	8006748 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006726:	4b87      	ldr	r3, [pc, #540]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f023 020f 	bic.w	r2, r3, #15
 800672e:	4985      	ldr	r1, [pc, #532]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	4313      	orrs	r3, r2
 8006734:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006736:	4b83      	ldr	r3, [pc, #524]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 030f 	and.w	r3, r3, #15
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d001      	beq.n	8006748 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e184      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0304 	and.w	r3, r3, #4
 8006750:	2b00      	cmp	r3, #0
 8006752:	d010      	beq.n	8006776 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	691a      	ldr	r2, [r3, #16]
 8006758:	4b7b      	ldr	r3, [pc, #492]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006760:	429a      	cmp	r2, r3
 8006762:	d908      	bls.n	8006776 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006764:	4b78      	ldr	r3, [pc, #480]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	4975      	ldr	r1, [pc, #468]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006772:	4313      	orrs	r3, r2
 8006774:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b00      	cmp	r3, #0
 8006780:	d010      	beq.n	80067a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	695a      	ldr	r2, [r3, #20]
 8006786:	4b70      	ldr	r3, [pc, #448]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800678e:	429a      	cmp	r2, r3
 8006790:	d908      	bls.n	80067a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006792:	4b6d      	ldr	r3, [pc, #436]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	496a      	ldr	r1, [pc, #424]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0310 	and.w	r3, r3, #16
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d010      	beq.n	80067d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699a      	ldr	r2, [r3, #24]
 80067b4:	4b64      	ldr	r3, [pc, #400]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80067bc:	429a      	cmp	r2, r3
 80067be:	d908      	bls.n	80067d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80067c0:	4b61      	ldr	r3, [pc, #388]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067c2:	69db      	ldr	r3, [r3, #28]
 80067c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	495e      	ldr	r1, [pc, #376]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0320 	and.w	r3, r3, #32
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d010      	beq.n	8006800 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69da      	ldr	r2, [r3, #28]
 80067e2:	4b59      	ldr	r3, [pc, #356]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d908      	bls.n	8006800 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80067ee:	4b56      	ldr	r3, [pc, #344]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	4953      	ldr	r1, [pc, #332]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d010      	beq.n	800682e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	4b4d      	ldr	r3, [pc, #308]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f003 030f 	and.w	r3, r3, #15
 8006818:	429a      	cmp	r2, r3
 800681a:	d908      	bls.n	800682e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800681c:	4b4a      	ldr	r3, [pc, #296]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f023 020f 	bic.w	r2, r3, #15
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	4947      	ldr	r1, [pc, #284]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 800682a:	4313      	orrs	r3, r2
 800682c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0301 	and.w	r3, r3, #1
 8006836:	2b00      	cmp	r3, #0
 8006838:	d055      	beq.n	80068e6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800683a:	4b43      	ldr	r3, [pc, #268]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	4940      	ldr	r1, [pc, #256]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006848:	4313      	orrs	r3, r2
 800684a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	2b02      	cmp	r3, #2
 8006852:	d107      	bne.n	8006864 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006854:	4b3c      	ldr	r3, [pc, #240]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d121      	bne.n	80068a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e0f6      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b03      	cmp	r3, #3
 800686a:	d107      	bne.n	800687c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800686c:	4b36      	ldr	r3, [pc, #216]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d115      	bne.n	80068a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e0ea      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d107      	bne.n	8006894 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006884:	4b30      	ldr	r3, [pc, #192]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688c:	2b00      	cmp	r3, #0
 800688e:	d109      	bne.n	80068a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e0de      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006894:	4b2c      	ldr	r3, [pc, #176]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0304 	and.w	r3, r3, #4
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e0d6      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068a4:	4b28      	ldr	r3, [pc, #160]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	f023 0207 	bic.w	r2, r3, #7
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	4925      	ldr	r1, [pc, #148]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80068b2:	4313      	orrs	r3, r2
 80068b4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068b6:	f7fb fb09 	bl	8001ecc <HAL_GetTick>
 80068ba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068bc:	e00a      	b.n	80068d4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068be:	f7fb fb05 	bl	8001ecc <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e0be      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d4:	4b1c      	ldr	r3, [pc, #112]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	00db      	lsls	r3, r3, #3
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d1eb      	bne.n	80068be <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0302 	and.w	r3, r3, #2
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d010      	beq.n	8006914 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	68da      	ldr	r2, [r3, #12]
 80068f6:	4b14      	ldr	r3, [pc, #80]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	429a      	cmp	r2, r3
 8006900:	d208      	bcs.n	8006914 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006902:	4b11      	ldr	r3, [pc, #68]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	f023 020f 	bic.w	r2, r3, #15
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	490e      	ldr	r1, [pc, #56]	@ (8006948 <HAL_RCC_ClockConfig+0x244>)
 8006910:	4313      	orrs	r3, r2
 8006912:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006914:	4b0b      	ldr	r3, [pc, #44]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 030f 	and.w	r3, r3, #15
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	429a      	cmp	r2, r3
 8006920:	d214      	bcs.n	800694c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006922:	4b08      	ldr	r3, [pc, #32]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f023 020f 	bic.w	r2, r3, #15
 800692a:	4906      	ldr	r1, [pc, #24]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	4313      	orrs	r3, r2
 8006930:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006932:	4b04      	ldr	r3, [pc, #16]	@ (8006944 <HAL_RCC_ClockConfig+0x240>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	683a      	ldr	r2, [r7, #0]
 800693c:	429a      	cmp	r2, r3
 800693e:	d005      	beq.n	800694c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e086      	b.n	8006a52 <HAL_RCC_ClockConfig+0x34e>
 8006944:	52002000 	.word	0x52002000
 8006948:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0304 	and.w	r3, r3, #4
 8006954:	2b00      	cmp	r3, #0
 8006956:	d010      	beq.n	800697a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691a      	ldr	r2, [r3, #16]
 800695c:	4b3f      	ldr	r3, [pc, #252]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006964:	429a      	cmp	r2, r3
 8006966:	d208      	bcs.n	800697a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006968:	4b3c      	ldr	r3, [pc, #240]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	4939      	ldr	r1, [pc, #228]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 8006976:	4313      	orrs	r3, r2
 8006978:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0308 	and.w	r3, r3, #8
 8006982:	2b00      	cmp	r3, #0
 8006984:	d010      	beq.n	80069a8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	695a      	ldr	r2, [r3, #20]
 800698a:	4b34      	ldr	r3, [pc, #208]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006992:	429a      	cmp	r2, r3
 8006994:	d208      	bcs.n	80069a8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006996:	4b31      	ldr	r3, [pc, #196]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	492e      	ldr	r1, [pc, #184]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0310 	and.w	r3, r3, #16
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d010      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	699a      	ldr	r2, [r3, #24]
 80069b8:	4b28      	ldr	r3, [pc, #160]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d208      	bcs.n	80069d6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80069c4:	4b25      	ldr	r3, [pc, #148]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069c6:	69db      	ldr	r3, [r3, #28]
 80069c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	699b      	ldr	r3, [r3, #24]
 80069d0:	4922      	ldr	r1, [pc, #136]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d010      	beq.n	8006a04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	69da      	ldr	r2, [r3, #28]
 80069e6:	4b1d      	ldr	r3, [pc, #116]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d208      	bcs.n	8006a04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80069f2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	4917      	ldr	r1, [pc, #92]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006a04:	f000 f834 	bl	8006a70 <HAL_RCC_GetSysClockFreq>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	4b14      	ldr	r3, [pc, #80]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	0a1b      	lsrs	r3, r3, #8
 8006a10:	f003 030f 	and.w	r3, r3, #15
 8006a14:	4912      	ldr	r1, [pc, #72]	@ (8006a60 <HAL_RCC_ClockConfig+0x35c>)
 8006a16:	5ccb      	ldrb	r3, [r1, r3]
 8006a18:	f003 031f 	and.w	r3, r3, #31
 8006a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006a22:	4b0e      	ldr	r3, [pc, #56]	@ (8006a5c <HAL_RCC_ClockConfig+0x358>)
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	f003 030f 	and.w	r3, r3, #15
 8006a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a60 <HAL_RCC_ClockConfig+0x35c>)
 8006a2c:	5cd3      	ldrb	r3, [r2, r3]
 8006a2e:	f003 031f 	and.w	r3, r3, #31
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	fa22 f303 	lsr.w	r3, r2, r3
 8006a38:	4a0a      	ldr	r2, [pc, #40]	@ (8006a64 <HAL_RCC_ClockConfig+0x360>)
 8006a3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8006a68 <HAL_RCC_ClockConfig+0x364>)
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006a42:	4b0a      	ldr	r3, [pc, #40]	@ (8006a6c <HAL_RCC_ClockConfig+0x368>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fb f9f6 	bl	8001e38 <HAL_InitTick>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3718      	adds	r7, #24
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	58024400 	.word	0x58024400
 8006a60:	08012064 	.word	0x08012064
 8006a64:	24000004 	.word	0x24000004
 8006a68:	24000000 	.word	0x24000000
 8006a6c:	24000024 	.word	0x24000024

08006a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b089      	sub	sp, #36	@ 0x24
 8006a74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a76:	4bb3      	ldr	r3, [pc, #716]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a7e:	2b18      	cmp	r3, #24
 8006a80:	f200 8155 	bhi.w	8006d2e <HAL_RCC_GetSysClockFreq+0x2be>
 8006a84:	a201      	add	r2, pc, #4	@ (adr r2, 8006a8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8a:	bf00      	nop
 8006a8c:	08006af1 	.word	0x08006af1
 8006a90:	08006d2f 	.word	0x08006d2f
 8006a94:	08006d2f 	.word	0x08006d2f
 8006a98:	08006d2f 	.word	0x08006d2f
 8006a9c:	08006d2f 	.word	0x08006d2f
 8006aa0:	08006d2f 	.word	0x08006d2f
 8006aa4:	08006d2f 	.word	0x08006d2f
 8006aa8:	08006d2f 	.word	0x08006d2f
 8006aac:	08006b17 	.word	0x08006b17
 8006ab0:	08006d2f 	.word	0x08006d2f
 8006ab4:	08006d2f 	.word	0x08006d2f
 8006ab8:	08006d2f 	.word	0x08006d2f
 8006abc:	08006d2f 	.word	0x08006d2f
 8006ac0:	08006d2f 	.word	0x08006d2f
 8006ac4:	08006d2f 	.word	0x08006d2f
 8006ac8:	08006d2f 	.word	0x08006d2f
 8006acc:	08006b1d 	.word	0x08006b1d
 8006ad0:	08006d2f 	.word	0x08006d2f
 8006ad4:	08006d2f 	.word	0x08006d2f
 8006ad8:	08006d2f 	.word	0x08006d2f
 8006adc:	08006d2f 	.word	0x08006d2f
 8006ae0:	08006d2f 	.word	0x08006d2f
 8006ae4:	08006d2f 	.word	0x08006d2f
 8006ae8:	08006d2f 	.word	0x08006d2f
 8006aec:	08006b23 	.word	0x08006b23
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006af0:	4b94      	ldr	r3, [pc, #592]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d009      	beq.n	8006b10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006afc:	4b91      	ldr	r3, [pc, #580]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	08db      	lsrs	r3, r3, #3
 8006b02:	f003 0303 	and.w	r3, r3, #3
 8006b06:	4a90      	ldr	r2, [pc, #576]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b08:	fa22 f303 	lsr.w	r3, r2, r3
 8006b0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006b0e:	e111      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006b10:	4b8d      	ldr	r3, [pc, #564]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b12:	61bb      	str	r3, [r7, #24]
      break;
 8006b14:	e10e      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006b16:	4b8d      	ldr	r3, [pc, #564]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006b18:	61bb      	str	r3, [r7, #24]
      break;
 8006b1a:	e10b      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8006d50 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006b1e:	61bb      	str	r3, [r7, #24]
      break;
 8006b20:	e108      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b22:	4b88      	ldr	r3, [pc, #544]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b26:	f003 0303 	and.w	r3, r3, #3
 8006b2a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006b2c:	4b85      	ldr	r3, [pc, #532]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b30:	091b      	lsrs	r3, r3, #4
 8006b32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b36:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006b38:	4b82      	ldr	r3, [pc, #520]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006b42:	4b80      	ldr	r3, [pc, #512]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	08db      	lsrs	r3, r3, #3
 8006b48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	fb02 f303 	mul.w	r3, r2, r3
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b5a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 80e1 	beq.w	8006d28 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	f000 8083 	beq.w	8006c74 <HAL_RCC_GetSysClockFreq+0x204>
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	f200 80a1 	bhi.w	8006cb8 <HAL_RCC_GetSysClockFreq+0x248>
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <HAL_RCC_GetSysClockFreq+0x114>
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d056      	beq.n	8006c30 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006b82:	e099      	b.n	8006cb8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b84:	4b6f      	ldr	r3, [pc, #444]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0320 	and.w	r3, r3, #32
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d02d      	beq.n	8006bec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b90:	4b6c      	ldr	r3, [pc, #432]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	08db      	lsrs	r3, r3, #3
 8006b96:	f003 0303 	and.w	r3, r3, #3
 8006b9a:	4a6b      	ldr	r2, [pc, #428]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006ba0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	ee07 3a90 	vmov	s15, r3
 8006ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	ee07 3a90 	vmov	s15, r3
 8006bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bba:	4b62      	ldr	r3, [pc, #392]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bc2:	ee07 3a90 	vmov	s15, r3
 8006bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bca:	ed97 6a02 	vldr	s12, [r7, #8]
 8006bce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006d54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006be6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006bea:	e087      	b.n	8006cfc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	ee07 3a90 	vmov	s15, r3
 8006bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bf6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006d58 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bfe:	4b51      	ldr	r3, [pc, #324]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c06:	ee07 3a90 	vmov	s15, r3
 8006c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c12:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006d54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006c2e:	e065      	b.n	8006cfc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	ee07 3a90 	vmov	s15, r3
 8006c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c3a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006d5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c42:	4b40      	ldr	r3, [pc, #256]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c4a:	ee07 3a90 	vmov	s15, r3
 8006c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c52:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c56:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006d54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006c72:	e043      	b.n	8006cfc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	ee07 3a90 	vmov	s15, r3
 8006c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c7e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006d60 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c86:	4b2f      	ldr	r3, [pc, #188]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c8e:	ee07 3a90 	vmov	s15, r3
 8006c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c96:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c9a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006d54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006cb6:	e021      	b.n	8006cfc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	ee07 3a90 	vmov	s15, r3
 8006cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006d5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cca:	4b1e      	ldr	r3, [pc, #120]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cda:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cde:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006d54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cf6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006cfa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006cfc:	4b11      	ldr	r3, [pc, #68]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d00:	0a5b      	lsrs	r3, r3, #9
 8006d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d06:	3301      	adds	r3, #1
 8006d08:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	ee07 3a90 	vmov	s15, r3
 8006d10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006d14:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d20:	ee17 3a90 	vmov	r3, s15
 8006d24:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006d26:	e005      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61bb      	str	r3, [r7, #24]
      break;
 8006d2c:	e002      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006d2e:	4b07      	ldr	r3, [pc, #28]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006d30:	61bb      	str	r3, [r7, #24]
      break;
 8006d32:	bf00      	nop
  }

  return sysclockfreq;
 8006d34:	69bb      	ldr	r3, [r7, #24]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3724      	adds	r7, #36	@ 0x24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	58024400 	.word	0x58024400
 8006d48:	03d09000 	.word	0x03d09000
 8006d4c:	003d0900 	.word	0x003d0900
 8006d50:	017d7840 	.word	0x017d7840
 8006d54:	46000000 	.word	0x46000000
 8006d58:	4c742400 	.word	0x4c742400
 8006d5c:	4a742400 	.word	0x4a742400
 8006d60:	4bbebc20 	.word	0x4bbebc20

08006d64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006d6a:	f7ff fe81 	bl	8006a70 <HAL_RCC_GetSysClockFreq>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	4b10      	ldr	r3, [pc, #64]	@ (8006db4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	0a1b      	lsrs	r3, r3, #8
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	490f      	ldr	r1, [pc, #60]	@ (8006db8 <HAL_RCC_GetHCLKFreq+0x54>)
 8006d7c:	5ccb      	ldrb	r3, [r1, r3]
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	fa22 f303 	lsr.w	r3, r2, r3
 8006d86:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d88:	4b0a      	ldr	r3, [pc, #40]	@ (8006db4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	f003 030f 	and.w	r3, r3, #15
 8006d90:	4a09      	ldr	r2, [pc, #36]	@ (8006db8 <HAL_RCC_GetHCLKFreq+0x54>)
 8006d92:	5cd3      	ldrb	r3, [r2, r3]
 8006d94:	f003 031f 	and.w	r3, r3, #31
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d9e:	4a07      	ldr	r2, [pc, #28]	@ (8006dbc <HAL_RCC_GetHCLKFreq+0x58>)
 8006da0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006da2:	4a07      	ldr	r2, [pc, #28]	@ (8006dc0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006da8:	4b04      	ldr	r3, [pc, #16]	@ (8006dbc <HAL_RCC_GetHCLKFreq+0x58>)
 8006daa:	681b      	ldr	r3, [r3, #0]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	58024400 	.word	0x58024400
 8006db8:	08012064 	.word	0x08012064
 8006dbc:	24000004 	.word	0x24000004
 8006dc0:	24000000 	.word	0x24000000

08006dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006dc8:	f7ff ffcc 	bl	8006d64 <HAL_RCC_GetHCLKFreq>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	4b06      	ldr	r3, [pc, #24]	@ (8006de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dd0:	69db      	ldr	r3, [r3, #28]
 8006dd2:	091b      	lsrs	r3, r3, #4
 8006dd4:	f003 0307 	and.w	r3, r3, #7
 8006dd8:	4904      	ldr	r1, [pc, #16]	@ (8006dec <HAL_RCC_GetPCLK1Freq+0x28>)
 8006dda:	5ccb      	ldrb	r3, [r1, r3]
 8006ddc:	f003 031f 	and.w	r3, r3, #31
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	58024400 	.word	0x58024400
 8006dec:	08012064 	.word	0x08012064

08006df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006df4:	f7ff ffb6 	bl	8006d64 <HAL_RCC_GetHCLKFreq>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	4b06      	ldr	r3, [pc, #24]	@ (8006e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	0a1b      	lsrs	r3, r3, #8
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	4904      	ldr	r1, [pc, #16]	@ (8006e18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e06:	5ccb      	ldrb	r3, [r1, r3]
 8006e08:	f003 031f 	and.w	r3, r3, #31
 8006e0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	58024400 	.word	0x58024400
 8006e18:	08012064 	.word	0x08012064

08006e1c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e20:	b0ca      	sub	sp, #296	@ 0x128
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006e40:	2500      	movs	r5, #0
 8006e42:	ea54 0305 	orrs.w	r3, r4, r5
 8006e46:	d049      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e52:	d02f      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006e54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e58:	d828      	bhi.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006e5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e5e:	d01a      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006e60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e64:	d822      	bhi.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d003      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006e6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e6e:	d007      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006e70:	e01c      	b.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e72:	4bb8      	ldr	r3, [pc, #736]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e76:	4ab7      	ldr	r2, [pc, #732]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006e7e:	e01a      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e84:	3308      	adds	r3, #8
 8006e86:	2102      	movs	r1, #2
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f001 fc8f 	bl	80087ac <RCCEx_PLL2_Config>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006e94:	e00f      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9a:	3328      	adds	r3, #40	@ 0x28
 8006e9c:	2102      	movs	r1, #2
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f001 fd36 	bl	8008910 <RCCEx_PLL3_Config>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006eaa:	e004      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006eb2:	e000      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ebe:	4ba5      	ldr	r3, [pc, #660]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ec2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ecc:	4aa1      	ldr	r2, [pc, #644]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ece:	430b      	orrs	r3, r1
 8006ed0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ed2:	e003      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ed8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006ee8:	f04f 0900 	mov.w	r9, #0
 8006eec:	ea58 0309 	orrs.w	r3, r8, r9
 8006ef0:	d047      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d82a      	bhi.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006efc:	a201      	add	r2, pc, #4	@ (adr r2, 8006f04 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f02:	bf00      	nop
 8006f04:	08006f19 	.word	0x08006f19
 8006f08:	08006f27 	.word	0x08006f27
 8006f0c:	08006f3d 	.word	0x08006f3d
 8006f10:	08006f5b 	.word	0x08006f5b
 8006f14:	08006f5b 	.word	0x08006f5b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f18:	4b8e      	ldr	r3, [pc, #568]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f1c:	4a8d      	ldr	r2, [pc, #564]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f24:	e01a      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2a:	3308      	adds	r3, #8
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f001 fc3c 	bl	80087ac <RCCEx_PLL2_Config>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f3a:	e00f      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f40:	3328      	adds	r3, #40	@ 0x28
 8006f42:	2100      	movs	r1, #0
 8006f44:	4618      	mov	r0, r3
 8006f46:	f001 fce3 	bl	8008910 <RCCEx_PLL3_Config>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f50:	e004      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f58:	e000      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d10a      	bne.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f64:	4b7b      	ldr	r3, [pc, #492]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f68:	f023 0107 	bic.w	r1, r3, #7
 8006f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f72:	4a78      	ldr	r2, [pc, #480]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f74:	430b      	orrs	r3, r1
 8006f76:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f78:	e003      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006f8e:	f04f 0b00 	mov.w	fp, #0
 8006f92:	ea5a 030b 	orrs.w	r3, sl, fp
 8006f96:	d04c      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa2:	d030      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006fa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa8:	d829      	bhi.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fac:	d02d      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006fae:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fb0:	d825      	bhi.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006fb2:	2b80      	cmp	r3, #128	@ 0x80
 8006fb4:	d018      	beq.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006fb6:	2b80      	cmp	r3, #128	@ 0x80
 8006fb8:	d821      	bhi.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d002      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006fbe:	2b40      	cmp	r3, #64	@ 0x40
 8006fc0:	d007      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006fc2:	e01c      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fc4:	4b63      	ldr	r3, [pc, #396]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc8:	4a62      	ldr	r2, [pc, #392]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006fd0:	e01c      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd6:	3308      	adds	r3, #8
 8006fd8:	2100      	movs	r1, #0
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f001 fbe6 	bl	80087ac <RCCEx_PLL2_Config>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006fe6:	e011      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fec:	3328      	adds	r3, #40	@ 0x28
 8006fee:	2100      	movs	r1, #0
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f001 fc8d 	bl	8008910 <RCCEx_PLL3_Config>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006ffc:	e006      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007004:	e002      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007006:	bf00      	nop
 8007008:	e000      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800700a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800700c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10a      	bne.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007014:	4b4f      	ldr	r3, [pc, #316]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007018:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800701c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007022:	4a4c      	ldr	r2, [pc, #304]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007024:	430b      	orrs	r3, r1
 8007026:	6513      	str	r3, [r2, #80]	@ 0x50
 8007028:	e003      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800702a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800702e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800703e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007042:	2300      	movs	r3, #0
 8007044:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007048:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800704c:	460b      	mov	r3, r1
 800704e:	4313      	orrs	r3, r2
 8007050:	d053      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007056:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800705a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800705e:	d035      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007060:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007064:	d82e      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007066:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800706a:	d031      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800706c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007070:	d828      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007072:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007076:	d01a      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007078:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800707c:	d822      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d003      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007082:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007086:	d007      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007088:	e01c      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800708a:	4b32      	ldr	r3, [pc, #200]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800708c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708e:	4a31      	ldr	r2, [pc, #196]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007094:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007096:	e01c      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800709c:	3308      	adds	r3, #8
 800709e:	2100      	movs	r1, #0
 80070a0:	4618      	mov	r0, r3
 80070a2:	f001 fb83 	bl	80087ac <RCCEx_PLL2_Config>
 80070a6:	4603      	mov	r3, r0
 80070a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80070ac:	e011      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b2:	3328      	adds	r3, #40	@ 0x28
 80070b4:	2100      	movs	r1, #0
 80070b6:	4618      	mov	r0, r3
 80070b8:	f001 fc2a 	bl	8008910 <RCCEx_PLL3_Config>
 80070bc:	4603      	mov	r3, r0
 80070be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070c2:	e006      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070ca:	e002      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80070cc:	bf00      	nop
 80070ce:	e000      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80070d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80070da:	4b1e      	ldr	r3, [pc, #120]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070de:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80070e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070ec:	430b      	orrs	r3, r1
 80070ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80070f0:	e003      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80070fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007102:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007106:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800710a:	2300      	movs	r3, #0
 800710c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007110:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007114:	460b      	mov	r3, r1
 8007116:	4313      	orrs	r3, r2
 8007118:	d056      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800711a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800711e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007122:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007126:	d038      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007128:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800712c:	d831      	bhi.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800712e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007132:	d034      	beq.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007134:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007138:	d82b      	bhi.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800713a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800713e:	d01d      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007140:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007144:	d825      	bhi.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d006      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800714a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800714e:	d00a      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007150:	e01f      	b.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007152:	bf00      	nop
 8007154:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007158:	4ba2      	ldr	r3, [pc, #648]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800715a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715c:	4aa1      	ldr	r2, [pc, #644]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800715e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007162:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007164:	e01c      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716a:	3308      	adds	r3, #8
 800716c:	2100      	movs	r1, #0
 800716e:	4618      	mov	r0, r3
 8007170:	f001 fb1c 	bl	80087ac <RCCEx_PLL2_Config>
 8007174:	4603      	mov	r3, r0
 8007176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800717a:	e011      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007180:	3328      	adds	r3, #40	@ 0x28
 8007182:	2100      	movs	r1, #0
 8007184:	4618      	mov	r0, r3
 8007186:	f001 fbc3 	bl	8008910 <RCCEx_PLL3_Config>
 800718a:	4603      	mov	r3, r0
 800718c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007190:	e006      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007198:	e002      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800719a:	bf00      	nop
 800719c:	e000      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800719e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80071a8:	4b8e      	ldr	r3, [pc, #568]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80071b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071b8:	4a8a      	ldr	r2, [pc, #552]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071ba:	430b      	orrs	r3, r1
 80071bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80071be:	e003      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80071c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80071d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80071d8:	2300      	movs	r3, #0
 80071da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80071de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80071e2:	460b      	mov	r3, r1
 80071e4:	4313      	orrs	r3, r2
 80071e6:	d03a      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80071e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ee:	2b30      	cmp	r3, #48	@ 0x30
 80071f0:	d01f      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80071f2:	2b30      	cmp	r3, #48	@ 0x30
 80071f4:	d819      	bhi.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80071f6:	2b20      	cmp	r3, #32
 80071f8:	d00c      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d815      	bhi.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d019      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007202:	2b10      	cmp	r3, #16
 8007204:	d111      	bne.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007206:	4b77      	ldr	r3, [pc, #476]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800720a:	4a76      	ldr	r2, [pc, #472]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800720c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007210:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007212:	e011      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007218:	3308      	adds	r3, #8
 800721a:	2102      	movs	r1, #2
 800721c:	4618      	mov	r0, r3
 800721e:	f001 fac5 	bl	80087ac <RCCEx_PLL2_Config>
 8007222:	4603      	mov	r3, r0
 8007224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007228:	e006      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007230:	e002      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007232:	bf00      	nop
 8007234:	e000      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007236:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10a      	bne.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007240:	4b68      	ldr	r3, [pc, #416]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007244:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800724c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800724e:	4a65      	ldr	r2, [pc, #404]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007250:	430b      	orrs	r3, r1
 8007252:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007254:	e003      	b.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007256:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800725a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800725e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007266:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800726a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800726e:	2300      	movs	r3, #0
 8007270:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007274:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007278:	460b      	mov	r3, r1
 800727a:	4313      	orrs	r3, r2
 800727c:	d051      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007284:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007288:	d035      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800728a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800728e:	d82e      	bhi.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007290:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007294:	d031      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007296:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800729a:	d828      	bhi.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800729c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a0:	d01a      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80072a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a6:	d822      	bhi.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80072ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072b0:	d007      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80072b2:	e01c      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072b4:	4b4b      	ldr	r3, [pc, #300]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b8:	4a4a      	ldr	r2, [pc, #296]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80072c0:	e01c      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c6:	3308      	adds	r3, #8
 80072c8:	2100      	movs	r1, #0
 80072ca:	4618      	mov	r0, r3
 80072cc:	f001 fa6e 	bl	80087ac <RCCEx_PLL2_Config>
 80072d0:	4603      	mov	r3, r0
 80072d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80072d6:	e011      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072dc:	3328      	adds	r3, #40	@ 0x28
 80072de:	2100      	movs	r1, #0
 80072e0:	4618      	mov	r0, r3
 80072e2:	f001 fb15 	bl	8008910 <RCCEx_PLL3_Config>
 80072e6:	4603      	mov	r3, r0
 80072e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80072ec:	e006      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072f4:	e002      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80072f6:	bf00      	nop
 80072f8:	e000      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80072fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10a      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007304:	4b37      	ldr	r3, [pc, #220]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007308:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800730c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007312:	4a34      	ldr	r2, [pc, #208]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007314:	430b      	orrs	r3, r1
 8007316:	6513      	str	r3, [r2, #80]	@ 0x50
 8007318:	e003      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800731e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800732e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007332:	2300      	movs	r3, #0
 8007334:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007338:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800733c:	460b      	mov	r3, r1
 800733e:	4313      	orrs	r3, r2
 8007340:	d056      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007346:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800734c:	d033      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800734e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007352:	d82c      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007354:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007358:	d02f      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800735a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800735e:	d826      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007360:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007364:	d02b      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007366:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800736a:	d820      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800736c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007370:	d012      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007372:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007376:	d81a      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007378:	2b00      	cmp	r3, #0
 800737a:	d022      	beq.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800737c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007380:	d115      	bne.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007386:	3308      	adds	r3, #8
 8007388:	2101      	movs	r1, #1
 800738a:	4618      	mov	r0, r3
 800738c:	f001 fa0e 	bl	80087ac <RCCEx_PLL2_Config>
 8007390:	4603      	mov	r3, r0
 8007392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007396:	e015      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739c:	3328      	adds	r3, #40	@ 0x28
 800739e:	2101      	movs	r1, #1
 80073a0:	4618      	mov	r0, r3
 80073a2:	f001 fab5 	bl	8008910 <RCCEx_PLL3_Config>
 80073a6:	4603      	mov	r3, r0
 80073a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80073ac:	e00a      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073b4:	e006      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80073b6:	bf00      	nop
 80073b8:	e004      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80073ba:	bf00      	nop
 80073bc:	e002      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80073be:	bf00      	nop
 80073c0:	e000      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80073c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10d      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80073cc:	4b05      	ldr	r3, [pc, #20]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80073d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073da:	4a02      	ldr	r2, [pc, #8]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073dc:	430b      	orrs	r3, r1
 80073de:	6513      	str	r3, [r2, #80]	@ 0x50
 80073e0:	e006      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80073e2:	bf00      	nop
 80073e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80073f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80073fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007400:	2300      	movs	r3, #0
 8007402:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007406:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800740a:	460b      	mov	r3, r1
 800740c:	4313      	orrs	r3, r2
 800740e:	d055      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007414:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007418:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800741c:	d033      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800741e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007422:	d82c      	bhi.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007428:	d02f      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800742a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800742e:	d826      	bhi.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007430:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007434:	d02b      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007436:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800743a:	d820      	bhi.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800743c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007440:	d012      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007446:	d81a      	bhi.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007448:	2b00      	cmp	r3, #0
 800744a:	d022      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800744c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007450:	d115      	bne.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007456:	3308      	adds	r3, #8
 8007458:	2101      	movs	r1, #1
 800745a:	4618      	mov	r0, r3
 800745c:	f001 f9a6 	bl	80087ac <RCCEx_PLL2_Config>
 8007460:	4603      	mov	r3, r0
 8007462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007466:	e015      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746c:	3328      	adds	r3, #40	@ 0x28
 800746e:	2101      	movs	r1, #1
 8007470:	4618      	mov	r0, r3
 8007472:	f001 fa4d 	bl	8008910 <RCCEx_PLL3_Config>
 8007476:	4603      	mov	r3, r0
 8007478:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800747c:	e00a      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007484:	e006      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007486:	bf00      	nop
 8007488:	e004      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800748a:	bf00      	nop
 800748c:	e002      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800748e:	bf00      	nop
 8007490:	e000      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007492:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800749c:	4ba3      	ldr	r3, [pc, #652]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800749e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80074a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074ac:	4a9f      	ldr	r2, [pc, #636]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074ae:	430b      	orrs	r3, r1
 80074b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80074b2:	e003      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80074bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80074c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074cc:	2300      	movs	r3, #0
 80074ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80074d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80074d6:	460b      	mov	r3, r1
 80074d8:	4313      	orrs	r3, r2
 80074da:	d037      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80074dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074e6:	d00e      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80074e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074ec:	d816      	bhi.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d018      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80074f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074f6:	d111      	bne.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074f8:	4b8c      	ldr	r3, [pc, #560]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	4a8b      	ldr	r2, [pc, #556]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007502:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007504:	e00f      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750a:	3308      	adds	r3, #8
 800750c:	2101      	movs	r1, #1
 800750e:	4618      	mov	r0, r3
 8007510:	f001 f94c 	bl	80087ac <RCCEx_PLL2_Config>
 8007514:	4603      	mov	r3, r0
 8007516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800751a:	e004      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007522:	e000      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10a      	bne.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800752e:	4b7f      	ldr	r3, [pc, #508]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007532:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800753a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800753c:	4a7b      	ldr	r2, [pc, #492]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800753e:	430b      	orrs	r3, r1
 8007540:	6513      	str	r3, [r2, #80]	@ 0x50
 8007542:	e003      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007548:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800754c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007558:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800755c:	2300      	movs	r3, #0
 800755e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007562:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007566:	460b      	mov	r3, r1
 8007568:	4313      	orrs	r3, r2
 800756a:	d039      	beq.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800756c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007572:	2b03      	cmp	r3, #3
 8007574:	d81c      	bhi.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007576:	a201      	add	r2, pc, #4	@ (adr r2, 800757c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757c:	080075b9 	.word	0x080075b9
 8007580:	0800758d 	.word	0x0800758d
 8007584:	0800759b 	.word	0x0800759b
 8007588:	080075b9 	.word	0x080075b9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800758c:	4b67      	ldr	r3, [pc, #412]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	4a66      	ldr	r2, [pc, #408]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007596:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007598:	e00f      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800759a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759e:	3308      	adds	r3, #8
 80075a0:	2102      	movs	r1, #2
 80075a2:	4618      	mov	r0, r3
 80075a4:	f001 f902 	bl	80087ac <RCCEx_PLL2_Config>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80075ae:	e004      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075b6:	e000      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80075b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d10a      	bne.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80075c2:	4b5a      	ldr	r3, [pc, #360]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075c6:	f023 0103 	bic.w	r1, r3, #3
 80075ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075d0:	4a56      	ldr	r2, [pc, #344]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d2:	430b      	orrs	r3, r1
 80075d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80075d6:	e003      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80075e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80075ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075f0:	2300      	movs	r3, #0
 80075f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80075f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80075fa:	460b      	mov	r3, r1
 80075fc:	4313      	orrs	r3, r2
 80075fe:	f000 809f 	beq.w	8007740 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007602:	4b4b      	ldr	r3, [pc, #300]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a4a      	ldr	r2, [pc, #296]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800760c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800760e:	f7fa fc5d 	bl	8001ecc <HAL_GetTick>
 8007612:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007616:	e00b      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007618:	f7fa fc58 	bl	8001ecc <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b64      	cmp	r3, #100	@ 0x64
 8007626:	d903      	bls.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800762e:	e005      	b.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007630:	4b3f      	ldr	r3, [pc, #252]	@ (8007730 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007638:	2b00      	cmp	r3, #0
 800763a:	d0ed      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800763c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007640:	2b00      	cmp	r3, #0
 8007642:	d179      	bne.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007644:	4b39      	ldr	r3, [pc, #228]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007646:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007650:	4053      	eors	r3, r2
 8007652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007656:	2b00      	cmp	r3, #0
 8007658:	d015      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800765a:	4b34      	ldr	r3, [pc, #208]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800765c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800765e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007662:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007666:	4b31      	ldr	r3, [pc, #196]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800766a:	4a30      	ldr	r2, [pc, #192]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800766c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007670:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007672:	4b2e      	ldr	r3, [pc, #184]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007676:	4a2d      	ldr	r2, [pc, #180]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007678:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800767c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800767e:	4a2b      	ldr	r2, [pc, #172]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007680:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007684:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800768e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007692:	d118      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007694:	f7fa fc1a 	bl	8001ecc <HAL_GetTick>
 8007698:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800769c:	e00d      	b.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800769e:	f7fa fc15 	bl	8001ecc <HAL_GetTick>
 80076a2:	4602      	mov	r2, r0
 80076a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80076a8:	1ad2      	subs	r2, r2, r3
 80076aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d903      	bls.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80076b8:	e005      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076ba:	4b1c      	ldr	r3, [pc, #112]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0eb      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80076c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d129      	bne.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076de:	d10e      	bne.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80076e0:	4b12      	ldr	r3, [pc, #72]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80076e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076f0:	091a      	lsrs	r2, r3, #4
 80076f2:	4b10      	ldr	r3, [pc, #64]	@ (8007734 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80076f4:	4013      	ands	r3, r2
 80076f6:	4a0d      	ldr	r2, [pc, #52]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076f8:	430b      	orrs	r3, r1
 80076fa:	6113      	str	r3, [r2, #16]
 80076fc:	e005      	b.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80076fe:	4b0b      	ldr	r3, [pc, #44]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	4a0a      	ldr	r2, [pc, #40]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007704:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007708:	6113      	str	r3, [r2, #16]
 800770a:	4b08      	ldr	r3, [pc, #32]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800770c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800770e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007712:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800771a:	4a04      	ldr	r2, [pc, #16]	@ (800772c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800771c:	430b      	orrs	r3, r1
 800771e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007720:	e00e      	b.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800772a:	e009      	b.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800772c:	58024400 	.word	0x58024400
 8007730:	58024800 	.word	0x58024800
 8007734:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007738:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800773c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f002 0301 	and.w	r3, r2, #1
 800774c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007750:	2300      	movs	r3, #0
 8007752:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007756:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800775a:	460b      	mov	r3, r1
 800775c:	4313      	orrs	r3, r2
 800775e:	f000 8089 	beq.w	8007874 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007766:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007768:	2b28      	cmp	r3, #40	@ 0x28
 800776a:	d86b      	bhi.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800776c:	a201      	add	r2, pc, #4	@ (adr r2, 8007774 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800776e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007772:	bf00      	nop
 8007774:	0800784d 	.word	0x0800784d
 8007778:	08007845 	.word	0x08007845
 800777c:	08007845 	.word	0x08007845
 8007780:	08007845 	.word	0x08007845
 8007784:	08007845 	.word	0x08007845
 8007788:	08007845 	.word	0x08007845
 800778c:	08007845 	.word	0x08007845
 8007790:	08007845 	.word	0x08007845
 8007794:	08007819 	.word	0x08007819
 8007798:	08007845 	.word	0x08007845
 800779c:	08007845 	.word	0x08007845
 80077a0:	08007845 	.word	0x08007845
 80077a4:	08007845 	.word	0x08007845
 80077a8:	08007845 	.word	0x08007845
 80077ac:	08007845 	.word	0x08007845
 80077b0:	08007845 	.word	0x08007845
 80077b4:	0800782f 	.word	0x0800782f
 80077b8:	08007845 	.word	0x08007845
 80077bc:	08007845 	.word	0x08007845
 80077c0:	08007845 	.word	0x08007845
 80077c4:	08007845 	.word	0x08007845
 80077c8:	08007845 	.word	0x08007845
 80077cc:	08007845 	.word	0x08007845
 80077d0:	08007845 	.word	0x08007845
 80077d4:	0800784d 	.word	0x0800784d
 80077d8:	08007845 	.word	0x08007845
 80077dc:	08007845 	.word	0x08007845
 80077e0:	08007845 	.word	0x08007845
 80077e4:	08007845 	.word	0x08007845
 80077e8:	08007845 	.word	0x08007845
 80077ec:	08007845 	.word	0x08007845
 80077f0:	08007845 	.word	0x08007845
 80077f4:	0800784d 	.word	0x0800784d
 80077f8:	08007845 	.word	0x08007845
 80077fc:	08007845 	.word	0x08007845
 8007800:	08007845 	.word	0x08007845
 8007804:	08007845 	.word	0x08007845
 8007808:	08007845 	.word	0x08007845
 800780c:	08007845 	.word	0x08007845
 8007810:	08007845 	.word	0x08007845
 8007814:	0800784d 	.word	0x0800784d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781c:	3308      	adds	r3, #8
 800781e:	2101      	movs	r1, #1
 8007820:	4618      	mov	r0, r3
 8007822:	f000 ffc3 	bl	80087ac <RCCEx_PLL2_Config>
 8007826:	4603      	mov	r3, r0
 8007828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800782c:	e00f      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800782e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007832:	3328      	adds	r3, #40	@ 0x28
 8007834:	2101      	movs	r1, #1
 8007836:	4618      	mov	r0, r3
 8007838:	f001 f86a 	bl	8008910 <RCCEx_PLL3_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007842:	e004      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800784a:	e000      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800784c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800784e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007852:	2b00      	cmp	r3, #0
 8007854:	d10a      	bne.n	800786c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007856:	4bbf      	ldr	r3, [pc, #764]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800785e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007862:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007864:	4abb      	ldr	r2, [pc, #748]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007866:	430b      	orrs	r3, r1
 8007868:	6553      	str	r3, [r2, #84]	@ 0x54
 800786a:	e003      	b.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800786c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007870:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787c:	f002 0302 	and.w	r3, r2, #2
 8007880:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007884:	2300      	movs	r3, #0
 8007886:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800788a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800788e:	460b      	mov	r3, r1
 8007890:	4313      	orrs	r3, r2
 8007892:	d041      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007898:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800789a:	2b05      	cmp	r3, #5
 800789c:	d824      	bhi.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800789e:	a201      	add	r2, pc, #4	@ (adr r2, 80078a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80078a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a4:	080078f1 	.word	0x080078f1
 80078a8:	080078bd 	.word	0x080078bd
 80078ac:	080078d3 	.word	0x080078d3
 80078b0:	080078f1 	.word	0x080078f1
 80078b4:	080078f1 	.word	0x080078f1
 80078b8:	080078f1 	.word	0x080078f1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80078bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c0:	3308      	adds	r3, #8
 80078c2:	2101      	movs	r1, #1
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 ff71 	bl	80087ac <RCCEx_PLL2_Config>
 80078ca:	4603      	mov	r3, r0
 80078cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80078d0:	e00f      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d6:	3328      	adds	r3, #40	@ 0x28
 80078d8:	2101      	movs	r1, #1
 80078da:	4618      	mov	r0, r3
 80078dc:	f001 f818 	bl	8008910 <RCCEx_PLL3_Config>
 80078e0:	4603      	mov	r3, r0
 80078e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80078e6:	e004      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078ee:	e000      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80078f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10a      	bne.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80078fa:	4b96      	ldr	r3, [pc, #600]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078fe:	f023 0107 	bic.w	r1, r3, #7
 8007902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007906:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007908:	4a92      	ldr	r2, [pc, #584]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800790a:	430b      	orrs	r3, r1
 800790c:	6553      	str	r3, [r2, #84]	@ 0x54
 800790e:	e003      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800791c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007920:	f002 0304 	and.w	r3, r2, #4
 8007924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007928:	2300      	movs	r3, #0
 800792a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800792e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007932:	460b      	mov	r3, r1
 8007934:	4313      	orrs	r3, r2
 8007936:	d044      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007940:	2b05      	cmp	r3, #5
 8007942:	d825      	bhi.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007944:	a201      	add	r2, pc, #4	@ (adr r2, 800794c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794a:	bf00      	nop
 800794c:	08007999 	.word	0x08007999
 8007950:	08007965 	.word	0x08007965
 8007954:	0800797b 	.word	0x0800797b
 8007958:	08007999 	.word	0x08007999
 800795c:	08007999 	.word	0x08007999
 8007960:	08007999 	.word	0x08007999
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007968:	3308      	adds	r3, #8
 800796a:	2101      	movs	r1, #1
 800796c:	4618      	mov	r0, r3
 800796e:	f000 ff1d 	bl	80087ac <RCCEx_PLL2_Config>
 8007972:	4603      	mov	r3, r0
 8007974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007978:	e00f      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797e:	3328      	adds	r3, #40	@ 0x28
 8007980:	2101      	movs	r1, #1
 8007982:	4618      	mov	r0, r3
 8007984:	f000 ffc4 	bl	8008910 <RCCEx_PLL3_Config>
 8007988:	4603      	mov	r3, r0
 800798a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800798e:	e004      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007996:	e000      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800799a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80079a2:	4b6c      	ldr	r3, [pc, #432]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079a6:	f023 0107 	bic.w	r1, r3, #7
 80079aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079b2:	4a68      	ldr	r2, [pc, #416]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079b4:	430b      	orrs	r3, r1
 80079b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80079b8:	e003      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80079c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f002 0320 	and.w	r3, r2, #32
 80079ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079d2:	2300      	movs	r3, #0
 80079d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80079d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80079dc:	460b      	mov	r3, r1
 80079de:	4313      	orrs	r3, r2
 80079e0:	d055      	beq.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80079e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079ee:	d033      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80079f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079f4:	d82c      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80079f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fa:	d02f      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80079fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a00:	d826      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a06:	d02b      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007a08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a0c:	d820      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a12:	d012      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007a14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a18:	d81a      	bhi.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d022      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a22:	d115      	bne.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a28:	3308      	adds	r3, #8
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f000 febd 	bl	80087ac <RCCEx_PLL2_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007a38:	e015      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a3e:	3328      	adds	r3, #40	@ 0x28
 8007a40:	2102      	movs	r1, #2
 8007a42:	4618      	mov	r0, r3
 8007a44:	f000 ff64 	bl	8008910 <RCCEx_PLL3_Config>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007a4e:	e00a      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a56:	e006      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a58:	bf00      	nop
 8007a5a:	e004      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a5c:	bf00      	nop
 8007a5e:	e002      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a60:	bf00      	nop
 8007a62:	e000      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10b      	bne.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a6e:	4b39      	ldr	r3, [pc, #228]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a72:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7e:	4a35      	ldr	r2, [pc, #212]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a80:	430b      	orrs	r3, r1
 8007a82:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a84:	e003      	b.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a96:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007aa4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	d058      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ab2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ab6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007aba:	d033      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007abc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007ac0:	d82c      	bhi.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ac6:	d02f      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007ac8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007acc:	d826      	bhi.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ace:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ad2:	d02b      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007ad4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ad8:	d820      	bhi.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ade:	d012      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007ae0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ae4:	d81a      	bhi.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d022      	beq.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aee:	d115      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af4:	3308      	adds	r3, #8
 8007af6:	2100      	movs	r1, #0
 8007af8:	4618      	mov	r0, r3
 8007afa:	f000 fe57 	bl	80087ac <RCCEx_PLL2_Config>
 8007afe:	4603      	mov	r3, r0
 8007b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007b04:	e015      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0a:	3328      	adds	r3, #40	@ 0x28
 8007b0c:	2102      	movs	r1, #2
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 fefe 	bl	8008910 <RCCEx_PLL3_Config>
 8007b14:	4603      	mov	r3, r0
 8007b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007b1a:	e00a      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b22:	e006      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b24:	bf00      	nop
 8007b26:	e004      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b28:	bf00      	nop
 8007b2a:	e002      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b2c:	bf00      	nop
 8007b2e:	e000      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10e      	bne.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007b3a:	4b06      	ldr	r3, [pc, #24]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b3e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b4a:	4a02      	ldr	r2, [pc, #8]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b4c:	430b      	orrs	r3, r1
 8007b4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b50:	e006      	b.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007b52:	bf00      	nop
 8007b54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b68:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007b6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b70:	2300      	movs	r3, #0
 8007b72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b76:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	d055      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b88:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007b8c:	d033      	beq.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007b8e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007b92:	d82c      	bhi.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b98:	d02f      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007b9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b9e:	d826      	bhi.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ba0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ba4:	d02b      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007ba6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007baa:	d820      	bhi.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007bac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bb0:	d012      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007bb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bb6:	d81a      	bhi.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d022      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007bbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bc0:	d115      	bne.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc6:	3308      	adds	r3, #8
 8007bc8:	2100      	movs	r1, #0
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f000 fdee 	bl	80087ac <RCCEx_PLL2_Config>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007bd6:	e015      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bdc:	3328      	adds	r3, #40	@ 0x28
 8007bde:	2102      	movs	r1, #2
 8007be0:	4618      	mov	r0, r3
 8007be2:	f000 fe95 	bl	8008910 <RCCEx_PLL3_Config>
 8007be6:	4603      	mov	r3, r0
 8007be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007bec:	e00a      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bf4:	e006      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bf6:	bf00      	nop
 8007bf8:	e004      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bfa:	bf00      	nop
 8007bfc:	e002      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bfe:	bf00      	nop
 8007c00:	e000      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10b      	bne.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007c0c:	4ba1      	ldr	r3, [pc, #644]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c10:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c18:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c1c:	4a9d      	ldr	r2, [pc, #628]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c1e:	430b      	orrs	r3, r1
 8007c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c22:	e003      	b.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c34:	f002 0308 	and.w	r3, r2, #8
 8007c38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007c42:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007c46:	460b      	mov	r3, r1
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	d01e      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c58:	d10c      	bne.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5e:	3328      	adds	r3, #40	@ 0x28
 8007c60:	2102      	movs	r1, #2
 8007c62:	4618      	mov	r0, r3
 8007c64:	f000 fe54 	bl	8008910 <RCCEx_PLL3_Config>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d002      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007c74:	4b87      	ldr	r3, [pc, #540]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c78:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c84:	4a83      	ldr	r2, [pc, #524]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c86:	430b      	orrs	r3, r1
 8007c88:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c92:	f002 0310 	and.w	r3, r2, #16
 8007c96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ca0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	d01e      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cb6:	d10c      	bne.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cbc:	3328      	adds	r3, #40	@ 0x28
 8007cbe:	2102      	movs	r1, #2
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 fe25 	bl	8008910 <RCCEx_PLL3_Config>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007cd2:	4b70      	ldr	r3, [pc, #448]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ce2:	4a6c      	ldr	r2, [pc, #432]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ce4:	430b      	orrs	r3, r1
 8007ce6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007cf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cfe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007d02:	460b      	mov	r3, r1
 8007d04:	4313      	orrs	r3, r2
 8007d06:	d03e      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007d10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d14:	d022      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007d16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d1a:	d81b      	bhi.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d003      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d24:	d00b      	beq.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007d26:	e015      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d2c:	3308      	adds	r3, #8
 8007d2e:	2100      	movs	r1, #0
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 fd3b 	bl	80087ac <RCCEx_PLL2_Config>
 8007d36:	4603      	mov	r3, r0
 8007d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007d3c:	e00f      	b.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d42:	3328      	adds	r3, #40	@ 0x28
 8007d44:	2102      	movs	r1, #2
 8007d46:	4618      	mov	r0, r3
 8007d48:	f000 fde2 	bl	8008910 <RCCEx_PLL3_Config>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007d52:	e004      	b.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d5a:	e000      	b.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10b      	bne.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d66:	4b4b      	ldr	r3, [pc, #300]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d6a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007d76:	4a47      	ldr	r2, [pc, #284]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d78:	430b      	orrs	r3, r1
 8007d7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d7c:	e003      	b.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007d92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d94:	2300      	movs	r3, #0
 8007d96:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d98:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	d03b      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007daa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dae:	d01f      	beq.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007db0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007db4:	d818      	bhi.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007db6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dba:	d003      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007dbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dc0:	d007      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007dc2:	e011      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dc4:	4b33      	ldr	r3, [pc, #204]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc8:	4a32      	ldr	r2, [pc, #200]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007dd0:	e00f      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd6:	3328      	adds	r3, #40	@ 0x28
 8007dd8:	2101      	movs	r1, #1
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 fd98 	bl	8008910 <RCCEx_PLL3_Config>
 8007de0:	4603      	mov	r3, r0
 8007de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007de6:	e004      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dee:	e000      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007df0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10b      	bne.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007dfa:	4b26      	ldr	r3, [pc, #152]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e0a:	4a22      	ldr	r2, [pc, #136]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e0c:	430b      	orrs	r3, r1
 8007e0e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e10:	e003      	b.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007e26:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e28:	2300      	movs	r3, #0
 8007e2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e2c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007e30:	460b      	mov	r3, r1
 8007e32:	4313      	orrs	r3, r2
 8007e34:	d034      	beq.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d003      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e44:	d007      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007e46:	e011      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e48:	4b12      	ldr	r3, [pc, #72]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4c:	4a11      	ldr	r2, [pc, #68]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e54:	e00e      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5a:	3308      	adds	r3, #8
 8007e5c:	2102      	movs	r1, #2
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f000 fca4 	bl	80087ac <RCCEx_PLL2_Config>
 8007e64:	4603      	mov	r3, r0
 8007e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e6a:	e003      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d10d      	bne.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007e7c:	4b05      	ldr	r3, [pc, #20]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e80:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e8a:	4a02      	ldr	r2, [pc, #8]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e8c:	430b      	orrs	r3, r1
 8007e8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e90:	e006      	b.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007e92:	bf00      	nop
 8007e94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007eac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007eae:	2300      	movs	r3, #0
 8007eb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007eb2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	d00c      	beq.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ec0:	3328      	adds	r3, #40	@ 0x28
 8007ec2:	2102      	movs	r1, #2
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f000 fd23 	bl	8008910 <RCCEx_PLL3_Config>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d002      	beq.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ede:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007ee2:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ee8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007eec:	460b      	mov	r3, r1
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	d038      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007efa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007efe:	d018      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007f00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f04:	d811      	bhi.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007f06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f0a:	d014      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f10:	d80b      	bhi.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d011      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f1a:	d106      	bne.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f1c:	4bc3      	ldr	r3, [pc, #780]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f20:	4ac2      	ldr	r2, [pc, #776]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007f28:	e008      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f30:	e004      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f32:	bf00      	nop
 8007f34:	e002      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f36:	bf00      	nop
 8007f38:	e000      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d10b      	bne.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f44:	4bb9      	ldr	r3, [pc, #740]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f48:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f54:	4ab5      	ldr	r2, [pc, #724]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f56:	430b      	orrs	r3, r1
 8007f58:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f5a:	e003      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007f70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f72:	2300      	movs	r3, #0
 8007f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f76:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	d009      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f80:	4baa      	ldr	r3, [pc, #680]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f84:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f8e:	4aa7      	ldr	r2, [pc, #668]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f90:	430b      	orrs	r3, r1
 8007f92:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007fa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fa6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007faa:	460b      	mov	r3, r1
 8007fac:	4313      	orrs	r3, r2
 8007fae:	d00a      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007fb0:	4b9e      	ldr	r3, [pc, #632]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fbc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007fc0:	4a9a      	ldr	r2, [pc, #616]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fc2:	430b      	orrs	r3, r1
 8007fc4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fd8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	d009      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007fe2:	4b92      	ldr	r3, [pc, #584]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ff0:	4a8e      	ldr	r2, [pc, #568]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ff2:	430b      	orrs	r3, r1
 8007ff4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008002:	643b      	str	r3, [r7, #64]	@ 0x40
 8008004:	2300      	movs	r3, #0
 8008006:	647b      	str	r3, [r7, #68]	@ 0x44
 8008008:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800800c:	460b      	mov	r3, r1
 800800e:	4313      	orrs	r3, r2
 8008010:	d00e      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008012:	4b86      	ldr	r3, [pc, #536]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	4a85      	ldr	r2, [pc, #532]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008018:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800801c:	6113      	str	r3, [r2, #16]
 800801e:	4b83      	ldr	r3, [pc, #524]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008020:	6919      	ldr	r1, [r3, #16]
 8008022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008026:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800802a:	4a80      	ldr	r2, [pc, #512]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800802c:	430b      	orrs	r3, r1
 800802e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008038:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800803c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800803e:	2300      	movs	r3, #0
 8008040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008042:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008046:	460b      	mov	r3, r1
 8008048:	4313      	orrs	r3, r2
 800804a:	d009      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800804c:	4b77      	ldr	r3, [pc, #476]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800804e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008050:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800805a:	4a74      	ldr	r2, [pc, #464]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800805c:	430b      	orrs	r3, r1
 800805e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800806c:	633b      	str	r3, [r7, #48]	@ 0x30
 800806e:	2300      	movs	r3, #0
 8008070:	637b      	str	r3, [r7, #52]	@ 0x34
 8008072:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008076:	460b      	mov	r3, r1
 8008078:	4313      	orrs	r3, r2
 800807a:	d00a      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800807c:	4b6b      	ldr	r3, [pc, #428]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800807e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008080:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008088:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800808c:	4a67      	ldr	r2, [pc, #412]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800808e:	430b      	orrs	r3, r1
 8008090:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809a:	2100      	movs	r1, #0
 800809c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080a4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80080a8:	460b      	mov	r3, r1
 80080aa:	4313      	orrs	r3, r2
 80080ac:	d011      	beq.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b2:	3308      	adds	r3, #8
 80080b4:	2100      	movs	r1, #0
 80080b6:	4618      	mov	r0, r3
 80080b8:	f000 fb78 	bl	80087ac <RCCEx_PLL2_Config>
 80080bc:	4603      	mov	r3, r0
 80080be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80080c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80080d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080da:	2100      	movs	r1, #0
 80080dc:	6239      	str	r1, [r7, #32]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80080e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80080e8:	460b      	mov	r3, r1
 80080ea:	4313      	orrs	r3, r2
 80080ec:	d011      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80080ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f2:	3308      	adds	r3, #8
 80080f4:	2101      	movs	r1, #1
 80080f6:	4618      	mov	r0, r3
 80080f8:	f000 fb58 	bl	80087ac <RCCEx_PLL2_Config>
 80080fc:	4603      	mov	r3, r0
 80080fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800810a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800810e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811a:	2100      	movs	r1, #0
 800811c:	61b9      	str	r1, [r7, #24]
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	61fb      	str	r3, [r7, #28]
 8008124:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008128:	460b      	mov	r3, r1
 800812a:	4313      	orrs	r3, r2
 800812c:	d011      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800812e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008132:	3308      	adds	r3, #8
 8008134:	2102      	movs	r1, #2
 8008136:	4618      	mov	r0, r3
 8008138:	f000 fb38 	bl	80087ac <RCCEx_PLL2_Config>
 800813c:	4603      	mov	r3, r0
 800813e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800814a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800814e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815a:	2100      	movs	r1, #0
 800815c:	6139      	str	r1, [r7, #16]
 800815e:	f003 0308 	and.w	r3, r3, #8
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008168:	460b      	mov	r3, r1
 800816a:	4313      	orrs	r3, r2
 800816c:	d011      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800816e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008172:	3328      	adds	r3, #40	@ 0x28
 8008174:	2100      	movs	r1, #0
 8008176:	4618      	mov	r0, r3
 8008178:	f000 fbca 	bl	8008910 <RCCEx_PLL3_Config>
 800817c:	4603      	mov	r3, r0
 800817e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800818a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800818e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819a:	2100      	movs	r1, #0
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	f003 0310 	and.w	r3, r3, #16
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80081a8:	460b      	mov	r3, r1
 80081aa:	4313      	orrs	r3, r2
 80081ac:	d011      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80081ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b2:	3328      	adds	r3, #40	@ 0x28
 80081b4:	2101      	movs	r1, #1
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fbaa 	bl	8008910 <RCCEx_PLL3_Config>
 80081bc:	4603      	mov	r3, r0
 80081be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80081d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081da:	2100      	movs	r1, #0
 80081dc:	6039      	str	r1, [r7, #0]
 80081de:	f003 0320 	and.w	r3, r3, #32
 80081e2:	607b      	str	r3, [r7, #4]
 80081e4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80081e8:	460b      	mov	r3, r1
 80081ea:	4313      	orrs	r3, r2
 80081ec:	d011      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f2:	3328      	adds	r3, #40	@ 0x28
 80081f4:	2102      	movs	r1, #2
 80081f6:	4618      	mov	r0, r3
 80081f8:	f000 fb8a 	bl	8008910 <RCCEx_PLL3_Config>
 80081fc:	4603      	mov	r3, r0
 80081fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800820a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800820e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008212:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	e000      	b.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
}
 8008220:	4618      	mov	r0, r3
 8008222:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008226:	46bd      	mov	sp, r7
 8008228:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800822c:	58024400 	.word	0x58024400

08008230 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008234:	f7fe fd96 	bl	8006d64 <HAL_RCC_GetHCLKFreq>
 8008238:	4602      	mov	r2, r0
 800823a:	4b06      	ldr	r3, [pc, #24]	@ (8008254 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	091b      	lsrs	r3, r3, #4
 8008240:	f003 0307 	and.w	r3, r3, #7
 8008244:	4904      	ldr	r1, [pc, #16]	@ (8008258 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008246:	5ccb      	ldrb	r3, [r1, r3]
 8008248:	f003 031f 	and.w	r3, r3, #31
 800824c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008250:	4618      	mov	r0, r3
 8008252:	bd80      	pop	{r7, pc}
 8008254:	58024400 	.word	0x58024400
 8008258:	08012064 	.word	0x08012064

0800825c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800825c:	b480      	push	{r7}
 800825e:	b089      	sub	sp, #36	@ 0x24
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008264:	4ba1      	ldr	r3, [pc, #644]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008268:	f003 0303 	and.w	r3, r3, #3
 800826c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800826e:	4b9f      	ldr	r3, [pc, #636]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008272:	0b1b      	lsrs	r3, r3, #12
 8008274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008278:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800827a:	4b9c      	ldr	r3, [pc, #624]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800827c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827e:	091b      	lsrs	r3, r3, #4
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008286:	4b99      	ldr	r3, [pc, #612]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828a:	08db      	lsrs	r3, r3, #3
 800828c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	fb02 f303 	mul.w	r3, r2, r3
 8008296:	ee07 3a90 	vmov	s15, r3
 800829a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800829e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f000 8111 	beq.w	80084cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	f000 8083 	beq.w	80083b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	f200 80a1 	bhi.w	80083fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d003      	beq.n	80082c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d056      	beq.n	8008374 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80082c6:	e099      	b.n	80083fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082c8:	4b88      	ldr	r3, [pc, #544]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f003 0320 	and.w	r3, r3, #32
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d02d      	beq.n	8008330 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80082d4:	4b85      	ldr	r3, [pc, #532]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	08db      	lsrs	r3, r3, #3
 80082da:	f003 0303 	and.w	r3, r3, #3
 80082de:	4a84      	ldr	r2, [pc, #528]	@ (80084f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80082e0:	fa22 f303 	lsr.w	r3, r2, r3
 80082e4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	ee07 3a90 	vmov	s15, r3
 80082ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	ee07 3a90 	vmov	s15, r3
 80082f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082fe:	4b7b      	ldr	r3, [pc, #492]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008306:	ee07 3a90 	vmov	s15, r3
 800830a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800830e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008312:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80084f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800831a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800831e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800832a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800832e:	e087      	b.n	8008440 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	ee07 3a90 	vmov	s15, r3
 8008336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800833a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80084f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800833e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008342:	4b6a      	ldr	r3, [pc, #424]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800834a:	ee07 3a90 	vmov	s15, r3
 800834e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008352:	ed97 6a03 	vldr	s12, [r7, #12]
 8008356:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80084f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800835a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800835e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800836a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800836e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008372:	e065      	b.n	8008440 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800837e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80084fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008386:	4b59      	ldr	r3, [pc, #356]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800838a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800838e:	ee07 3a90 	vmov	s15, r3
 8008392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008396:	ed97 6a03 	vldr	s12, [r7, #12]
 800839a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80084f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800839e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083b6:	e043      	b.n	8008440 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	ee07 3a90 	vmov	s15, r3
 80083be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008500 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80083c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ca:	4b48      	ldr	r3, [pc, #288]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083d2:	ee07 3a90 	vmov	s15, r3
 80083d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083da:	ed97 6a03 	vldr	s12, [r7, #12]
 80083de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80084f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80083e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083fa:	e021      	b.n	8008440 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	ee07 3a90 	vmov	s15, r3
 8008402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008406:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80084fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800840a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800840e:	4b37      	ldr	r3, [pc, #220]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008416:	ee07 3a90 	vmov	s15, r3
 800841a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800841e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008422:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80084f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800842a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800842e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800843a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800843e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008440:	4b2a      	ldr	r3, [pc, #168]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008444:	0a5b      	lsrs	r3, r3, #9
 8008446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800844a:	ee07 3a90 	vmov	s15, r3
 800844e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008452:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008456:	ee37 7a87 	vadd.f32	s14, s15, s14
 800845a:	edd7 6a07 	vldr	s13, [r7, #28]
 800845e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008466:	ee17 2a90 	vmov	r2, s15
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800846e:	4b1f      	ldr	r3, [pc, #124]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008472:	0c1b      	lsrs	r3, r3, #16
 8008474:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008478:	ee07 3a90 	vmov	s15, r3
 800847c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008480:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008484:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008488:	edd7 6a07 	vldr	s13, [r7, #28]
 800848c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008490:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008494:	ee17 2a90 	vmov	r2, s15
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800849c:	4b13      	ldr	r3, [pc, #76]	@ (80084ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800849e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a0:	0e1b      	lsrs	r3, r3, #24
 80084a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084a6:	ee07 3a90 	vmov	s15, r3
 80084aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80084b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80084ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084c2:	ee17 2a90 	vmov	r2, s15
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80084ca:	e008      	b.n	80084de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	609a      	str	r2, [r3, #8]
}
 80084de:	bf00      	nop
 80084e0:	3724      	adds	r7, #36	@ 0x24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	58024400 	.word	0x58024400
 80084f0:	03d09000 	.word	0x03d09000
 80084f4:	46000000 	.word	0x46000000
 80084f8:	4c742400 	.word	0x4c742400
 80084fc:	4a742400 	.word	0x4a742400
 8008500:	4bbebc20 	.word	0x4bbebc20

08008504 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008504:	b480      	push	{r7}
 8008506:	b089      	sub	sp, #36	@ 0x24
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800850c:	4ba1      	ldr	r3, [pc, #644]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800850e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008510:	f003 0303 	and.w	r3, r3, #3
 8008514:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008516:	4b9f      	ldr	r3, [pc, #636]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800851a:	0d1b      	lsrs	r3, r3, #20
 800851c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008520:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008522:	4b9c      	ldr	r3, [pc, #624]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008526:	0a1b      	lsrs	r3, r3, #8
 8008528:	f003 0301 	and.w	r3, r3, #1
 800852c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800852e:	4b99      	ldr	r3, [pc, #612]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008532:	08db      	lsrs	r3, r3, #3
 8008534:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008538:	693a      	ldr	r2, [r7, #16]
 800853a:	fb02 f303 	mul.w	r3, r2, r3
 800853e:	ee07 3a90 	vmov	s15, r3
 8008542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008546:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 8111 	beq.w	8008774 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	2b02      	cmp	r3, #2
 8008556:	f000 8083 	beq.w	8008660 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	2b02      	cmp	r3, #2
 800855e:	f200 80a1 	bhi.w	80086a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d003      	beq.n	8008570 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d056      	beq.n	800861c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800856e:	e099      	b.n	80086a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008570:	4b88      	ldr	r3, [pc, #544]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 0320 	and.w	r3, r3, #32
 8008578:	2b00      	cmp	r3, #0
 800857a:	d02d      	beq.n	80085d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800857c:	4b85      	ldr	r3, [pc, #532]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	08db      	lsrs	r3, r3, #3
 8008582:	f003 0303 	and.w	r3, r3, #3
 8008586:	4a84      	ldr	r2, [pc, #528]	@ (8008798 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008588:	fa22 f303 	lsr.w	r3, r2, r3
 800858c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	ee07 3a90 	vmov	s15, r3
 8008594:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	ee07 3a90 	vmov	s15, r3
 800859e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085a6:	4b7b      	ldr	r3, [pc, #492]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ae:	ee07 3a90 	vmov	s15, r3
 80085b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80085ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800879c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80085be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80085d6:	e087      	b.n	80086e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	ee07 3a90 	vmov	s15, r3
 80085de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80087a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80085e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085ea:	4b6a      	ldr	r3, [pc, #424]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f2:	ee07 3a90 	vmov	s15, r3
 80085f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80085fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800879c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800860a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800860e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800861a:	e065      	b.n	80086e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	ee07 3a90 	vmov	s15, r3
 8008622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008626:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80087a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800862a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800862e:	4b59      	ldr	r3, [pc, #356]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008636:	ee07 3a90 	vmov	s15, r3
 800863a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800863e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008642:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800879c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800864a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800864e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800865a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800865e:	e043      	b.n	80086e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	ee07 3a90 	vmov	s15, r3
 8008666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800866a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80087a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800866e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008672:	4b48      	ldr	r3, [pc, #288]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800867a:	ee07 3a90 	vmov	s15, r3
 800867e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008682:	ed97 6a03 	vldr	s12, [r7, #12]
 8008686:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800879c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800868a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800868e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800869a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800869e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086a2:	e021      	b.n	80086e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	ee07 3a90 	vmov	s15, r3
 80086aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80087a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80086b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086b6:	4b37      	ldr	r3, [pc, #220]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086be:	ee07 3a90 	vmov	s15, r3
 80086c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80086ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800879c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80086ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80086e8:	4b2a      	ldr	r3, [pc, #168]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ec:	0a5b      	lsrs	r3, r3, #9
 80086ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086f2:	ee07 3a90 	vmov	s15, r3
 80086f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008702:	edd7 6a07 	vldr	s13, [r7, #28]
 8008706:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800870a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800870e:	ee17 2a90 	vmov	r2, s15
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008716:	4b1f      	ldr	r3, [pc, #124]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871a:	0c1b      	lsrs	r3, r3, #16
 800871c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008720:	ee07 3a90 	vmov	s15, r3
 8008724:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008728:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800872c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008730:	edd7 6a07 	vldr	s13, [r7, #28]
 8008734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008738:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800873c:	ee17 2a90 	vmov	r2, s15
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008744:	4b13      	ldr	r3, [pc, #76]	@ (8008794 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008748:	0e1b      	lsrs	r3, r3, #24
 800874a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800874e:	ee07 3a90 	vmov	s15, r3
 8008752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008756:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800875a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800875e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800876a:	ee17 2a90 	vmov	r2, s15
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008772:	e008      	b.n	8008786 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	609a      	str	r2, [r3, #8]
}
 8008786:	bf00      	nop
 8008788:	3724      	adds	r7, #36	@ 0x24
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	58024400 	.word	0x58024400
 8008798:	03d09000 	.word	0x03d09000
 800879c:	46000000 	.word	0x46000000
 80087a0:	4c742400 	.word	0x4c742400
 80087a4:	4a742400 	.word	0x4a742400
 80087a8:	4bbebc20 	.word	0x4bbebc20

080087ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087b6:	2300      	movs	r3, #0
 80087b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087ba:	4b53      	ldr	r3, [pc, #332]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80087bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087be:	f003 0303 	and.w	r3, r3, #3
 80087c2:	2b03      	cmp	r3, #3
 80087c4:	d101      	bne.n	80087ca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e099      	b.n	80088fe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80087ca:	4b4f      	ldr	r3, [pc, #316]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a4e      	ldr	r2, [pc, #312]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80087d0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80087d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087d6:	f7f9 fb79 	bl	8001ecc <HAL_GetTick>
 80087da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087dc:	e008      	b.n	80087f0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80087de:	f7f9 fb75 	bl	8001ecc <HAL_GetTick>
 80087e2:	4602      	mov	r2, r0
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	1ad3      	subs	r3, r2, r3
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	d901      	bls.n	80087f0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e086      	b.n	80088fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087f0:	4b45      	ldr	r3, [pc, #276]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d1f0      	bne.n	80087de <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80087fc:	4b42      	ldr	r3, [pc, #264]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80087fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008800:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	031b      	lsls	r3, r3, #12
 800880a:	493f      	ldr	r1, [pc, #252]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 800880c:	4313      	orrs	r3, r2
 800880e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	3b01      	subs	r3, #1
 8008816:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	3b01      	subs	r3, #1
 8008820:	025b      	lsls	r3, r3, #9
 8008822:	b29b      	uxth	r3, r3
 8008824:	431a      	orrs	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	3b01      	subs	r3, #1
 800882c:	041b      	lsls	r3, r3, #16
 800882e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008832:	431a      	orrs	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	3b01      	subs	r3, #1
 800883a:	061b      	lsls	r3, r3, #24
 800883c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008840:	4931      	ldr	r1, [pc, #196]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008842:	4313      	orrs	r3, r2
 8008844:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008846:	4b30      	ldr	r3, [pc, #192]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800884a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	695b      	ldr	r3, [r3, #20]
 8008852:	492d      	ldr	r1, [pc, #180]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008854:	4313      	orrs	r3, r2
 8008856:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008858:	4b2b      	ldr	r3, [pc, #172]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 800885a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800885c:	f023 0220 	bic.w	r2, r3, #32
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	4928      	ldr	r1, [pc, #160]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008866:	4313      	orrs	r3, r2
 8008868:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800886a:	4b27      	ldr	r3, [pc, #156]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 800886c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886e:	4a26      	ldr	r2, [pc, #152]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008870:	f023 0310 	bic.w	r3, r3, #16
 8008874:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008876:	4b24      	ldr	r3, [pc, #144]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800887a:	4b24      	ldr	r3, [pc, #144]	@ (800890c <RCCEx_PLL2_Config+0x160>)
 800887c:	4013      	ands	r3, r2
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	69d2      	ldr	r2, [r2, #28]
 8008882:	00d2      	lsls	r2, r2, #3
 8008884:	4920      	ldr	r1, [pc, #128]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008886:	4313      	orrs	r3, r2
 8008888:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800888a:	4b1f      	ldr	r3, [pc, #124]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 800888c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888e:	4a1e      	ldr	r2, [pc, #120]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 8008890:	f043 0310 	orr.w	r3, r3, #16
 8008894:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d106      	bne.n	80088aa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800889c:	4b1a      	ldr	r3, [pc, #104]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 800889e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a0:	4a19      	ldr	r2, [pc, #100]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80088a8:	e00f      	b.n	80088ca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d106      	bne.n	80088be <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80088b0:	4b15      	ldr	r3, [pc, #84]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b4:	4a14      	ldr	r2, [pc, #80]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80088bc:	e005      	b.n	80088ca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80088be:	4b12      	ldr	r3, [pc, #72]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c2:	4a11      	ldr	r2, [pc, #68]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80088c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80088ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a0e      	ldr	r2, [pc, #56]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80088d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088d6:	f7f9 faf9 	bl	8001ecc <HAL_GetTick>
 80088da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088dc:	e008      	b.n	80088f0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80088de:	f7f9 faf5 	bl	8001ecc <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	2b02      	cmp	r3, #2
 80088ea:	d901      	bls.n	80088f0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80088ec:	2303      	movs	r3, #3
 80088ee:	e006      	b.n	80088fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088f0:	4b05      	ldr	r3, [pc, #20]	@ (8008908 <RCCEx_PLL2_Config+0x15c>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d0f0      	beq.n	80088de <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80088fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	58024400 	.word	0x58024400
 800890c:	ffff0007 	.word	0xffff0007

08008910 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800891a:	2300      	movs	r3, #0
 800891c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800891e:	4b53      	ldr	r3, [pc, #332]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008922:	f003 0303 	and.w	r3, r3, #3
 8008926:	2b03      	cmp	r3, #3
 8008928:	d101      	bne.n	800892e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	e099      	b.n	8008a62 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800892e:	4b4f      	ldr	r3, [pc, #316]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a4e      	ldr	r2, [pc, #312]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008934:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800893a:	f7f9 fac7 	bl	8001ecc <HAL_GetTick>
 800893e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008940:	e008      	b.n	8008954 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008942:	f7f9 fac3 	bl	8001ecc <HAL_GetTick>
 8008946:	4602      	mov	r2, r0
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	2b02      	cmp	r3, #2
 800894e:	d901      	bls.n	8008954 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e086      	b.n	8008a62 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008954:	4b45      	ldr	r3, [pc, #276]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1f0      	bne.n	8008942 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008960:	4b42      	ldr	r3, [pc, #264]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008964:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	051b      	lsls	r3, r3, #20
 800896e:	493f      	ldr	r1, [pc, #252]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008970:	4313      	orrs	r3, r2
 8008972:	628b      	str	r3, [r1, #40]	@ 0x28
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	3b01      	subs	r3, #1
 800897a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	3b01      	subs	r3, #1
 8008984:	025b      	lsls	r3, r3, #9
 8008986:	b29b      	uxth	r3, r3
 8008988:	431a      	orrs	r2, r3
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	3b01      	subs	r3, #1
 8008990:	041b      	lsls	r3, r3, #16
 8008992:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008996:	431a      	orrs	r2, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	3b01      	subs	r3, #1
 800899e:	061b      	lsls	r3, r3, #24
 80089a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80089a4:	4931      	ldr	r1, [pc, #196]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089a6:	4313      	orrs	r3, r2
 80089a8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80089aa:	4b30      	ldr	r3, [pc, #192]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	492d      	ldr	r1, [pc, #180]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089b8:	4313      	orrs	r3, r2
 80089ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80089bc:	4b2b      	ldr	r3, [pc, #172]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	699b      	ldr	r3, [r3, #24]
 80089c8:	4928      	ldr	r1, [pc, #160]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089ca:	4313      	orrs	r3, r2
 80089cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80089ce:	4b27      	ldr	r3, [pc, #156]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d2:	4a26      	ldr	r2, [pc, #152]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80089da:	4b24      	ldr	r3, [pc, #144]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089de:	4b24      	ldr	r3, [pc, #144]	@ (8008a70 <RCCEx_PLL3_Config+0x160>)
 80089e0:	4013      	ands	r3, r2
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	69d2      	ldr	r2, [r2, #28]
 80089e6:	00d2      	lsls	r2, r2, #3
 80089e8:	4920      	ldr	r1, [pc, #128]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089ea:	4313      	orrs	r3, r2
 80089ec:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80089ee:	4b1f      	ldr	r3, [pc, #124]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f2:	4a1e      	ldr	r2, [pc, #120]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 80089f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d106      	bne.n	8008a0e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008a00:	4b1a      	ldr	r3, [pc, #104]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a04:	4a19      	ldr	r2, [pc, #100]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a0c:	e00f      	b.n	8008a2e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d106      	bne.n	8008a22 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008a14:	4b15      	ldr	r3, [pc, #84]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a18:	4a14      	ldr	r2, [pc, #80]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a1a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008a1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a20:	e005      	b.n	8008a2e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008a22:	4b12      	ldr	r3, [pc, #72]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a26:	4a11      	ldr	r2, [pc, #68]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a0e      	ldr	r2, [pc, #56]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a3a:	f7f9 fa47 	bl	8001ecc <HAL_GetTick>
 8008a3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a40:	e008      	b.n	8008a54 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008a42:	f7f9 fa43 	bl	8001ecc <HAL_GetTick>
 8008a46:	4602      	mov	r2, r0
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d901      	bls.n	8008a54 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	e006      	b.n	8008a62 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a54:	4b05      	ldr	r3, [pc, #20]	@ (8008a6c <RCCEx_PLL3_Config+0x15c>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d0f0      	beq.n	8008a42 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	58024400 	.word	0x58024400
 8008a70:	ffff0007 	.word	0xffff0007

08008a74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b082      	sub	sp, #8
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d101      	bne.n	8008a86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	e049      	b.n	8008b1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d106      	bne.n	8008aa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f7f8 feb0 	bl	8001800 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	3304      	adds	r3, #4
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	f000 fea4 	bl	8009800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3708      	adds	r7, #8
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b085      	sub	sp, #20
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d001      	beq.n	8008b3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e054      	b.n	8008be6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68da      	ldr	r2, [r3, #12]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f042 0201 	orr.w	r2, r2, #1
 8008b52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a26      	ldr	r2, [pc, #152]	@ (8008bf4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d022      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b66:	d01d      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a22      	ldr	r2, [pc, #136]	@ (8008bf8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d018      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a21      	ldr	r2, [pc, #132]	@ (8008bfc <HAL_TIM_Base_Start_IT+0xd8>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d013      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a1f      	ldr	r2, [pc, #124]	@ (8008c00 <HAL_TIM_Base_Start_IT+0xdc>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d00e      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8008c04 <HAL_TIM_Base_Start_IT+0xe0>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d009      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a1c      	ldr	r2, [pc, #112]	@ (8008c08 <HAL_TIM_Base_Start_IT+0xe4>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d004      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x80>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a1b      	ldr	r2, [pc, #108]	@ (8008c0c <HAL_TIM_Base_Start_IT+0xe8>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d115      	bne.n	8008bd0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	689a      	ldr	r2, [r3, #8]
 8008baa:	4b19      	ldr	r3, [pc, #100]	@ (8008c10 <HAL_TIM_Base_Start_IT+0xec>)
 8008bac:	4013      	ands	r3, r2
 8008bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2b06      	cmp	r3, #6
 8008bb4:	d015      	beq.n	8008be2 <HAL_TIM_Base_Start_IT+0xbe>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bbc:	d011      	beq.n	8008be2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f042 0201 	orr.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bce:	e008      	b.n	8008be2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f042 0201 	orr.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]
 8008be0:	e000      	b.n	8008be4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008be2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3714      	adds	r7, #20
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	40010000 	.word	0x40010000
 8008bf8:	40000400 	.word	0x40000400
 8008bfc:	40000800 	.word	0x40000800
 8008c00:	40000c00 	.word	0x40000c00
 8008c04:	40010400 	.word	0x40010400
 8008c08:	40001800 	.word	0x40001800
 8008c0c:	40014000 	.word	0x40014000
 8008c10:	00010007 	.word	0x00010007

08008c14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e049      	b.n	8008cba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d106      	bne.n	8008c40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7f8 fcda 	bl	80015f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2202      	movs	r2, #2
 8008c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	3304      	adds	r3, #4
 8008c50:	4619      	mov	r1, r3
 8008c52:	4610      	mov	r0, r2
 8008c54:	f000 fdd4 	bl	8009800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2201      	movs	r2, #1
 8008c94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3708      	adds	r7, #8
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
	...

08008cc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d109      	bne.n	8008ce8 <HAL_TIM_PWM_Start+0x24>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	bf14      	ite	ne
 8008ce0:	2301      	movne	r3, #1
 8008ce2:	2300      	moveq	r3, #0
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	e03c      	b.n	8008d62 <HAL_TIM_PWM_Start+0x9e>
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d109      	bne.n	8008d02 <HAL_TIM_PWM_Start+0x3e>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	bf14      	ite	ne
 8008cfa:	2301      	movne	r3, #1
 8008cfc:	2300      	moveq	r3, #0
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	e02f      	b.n	8008d62 <HAL_TIM_PWM_Start+0x9e>
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	2b08      	cmp	r3, #8
 8008d06:	d109      	bne.n	8008d1c <HAL_TIM_PWM_Start+0x58>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	bf14      	ite	ne
 8008d14:	2301      	movne	r3, #1
 8008d16:	2300      	moveq	r3, #0
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	e022      	b.n	8008d62 <HAL_TIM_PWM_Start+0x9e>
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	2b0c      	cmp	r3, #12
 8008d20:	d109      	bne.n	8008d36 <HAL_TIM_PWM_Start+0x72>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	bf14      	ite	ne
 8008d2e:	2301      	movne	r3, #1
 8008d30:	2300      	moveq	r3, #0
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	e015      	b.n	8008d62 <HAL_TIM_PWM_Start+0x9e>
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	2b10      	cmp	r3, #16
 8008d3a:	d109      	bne.n	8008d50 <HAL_TIM_PWM_Start+0x8c>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	bf14      	ite	ne
 8008d48:	2301      	movne	r3, #1
 8008d4a:	2300      	moveq	r3, #0
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	e008      	b.n	8008d62 <HAL_TIM_PWM_Start+0x9e>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	bf14      	ite	ne
 8008d5c:	2301      	movne	r3, #1
 8008d5e:	2300      	moveq	r3, #0
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d001      	beq.n	8008d6a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e0a1      	b.n	8008eae <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d104      	bne.n	8008d7a <HAL_TIM_PWM_Start+0xb6>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2202      	movs	r2, #2
 8008d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d78:	e023      	b.n	8008dc2 <HAL_TIM_PWM_Start+0xfe>
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	2b04      	cmp	r3, #4
 8008d7e:	d104      	bne.n	8008d8a <HAL_TIM_PWM_Start+0xc6>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d88:	e01b      	b.n	8008dc2 <HAL_TIM_PWM_Start+0xfe>
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	2b08      	cmp	r3, #8
 8008d8e:	d104      	bne.n	8008d9a <HAL_TIM_PWM_Start+0xd6>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2202      	movs	r2, #2
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d98:	e013      	b.n	8008dc2 <HAL_TIM_PWM_Start+0xfe>
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	2b0c      	cmp	r3, #12
 8008d9e:	d104      	bne.n	8008daa <HAL_TIM_PWM_Start+0xe6>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2202      	movs	r2, #2
 8008da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008da8:	e00b      	b.n	8008dc2 <HAL_TIM_PWM_Start+0xfe>
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	2b10      	cmp	r3, #16
 8008dae:	d104      	bne.n	8008dba <HAL_TIM_PWM_Start+0xf6>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2202      	movs	r2, #2
 8008db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008db8:	e003      	b.n	8008dc2 <HAL_TIM_PWM_Start+0xfe>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	6839      	ldr	r1, [r7, #0]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f001 f932 	bl	800a034 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a38      	ldr	r2, [pc, #224]	@ (8008eb8 <HAL_TIM_PWM_Start+0x1f4>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d013      	beq.n	8008e02 <HAL_TIM_PWM_Start+0x13e>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a37      	ldr	r2, [pc, #220]	@ (8008ebc <HAL_TIM_PWM_Start+0x1f8>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d00e      	beq.n	8008e02 <HAL_TIM_PWM_Start+0x13e>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a35      	ldr	r2, [pc, #212]	@ (8008ec0 <HAL_TIM_PWM_Start+0x1fc>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d009      	beq.n	8008e02 <HAL_TIM_PWM_Start+0x13e>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a34      	ldr	r2, [pc, #208]	@ (8008ec4 <HAL_TIM_PWM_Start+0x200>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d004      	beq.n	8008e02 <HAL_TIM_PWM_Start+0x13e>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a32      	ldr	r2, [pc, #200]	@ (8008ec8 <HAL_TIM_PWM_Start+0x204>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d101      	bne.n	8008e06 <HAL_TIM_PWM_Start+0x142>
 8008e02:	2301      	movs	r3, #1
 8008e04:	e000      	b.n	8008e08 <HAL_TIM_PWM_Start+0x144>
 8008e06:	2300      	movs	r3, #0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d007      	beq.n	8008e1c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008e1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a25      	ldr	r2, [pc, #148]	@ (8008eb8 <HAL_TIM_PWM_Start+0x1f4>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d022      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e2e:	d01d      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a25      	ldr	r2, [pc, #148]	@ (8008ecc <HAL_TIM_PWM_Start+0x208>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d018      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a24      	ldr	r2, [pc, #144]	@ (8008ed0 <HAL_TIM_PWM_Start+0x20c>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d013      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a22      	ldr	r2, [pc, #136]	@ (8008ed4 <HAL_TIM_PWM_Start+0x210>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d00e      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a1a      	ldr	r2, [pc, #104]	@ (8008ebc <HAL_TIM_PWM_Start+0x1f8>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d009      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ed8 <HAL_TIM_PWM_Start+0x214>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d004      	beq.n	8008e6c <HAL_TIM_PWM_Start+0x1a8>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a16      	ldr	r2, [pc, #88]	@ (8008ec0 <HAL_TIM_PWM_Start+0x1fc>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d115      	bne.n	8008e98 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	4b1a      	ldr	r3, [pc, #104]	@ (8008edc <HAL_TIM_PWM_Start+0x218>)
 8008e74:	4013      	ands	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2b06      	cmp	r3, #6
 8008e7c:	d015      	beq.n	8008eaa <HAL_TIM_PWM_Start+0x1e6>
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e84:	d011      	beq.n	8008eaa <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f042 0201 	orr.w	r2, r2, #1
 8008e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e96:	e008      	b.n	8008eaa <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f042 0201 	orr.w	r2, r2, #1
 8008ea6:	601a      	str	r2, [r3, #0]
 8008ea8:	e000      	b.n	8008eac <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008eac:	2300      	movs	r3, #0
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	40010000 	.word	0x40010000
 8008ebc:	40010400 	.word	0x40010400
 8008ec0:	40014000 	.word	0x40014000
 8008ec4:	40014400 	.word	0x40014400
 8008ec8:	40014800 	.word	0x40014800
 8008ecc:	40000400 	.word	0x40000400
 8008ed0:	40000800 	.word	0x40000800
 8008ed4:	40000c00 	.word	0x40000c00
 8008ed8:	40001800 	.word	0x40001800
 8008edc:	00010007 	.word	0x00010007

08008ee0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b086      	sub	sp, #24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d101      	bne.n	8008ef4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	e08f      	b.n	8009014 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d106      	bne.n	8008f0e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7f8 fca1 	bl	8001850 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2202      	movs	r2, #2
 8008f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	6899      	ldr	r1, [r3, #8]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	4b3e      	ldr	r3, [pc, #248]	@ (800901c <HAL_TIM_Encoder_Init+0x13c>)
 8008f22:	400b      	ands	r3, r1
 8008f24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	3304      	adds	r3, #4
 8008f2e:	4619      	mov	r1, r3
 8008f30:	4610      	mov	r0, r2
 8008f32:	f000 fc65 	bl	8009800 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	699b      	ldr	r3, [r3, #24]
 8008f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	6a1b      	ldr	r3, [r3, #32]
 8008f4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	697a      	ldr	r2, [r7, #20]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	4b31      	ldr	r3, [pc, #196]	@ (8009020 <HAL_TIM_Encoder_Init+0x140>)
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	689a      	ldr	r2, [r3, #8]
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	021b      	lsls	r3, r3, #8
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	693a      	ldr	r2, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	4b2b      	ldr	r3, [pc, #172]	@ (8009024 <HAL_TIM_Encoder_Init+0x144>)
 8008f76:	4013      	ands	r3, r2
 8008f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008f7a:	693a      	ldr	r2, [r7, #16]
 8008f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8009028 <HAL_TIM_Encoder_Init+0x148>)
 8008f7e:	4013      	ands	r3, r2
 8008f80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	68da      	ldr	r2, [r3, #12]
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	69db      	ldr	r3, [r3, #28]
 8008f8a:	021b      	lsls	r3, r3, #8
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	011a      	lsls	r2, r3, #4
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	031b      	lsls	r3, r3, #12
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	693a      	ldr	r2, [r7, #16]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008fae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008fb6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	695b      	ldr	r3, [r3, #20]
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	68fa      	ldr	r2, [r7, #12]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2201      	movs	r2, #1
 8008fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2201      	movs	r2, #1
 800900e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3718      	adds	r7, #24
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	fffebff8 	.word	0xfffebff8
 8009020:	fffffcfc 	.word	0xfffffcfc
 8009024:	fffff3f3 	.word	0xfffff3f3
 8009028:	ffff0f0f 	.word	0xffff0f0f

0800902c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800903c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009044:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800904c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009054:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d110      	bne.n	800907e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800905c:	7bfb      	ldrb	r3, [r7, #15]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d102      	bne.n	8009068 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009062:	7b7b      	ldrb	r3, [r7, #13]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d001      	beq.n	800906c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	e089      	b.n	8009180 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800907c:	e031      	b.n	80090e2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	2b04      	cmp	r3, #4
 8009082:	d110      	bne.n	80090a6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009084:	7bbb      	ldrb	r3, [r7, #14]
 8009086:	2b01      	cmp	r3, #1
 8009088:	d102      	bne.n	8009090 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800908a:	7b3b      	ldrb	r3, [r7, #12]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d001      	beq.n	8009094 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	e075      	b.n	8009180 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2202      	movs	r2, #2
 8009098:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2202      	movs	r2, #2
 80090a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a4:	e01d      	b.n	80090e2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090a6:	7bfb      	ldrb	r3, [r7, #15]
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d108      	bne.n	80090be <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80090ac:	7bbb      	ldrb	r3, [r7, #14]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d105      	bne.n	80090be <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090b2:	7b7b      	ldrb	r3, [r7, #13]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d102      	bne.n	80090be <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80090b8:	7b3b      	ldrb	r3, [r7, #12]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d001      	beq.n	80090c2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e05e      	b.n	8009180 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2202      	movs	r2, #2
 80090c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2202      	movs	r2, #2
 80090ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2202      	movs	r2, #2
 80090d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2202      	movs	r2, #2
 80090de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d003      	beq.n	80090f0 <HAL_TIM_Encoder_Start_IT+0xc4>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	2b04      	cmp	r3, #4
 80090ec:	d010      	beq.n	8009110 <HAL_TIM_Encoder_Start_IT+0xe4>
 80090ee:	e01f      	b.n	8009130 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2201      	movs	r2, #1
 80090f6:	2100      	movs	r1, #0
 80090f8:	4618      	mov	r0, r3
 80090fa:	f000 ff9b 	bl	800a034 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68da      	ldr	r2, [r3, #12]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f042 0202 	orr.w	r2, r2, #2
 800910c:	60da      	str	r2, [r3, #12]
      break;
 800910e:	e02e      	b.n	800916e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2201      	movs	r2, #1
 8009116:	2104      	movs	r1, #4
 8009118:	4618      	mov	r0, r3
 800911a:	f000 ff8b 	bl	800a034 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	68da      	ldr	r2, [r3, #12]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f042 0204 	orr.w	r2, r2, #4
 800912c:	60da      	str	r2, [r3, #12]
      break;
 800912e:	e01e      	b.n	800916e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2201      	movs	r2, #1
 8009136:	2100      	movs	r1, #0
 8009138:	4618      	mov	r0, r3
 800913a:	f000 ff7b 	bl	800a034 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2201      	movs	r2, #1
 8009144:	2104      	movs	r1, #4
 8009146:	4618      	mov	r0, r3
 8009148:	f000 ff74 	bl	800a034 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68da      	ldr	r2, [r3, #12]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0202 	orr.w	r2, r2, #2
 800915a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68da      	ldr	r2, [r3, #12]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0204 	orr.w	r2, r2, #4
 800916a:	60da      	str	r2, [r3, #12]
      break;
 800916c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f042 0201 	orr.w	r2, r2, #1
 800917c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3710      	adds	r7, #16
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	f003 0302 	and.w	r3, r3, #2
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d020      	beq.n	80091ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f003 0302 	and.w	r3, r3, #2
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d01b      	beq.n	80091ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f06f 0202 	mvn.w	r2, #2
 80091bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	699b      	ldr	r3, [r3, #24]
 80091ca:	f003 0303 	and.w	r3, r3, #3
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f7f7 fdd2 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80091d8:	e005      	b.n	80091e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 faf2 	bl	80097c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 faf9 	bl	80097d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	f003 0304 	and.w	r3, r3, #4
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d020      	beq.n	8009238 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f003 0304 	and.w	r3, r3, #4
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d01b      	beq.n	8009238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f06f 0204 	mvn.w	r2, #4
 8009208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2202      	movs	r2, #2
 800920e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	699b      	ldr	r3, [r3, #24]
 8009216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800921a:	2b00      	cmp	r3, #0
 800921c:	d003      	beq.n	8009226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f7f7 fdac 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 8009224:	e005      	b.n	8009232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 facc 	bl	80097c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 fad3 	bl	80097d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	f003 0308 	and.w	r3, r3, #8
 800923e:	2b00      	cmp	r3, #0
 8009240:	d020      	beq.n	8009284 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f003 0308 	and.w	r3, r3, #8
 8009248:	2b00      	cmp	r3, #0
 800924a:	d01b      	beq.n	8009284 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f06f 0208 	mvn.w	r2, #8
 8009254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2204      	movs	r2, #4
 800925a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	f003 0303 	and.w	r3, r3, #3
 8009266:	2b00      	cmp	r3, #0
 8009268:	d003      	beq.n	8009272 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7f7 fd86 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 8009270:	e005      	b.n	800927e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 faa6 	bl	80097c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 faad 	bl	80097d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	f003 0310 	and.w	r3, r3, #16
 800928a:	2b00      	cmp	r3, #0
 800928c:	d020      	beq.n	80092d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f003 0310 	and.w	r3, r3, #16
 8009294:	2b00      	cmp	r3, #0
 8009296:	d01b      	beq.n	80092d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f06f 0210 	mvn.w	r2, #16
 80092a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2208      	movs	r2, #8
 80092a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	69db      	ldr	r3, [r3, #28]
 80092ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d003      	beq.n	80092be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7f7 fd60 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80092bc:	e005      	b.n	80092ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 fa80 	bl	80097c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 fa87 	bl	80097d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	f003 0301 	and.w	r3, r3, #1
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00c      	beq.n	80092f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f003 0301 	and.w	r3, r3, #1
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d007      	beq.n	80092f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f06f 0201 	mvn.w	r2, #1
 80092ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 fa5e 	bl	80097b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d104      	bne.n	8009308 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009304:	2b00      	cmp	r3, #0
 8009306:	d00c      	beq.n	8009322 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800930e:	2b00      	cmp	r3, #0
 8009310:	d007      	beq.n	8009322 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800931a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 ff47 	bl	800a1b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009328:	2b00      	cmp	r3, #0
 800932a:	d00c      	beq.n	8009346 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009332:	2b00      	cmp	r3, #0
 8009334:	d007      	beq.n	8009346 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800933e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 ff3f 	bl	800a1c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800934c:	2b00      	cmp	r3, #0
 800934e:	d00c      	beq.n	800936a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009356:	2b00      	cmp	r3, #0
 8009358:	d007      	beq.n	800936a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 fa41 	bl	80097ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	f003 0320 	and.w	r3, r3, #32
 8009370:	2b00      	cmp	r3, #0
 8009372:	d00c      	beq.n	800938e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f003 0320 	and.w	r3, r3, #32
 800937a:	2b00      	cmp	r3, #0
 800937c:	d007      	beq.n	800938e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f06f 0220 	mvn.w	r2, #32
 8009386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 ff07 	bl	800a19c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800938e:	bf00      	nop
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
	...

08009398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b086      	sub	sp, #24
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093a4:	2300      	movs	r3, #0
 80093a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d101      	bne.n	80093b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80093b2:	2302      	movs	r3, #2
 80093b4:	e0ff      	b.n	80095b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2201      	movs	r2, #1
 80093ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2b14      	cmp	r3, #20
 80093c2:	f200 80f0 	bhi.w	80095a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80093c6:	a201      	add	r2, pc, #4	@ (adr r2, 80093cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	08009421 	.word	0x08009421
 80093d0:	080095a7 	.word	0x080095a7
 80093d4:	080095a7 	.word	0x080095a7
 80093d8:	080095a7 	.word	0x080095a7
 80093dc:	08009461 	.word	0x08009461
 80093e0:	080095a7 	.word	0x080095a7
 80093e4:	080095a7 	.word	0x080095a7
 80093e8:	080095a7 	.word	0x080095a7
 80093ec:	080094a3 	.word	0x080094a3
 80093f0:	080095a7 	.word	0x080095a7
 80093f4:	080095a7 	.word	0x080095a7
 80093f8:	080095a7 	.word	0x080095a7
 80093fc:	080094e3 	.word	0x080094e3
 8009400:	080095a7 	.word	0x080095a7
 8009404:	080095a7 	.word	0x080095a7
 8009408:	080095a7 	.word	0x080095a7
 800940c:	08009525 	.word	0x08009525
 8009410:	080095a7 	.word	0x080095a7
 8009414:	080095a7 	.word	0x080095a7
 8009418:	080095a7 	.word	0x080095a7
 800941c:	08009565 	.word	0x08009565
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68b9      	ldr	r1, [r7, #8]
 8009426:	4618      	mov	r0, r3
 8009428:	f000 fa90 	bl	800994c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	699a      	ldr	r2, [r3, #24]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f042 0208 	orr.w	r2, r2, #8
 800943a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	699a      	ldr	r2, [r3, #24]
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f022 0204 	bic.w	r2, r2, #4
 800944a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	6999      	ldr	r1, [r3, #24]
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	691a      	ldr	r2, [r3, #16]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	430a      	orrs	r2, r1
 800945c:	619a      	str	r2, [r3, #24]
      break;
 800945e:	e0a5      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68b9      	ldr	r1, [r7, #8]
 8009466:	4618      	mov	r0, r3
 8009468:	f000 fb00 	bl	8009a6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800947a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	699a      	ldr	r2, [r3, #24]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800948a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6999      	ldr	r1, [r3, #24]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	021a      	lsls	r2, r3, #8
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	430a      	orrs	r2, r1
 800949e:	619a      	str	r2, [r3, #24]
      break;
 80094a0:	e084      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68b9      	ldr	r1, [r7, #8]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f000 fb69 	bl	8009b80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	69da      	ldr	r2, [r3, #28]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f042 0208 	orr.w	r2, r2, #8
 80094bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	69da      	ldr	r2, [r3, #28]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f022 0204 	bic.w	r2, r2, #4
 80094cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	69d9      	ldr	r1, [r3, #28]
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	691a      	ldr	r2, [r3, #16]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	430a      	orrs	r2, r1
 80094de:	61da      	str	r2, [r3, #28]
      break;
 80094e0:	e064      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68b9      	ldr	r1, [r7, #8]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 fbd1 	bl	8009c90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	69da      	ldr	r2, [r3, #28]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	69da      	ldr	r2, [r3, #28]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800950c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	69d9      	ldr	r1, [r3, #28]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	691b      	ldr	r3, [r3, #16]
 8009518:	021a      	lsls	r2, r3, #8
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	430a      	orrs	r2, r1
 8009520:	61da      	str	r2, [r3, #28]
      break;
 8009522:	e043      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	68b9      	ldr	r1, [r7, #8]
 800952a:	4618      	mov	r0, r3
 800952c:	f000 fc1a 	bl	8009d64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f042 0208 	orr.w	r2, r2, #8
 800953e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f022 0204 	bic.w	r2, r2, #4
 800954e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	691a      	ldr	r2, [r3, #16]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	430a      	orrs	r2, r1
 8009560:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009562:	e023      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	68b9      	ldr	r1, [r7, #8]
 800956a:	4618      	mov	r0, r3
 800956c:	f000 fc5e 	bl	8009e2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800957e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800958e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	021a      	lsls	r2, r3, #8
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	430a      	orrs	r2, r1
 80095a2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80095a4:	e002      	b.n	80095ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	75fb      	strb	r3, [r7, #23]
      break;
 80095aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80095b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3718      	adds	r7, #24
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop

080095c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80095ca:	2300      	movs	r3, #0
 80095cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d101      	bne.n	80095dc <HAL_TIM_ConfigClockSource+0x1c>
 80095d8:	2302      	movs	r3, #2
 80095da:	e0dc      	b.n	8009796 <HAL_TIM_ConfigClockSource+0x1d6>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2202      	movs	r2, #2
 80095e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	4b6a      	ldr	r3, [pc, #424]	@ (80097a0 <HAL_TIM_ConfigClockSource+0x1e0>)
 80095f8:	4013      	ands	r3, r2
 80095fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009602:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a64      	ldr	r2, [pc, #400]	@ (80097a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009612:	4293      	cmp	r3, r2
 8009614:	f000 80a9 	beq.w	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 8009618:	4a62      	ldr	r2, [pc, #392]	@ (80097a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800961a:	4293      	cmp	r3, r2
 800961c:	f200 80ae 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009620:	4a61      	ldr	r2, [pc, #388]	@ (80097a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009622:	4293      	cmp	r3, r2
 8009624:	f000 80a1 	beq.w	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 8009628:	4a5f      	ldr	r2, [pc, #380]	@ (80097a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800962a:	4293      	cmp	r3, r2
 800962c:	f200 80a6 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009630:	4a5e      	ldr	r2, [pc, #376]	@ (80097ac <HAL_TIM_ConfigClockSource+0x1ec>)
 8009632:	4293      	cmp	r3, r2
 8009634:	f000 8099 	beq.w	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 8009638:	4a5c      	ldr	r2, [pc, #368]	@ (80097ac <HAL_TIM_ConfigClockSource+0x1ec>)
 800963a:	4293      	cmp	r3, r2
 800963c:	f200 809e 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009640:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009644:	f000 8091 	beq.w	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 8009648:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800964c:	f200 8096 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009650:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009654:	f000 8089 	beq.w	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 8009658:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800965c:	f200 808e 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009664:	d03e      	beq.n	80096e4 <HAL_TIM_ConfigClockSource+0x124>
 8009666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800966a:	f200 8087 	bhi.w	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 800966e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009672:	f000 8086 	beq.w	8009782 <HAL_TIM_ConfigClockSource+0x1c2>
 8009676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800967a:	d87f      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 800967c:	2b70      	cmp	r3, #112	@ 0x70
 800967e:	d01a      	beq.n	80096b6 <HAL_TIM_ConfigClockSource+0xf6>
 8009680:	2b70      	cmp	r3, #112	@ 0x70
 8009682:	d87b      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009684:	2b60      	cmp	r3, #96	@ 0x60
 8009686:	d050      	beq.n	800972a <HAL_TIM_ConfigClockSource+0x16a>
 8009688:	2b60      	cmp	r3, #96	@ 0x60
 800968a:	d877      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 800968c:	2b50      	cmp	r3, #80	@ 0x50
 800968e:	d03c      	beq.n	800970a <HAL_TIM_ConfigClockSource+0x14a>
 8009690:	2b50      	cmp	r3, #80	@ 0x50
 8009692:	d873      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 8009694:	2b40      	cmp	r3, #64	@ 0x40
 8009696:	d058      	beq.n	800974a <HAL_TIM_ConfigClockSource+0x18a>
 8009698:	2b40      	cmp	r3, #64	@ 0x40
 800969a:	d86f      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 800969c:	2b30      	cmp	r3, #48	@ 0x30
 800969e:	d064      	beq.n	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 80096a0:	2b30      	cmp	r3, #48	@ 0x30
 80096a2:	d86b      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 80096a4:	2b20      	cmp	r3, #32
 80096a6:	d060      	beq.n	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d867      	bhi.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d05c      	beq.n	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 80096b0:	2b10      	cmp	r3, #16
 80096b2:	d05a      	beq.n	800976a <HAL_TIM_ConfigClockSource+0x1aa>
 80096b4:	e062      	b.n	800977c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096c6:	f000 fc95 	bl	8009ff4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80096d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68ba      	ldr	r2, [r7, #8]
 80096e0:	609a      	str	r2, [r3, #8]
      break;
 80096e2:	e04f      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096f4:	f000 fc7e 	bl	8009ff4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	689a      	ldr	r2, [r3, #8]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009706:	609a      	str	r2, [r3, #8]
      break;
 8009708:	e03c      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009716:	461a      	mov	r2, r3
 8009718:	f000 fbee 	bl	8009ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2150      	movs	r1, #80	@ 0x50
 8009722:	4618      	mov	r0, r3
 8009724:	f000 fc48 	bl	8009fb8 <TIM_ITRx_SetConfig>
      break;
 8009728:	e02c      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009736:	461a      	mov	r2, r3
 8009738:	f000 fc0d 	bl	8009f56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2160      	movs	r1, #96	@ 0x60
 8009742:	4618      	mov	r0, r3
 8009744:	f000 fc38 	bl	8009fb8 <TIM_ITRx_SetConfig>
      break;
 8009748:	e01c      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009756:	461a      	mov	r2, r3
 8009758:	f000 fbce 	bl	8009ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2140      	movs	r1, #64	@ 0x40
 8009762:	4618      	mov	r0, r3
 8009764:	f000 fc28 	bl	8009fb8 <TIM_ITRx_SetConfig>
      break;
 8009768:	e00c      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4619      	mov	r1, r3
 8009774:	4610      	mov	r0, r2
 8009776:	f000 fc1f 	bl	8009fb8 <TIM_ITRx_SetConfig>
      break;
 800977a:	e003      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	73fb      	strb	r3, [r7, #15]
      break;
 8009780:	e000      	b.n	8009784 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009782:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009794:	7bfb      	ldrb	r3, [r7, #15]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	ffceff88 	.word	0xffceff88
 80097a4:	00100040 	.word	0x00100040
 80097a8:	00100030 	.word	0x00100030
 80097ac:	00100020 	.word	0x00100020

080097b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a46      	ldr	r2, [pc, #280]	@ (800992c <TIM_Base_SetConfig+0x12c>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d013      	beq.n	8009840 <TIM_Base_SetConfig+0x40>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800981e:	d00f      	beq.n	8009840 <TIM_Base_SetConfig+0x40>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a43      	ldr	r2, [pc, #268]	@ (8009930 <TIM_Base_SetConfig+0x130>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d00b      	beq.n	8009840 <TIM_Base_SetConfig+0x40>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a42      	ldr	r2, [pc, #264]	@ (8009934 <TIM_Base_SetConfig+0x134>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d007      	beq.n	8009840 <TIM_Base_SetConfig+0x40>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a41      	ldr	r2, [pc, #260]	@ (8009938 <TIM_Base_SetConfig+0x138>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d003      	beq.n	8009840 <TIM_Base_SetConfig+0x40>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a40      	ldr	r2, [pc, #256]	@ (800993c <TIM_Base_SetConfig+0x13c>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d108      	bne.n	8009852 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	4313      	orrs	r3, r2
 8009850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a35      	ldr	r2, [pc, #212]	@ (800992c <TIM_Base_SetConfig+0x12c>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d01f      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009860:	d01b      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a32      	ldr	r2, [pc, #200]	@ (8009930 <TIM_Base_SetConfig+0x130>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d017      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a31      	ldr	r2, [pc, #196]	@ (8009934 <TIM_Base_SetConfig+0x134>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d013      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	4a30      	ldr	r2, [pc, #192]	@ (8009938 <TIM_Base_SetConfig+0x138>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d00f      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a2f      	ldr	r2, [pc, #188]	@ (800993c <TIM_Base_SetConfig+0x13c>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d00b      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a2e      	ldr	r2, [pc, #184]	@ (8009940 <TIM_Base_SetConfig+0x140>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d007      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a2d      	ldr	r2, [pc, #180]	@ (8009944 <TIM_Base_SetConfig+0x144>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d003      	beq.n	800989a <TIM_Base_SetConfig+0x9a>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a2c      	ldr	r2, [pc, #176]	@ (8009948 <TIM_Base_SetConfig+0x148>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d108      	bne.n	80098ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80098a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	68fa      	ldr	r2, [r7, #12]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	4313      	orrs	r3, r2
 80098b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	689a      	ldr	r2, [r3, #8]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a16      	ldr	r2, [pc, #88]	@ (800992c <TIM_Base_SetConfig+0x12c>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d00f      	beq.n	80098f8 <TIM_Base_SetConfig+0xf8>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a18      	ldr	r2, [pc, #96]	@ (800993c <TIM_Base_SetConfig+0x13c>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d00b      	beq.n	80098f8 <TIM_Base_SetConfig+0xf8>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a17      	ldr	r2, [pc, #92]	@ (8009940 <TIM_Base_SetConfig+0x140>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d007      	beq.n	80098f8 <TIM_Base_SetConfig+0xf8>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a16      	ldr	r2, [pc, #88]	@ (8009944 <TIM_Base_SetConfig+0x144>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d003      	beq.n	80098f8 <TIM_Base_SetConfig+0xf8>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a15      	ldr	r2, [pc, #84]	@ (8009948 <TIM_Base_SetConfig+0x148>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d103      	bne.n	8009900 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	691a      	ldr	r2, [r3, #16]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	f003 0301 	and.w	r3, r3, #1
 800990e:	2b01      	cmp	r3, #1
 8009910:	d105      	bne.n	800991e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	f023 0201 	bic.w	r2, r3, #1
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	611a      	str	r2, [r3, #16]
  }
}
 800991e:	bf00      	nop
 8009920:	3714      	adds	r7, #20
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr
 800992a:	bf00      	nop
 800992c:	40010000 	.word	0x40010000
 8009930:	40000400 	.word	0x40000400
 8009934:	40000800 	.word	0x40000800
 8009938:	40000c00 	.word	0x40000c00
 800993c:	40010400 	.word	0x40010400
 8009940:	40014000 	.word	0x40014000
 8009944:	40014400 	.word	0x40014400
 8009948:	40014800 	.word	0x40014800

0800994c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800994c:	b480      	push	{r7}
 800994e:	b087      	sub	sp, #28
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6a1b      	ldr	r3, [r3, #32]
 800995a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6a1b      	ldr	r3, [r3, #32]
 8009960:	f023 0201 	bic.w	r2, r3, #1
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	699b      	ldr	r3, [r3, #24]
 8009972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009974:	68fa      	ldr	r2, [r7, #12]
 8009976:	4b37      	ldr	r3, [pc, #220]	@ (8009a54 <TIM_OC1_SetConfig+0x108>)
 8009978:	4013      	ands	r3, r2
 800997a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f023 0303 	bic.w	r3, r3, #3
 8009982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68fa      	ldr	r2, [r7, #12]
 800998a:	4313      	orrs	r3, r2
 800998c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f023 0302 	bic.w	r3, r3, #2
 8009994:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4313      	orrs	r3, r2
 800999e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a2d      	ldr	r2, [pc, #180]	@ (8009a58 <TIM_OC1_SetConfig+0x10c>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d00f      	beq.n	80099c8 <TIM_OC1_SetConfig+0x7c>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a2c      	ldr	r2, [pc, #176]	@ (8009a5c <TIM_OC1_SetConfig+0x110>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d00b      	beq.n	80099c8 <TIM_OC1_SetConfig+0x7c>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a2b      	ldr	r2, [pc, #172]	@ (8009a60 <TIM_OC1_SetConfig+0x114>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d007      	beq.n	80099c8 <TIM_OC1_SetConfig+0x7c>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009a64 <TIM_OC1_SetConfig+0x118>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d003      	beq.n	80099c8 <TIM_OC1_SetConfig+0x7c>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a29      	ldr	r2, [pc, #164]	@ (8009a68 <TIM_OC1_SetConfig+0x11c>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d10c      	bne.n	80099e2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	f023 0308 	bic.w	r3, r3, #8
 80099ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	f023 0304 	bic.w	r3, r3, #4
 80099e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4a1c      	ldr	r2, [pc, #112]	@ (8009a58 <TIM_OC1_SetConfig+0x10c>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d00f      	beq.n	8009a0a <TIM_OC1_SetConfig+0xbe>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4a1b      	ldr	r2, [pc, #108]	@ (8009a5c <TIM_OC1_SetConfig+0x110>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d00b      	beq.n	8009a0a <TIM_OC1_SetConfig+0xbe>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a1a      	ldr	r2, [pc, #104]	@ (8009a60 <TIM_OC1_SetConfig+0x114>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d007      	beq.n	8009a0a <TIM_OC1_SetConfig+0xbe>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a19      	ldr	r2, [pc, #100]	@ (8009a64 <TIM_OC1_SetConfig+0x118>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d003      	beq.n	8009a0a <TIM_OC1_SetConfig+0xbe>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a18      	ldr	r2, [pc, #96]	@ (8009a68 <TIM_OC1_SetConfig+0x11c>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d111      	bne.n	8009a2e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009a18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	693a      	ldr	r2, [r7, #16]
 8009a20:	4313      	orrs	r3, r2
 8009a22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	699b      	ldr	r3, [r3, #24]
 8009a28:	693a      	ldr	r2, [r7, #16]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	693a      	ldr	r2, [r7, #16]
 8009a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	685a      	ldr	r2, [r3, #4]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	621a      	str	r2, [r3, #32]
}
 8009a48:	bf00      	nop
 8009a4a:	371c      	adds	r7, #28
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr
 8009a54:	fffeff8f 	.word	0xfffeff8f
 8009a58:	40010000 	.word	0x40010000
 8009a5c:	40010400 	.word	0x40010400
 8009a60:	40014000 	.word	0x40014000
 8009a64:	40014400 	.word	0x40014400
 8009a68:	40014800 	.word	0x40014800

08009a6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a1b      	ldr	r3, [r3, #32]
 8009a80:	f023 0210 	bic.w	r2, r3, #16
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	699b      	ldr	r3, [r3, #24]
 8009a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	4b34      	ldr	r3, [pc, #208]	@ (8009b68 <TIM_OC2_SetConfig+0xfc>)
 8009a98:	4013      	ands	r3, r2
 8009a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	021b      	lsls	r3, r3, #8
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	f023 0320 	bic.w	r3, r3, #32
 8009ab6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	011b      	lsls	r3, r3, #4
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a29      	ldr	r2, [pc, #164]	@ (8009b6c <TIM_OC2_SetConfig+0x100>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d003      	beq.n	8009ad4 <TIM_OC2_SetConfig+0x68>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a28      	ldr	r2, [pc, #160]	@ (8009b70 <TIM_OC2_SetConfig+0x104>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d10d      	bne.n	8009af0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	011b      	lsls	r3, r3, #4
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009aee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a1e      	ldr	r2, [pc, #120]	@ (8009b6c <TIM_OC2_SetConfig+0x100>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d00f      	beq.n	8009b18 <TIM_OC2_SetConfig+0xac>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	4a1d      	ldr	r2, [pc, #116]	@ (8009b70 <TIM_OC2_SetConfig+0x104>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d00b      	beq.n	8009b18 <TIM_OC2_SetConfig+0xac>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a1c      	ldr	r2, [pc, #112]	@ (8009b74 <TIM_OC2_SetConfig+0x108>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d007      	beq.n	8009b18 <TIM_OC2_SetConfig+0xac>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4a1b      	ldr	r2, [pc, #108]	@ (8009b78 <TIM_OC2_SetConfig+0x10c>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d003      	beq.n	8009b18 <TIM_OC2_SetConfig+0xac>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a1a      	ldr	r2, [pc, #104]	@ (8009b7c <TIM_OC2_SetConfig+0x110>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d113      	bne.n	8009b40 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009b1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	695b      	ldr	r3, [r3, #20]
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	4313      	orrs	r3, r2
 8009b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	699b      	ldr	r3, [r3, #24]
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	693a      	ldr	r2, [r7, #16]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	693a      	ldr	r2, [r7, #16]
 8009b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	621a      	str	r2, [r3, #32]
}
 8009b5a:	bf00      	nop
 8009b5c:	371c      	adds	r7, #28
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	feff8fff 	.word	0xfeff8fff
 8009b6c:	40010000 	.word	0x40010000
 8009b70:	40010400 	.word	0x40010400
 8009b74:	40014000 	.word	0x40014000
 8009b78:	40014400 	.word	0x40014400
 8009b7c:	40014800 	.word	0x40014800

08009b80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
 8009b8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6a1b      	ldr	r3, [r3, #32]
 8009b94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	69db      	ldr	r3, [r3, #28]
 8009ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ba8:	68fa      	ldr	r2, [r7, #12]
 8009baa:	4b33      	ldr	r3, [pc, #204]	@ (8009c78 <TIM_OC3_SetConfig+0xf8>)
 8009bac:	4013      	ands	r3, r2
 8009bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f023 0303 	bic.w	r3, r3, #3
 8009bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009bc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	021b      	lsls	r3, r3, #8
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4a28      	ldr	r2, [pc, #160]	@ (8009c7c <TIM_OC3_SetConfig+0xfc>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d003      	beq.n	8009be6 <TIM_OC3_SetConfig+0x66>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a27      	ldr	r2, [pc, #156]	@ (8009c80 <TIM_OC3_SetConfig+0x100>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d10d      	bne.n	8009c02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	021b      	lsls	r3, r3, #8
 8009bf4:	697a      	ldr	r2, [r7, #20]
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	4a1d      	ldr	r2, [pc, #116]	@ (8009c7c <TIM_OC3_SetConfig+0xfc>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d00f      	beq.n	8009c2a <TIM_OC3_SetConfig+0xaa>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8009c80 <TIM_OC3_SetConfig+0x100>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d00b      	beq.n	8009c2a <TIM_OC3_SetConfig+0xaa>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	4a1b      	ldr	r2, [pc, #108]	@ (8009c84 <TIM_OC3_SetConfig+0x104>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d007      	beq.n	8009c2a <TIM_OC3_SetConfig+0xaa>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8009c88 <TIM_OC3_SetConfig+0x108>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d003      	beq.n	8009c2a <TIM_OC3_SetConfig+0xaa>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a19      	ldr	r2, [pc, #100]	@ (8009c8c <TIM_OC3_SetConfig+0x10c>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d113      	bne.n	8009c52 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009c38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	695b      	ldr	r3, [r3, #20]
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	693a      	ldr	r2, [r7, #16]
 8009c42:	4313      	orrs	r3, r2
 8009c44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	699b      	ldr	r3, [r3, #24]
 8009c4a:	011b      	lsls	r3, r3, #4
 8009c4c:	693a      	ldr	r2, [r7, #16]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	693a      	ldr	r2, [r7, #16]
 8009c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	697a      	ldr	r2, [r7, #20]
 8009c6a:	621a      	str	r2, [r3, #32]
}
 8009c6c:	bf00      	nop
 8009c6e:	371c      	adds	r7, #28
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr
 8009c78:	fffeff8f 	.word	0xfffeff8f
 8009c7c:	40010000 	.word	0x40010000
 8009c80:	40010400 	.word	0x40010400
 8009c84:	40014000 	.word	0x40014000
 8009c88:	40014400 	.word	0x40014400
 8009c8c:	40014800 	.word	0x40014800

08009c90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b087      	sub	sp, #28
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a1b      	ldr	r3, [r3, #32]
 8009c9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6a1b      	ldr	r3, [r3, #32]
 8009ca4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	69db      	ldr	r3, [r3, #28]
 8009cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cb8:	68fa      	ldr	r2, [r7, #12]
 8009cba:	4b24      	ldr	r3, [pc, #144]	@ (8009d4c <TIM_OC4_SetConfig+0xbc>)
 8009cbc:	4013      	ands	r3, r2
 8009cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	021b      	lsls	r3, r3, #8
 8009cce:	68fa      	ldr	r2, [r7, #12]
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009cda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	031b      	lsls	r3, r3, #12
 8009ce2:	693a      	ldr	r2, [r7, #16]
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4a19      	ldr	r2, [pc, #100]	@ (8009d50 <TIM_OC4_SetConfig+0xc0>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d00f      	beq.n	8009d10 <TIM_OC4_SetConfig+0x80>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	4a18      	ldr	r2, [pc, #96]	@ (8009d54 <TIM_OC4_SetConfig+0xc4>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d00b      	beq.n	8009d10 <TIM_OC4_SetConfig+0x80>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a17      	ldr	r2, [pc, #92]	@ (8009d58 <TIM_OC4_SetConfig+0xc8>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d007      	beq.n	8009d10 <TIM_OC4_SetConfig+0x80>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a16      	ldr	r2, [pc, #88]	@ (8009d5c <TIM_OC4_SetConfig+0xcc>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d003      	beq.n	8009d10 <TIM_OC4_SetConfig+0x80>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a15      	ldr	r2, [pc, #84]	@ (8009d60 <TIM_OC4_SetConfig+0xd0>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d109      	bne.n	8009d24 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	695b      	ldr	r3, [r3, #20]
 8009d1c:	019b      	lsls	r3, r3, #6
 8009d1e:	697a      	ldr	r2, [r7, #20]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	685a      	ldr	r2, [r3, #4]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	621a      	str	r2, [r3, #32]
}
 8009d3e:	bf00      	nop
 8009d40:	371c      	adds	r7, #28
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	feff8fff 	.word	0xfeff8fff
 8009d50:	40010000 	.word	0x40010000
 8009d54:	40010400 	.word	0x40010400
 8009d58:	40014000 	.word	0x40014000
 8009d5c:	40014400 	.word	0x40014400
 8009d60:	40014800 	.word	0x40014800

08009d64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b087      	sub	sp, #28
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a1b      	ldr	r3, [r3, #32]
 8009d72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	4b21      	ldr	r3, [pc, #132]	@ (8009e14 <TIM_OC5_SetConfig+0xb0>)
 8009d90:	4013      	ands	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	68fa      	ldr	r2, [r7, #12]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009da4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	689b      	ldr	r3, [r3, #8]
 8009daa:	041b      	lsls	r3, r3, #16
 8009dac:	693a      	ldr	r2, [r7, #16]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a18      	ldr	r2, [pc, #96]	@ (8009e18 <TIM_OC5_SetConfig+0xb4>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d00f      	beq.n	8009dda <TIM_OC5_SetConfig+0x76>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a17      	ldr	r2, [pc, #92]	@ (8009e1c <TIM_OC5_SetConfig+0xb8>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d00b      	beq.n	8009dda <TIM_OC5_SetConfig+0x76>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a16      	ldr	r2, [pc, #88]	@ (8009e20 <TIM_OC5_SetConfig+0xbc>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d007      	beq.n	8009dda <TIM_OC5_SetConfig+0x76>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a15      	ldr	r2, [pc, #84]	@ (8009e24 <TIM_OC5_SetConfig+0xc0>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d003      	beq.n	8009dda <TIM_OC5_SetConfig+0x76>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a14      	ldr	r2, [pc, #80]	@ (8009e28 <TIM_OC5_SetConfig+0xc4>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d109      	bne.n	8009dee <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009de0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	695b      	ldr	r3, [r3, #20]
 8009de6:	021b      	lsls	r3, r3, #8
 8009de8:	697a      	ldr	r2, [r7, #20]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	697a      	ldr	r2, [r7, #20]
 8009df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	68fa      	ldr	r2, [r7, #12]
 8009df8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	685a      	ldr	r2, [r3, #4]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	621a      	str	r2, [r3, #32]
}
 8009e08:	bf00      	nop
 8009e0a:	371c      	adds	r7, #28
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr
 8009e14:	fffeff8f 	.word	0xfffeff8f
 8009e18:	40010000 	.word	0x40010000
 8009e1c:	40010400 	.word	0x40010400
 8009e20:	40014000 	.word	0x40014000
 8009e24:	40014400 	.word	0x40014400
 8009e28:	40014800 	.word	0x40014800

08009e2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b087      	sub	sp, #28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a1b      	ldr	r3, [r3, #32]
 8009e3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6a1b      	ldr	r3, [r3, #32]
 8009e40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	4b22      	ldr	r3, [pc, #136]	@ (8009ee0 <TIM_OC6_SetConfig+0xb4>)
 8009e58:	4013      	ands	r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	021b      	lsls	r3, r3, #8
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	4313      	orrs	r3, r2
 8009e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	051b      	lsls	r3, r3, #20
 8009e76:	693a      	ldr	r2, [r7, #16]
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	4a19      	ldr	r2, [pc, #100]	@ (8009ee4 <TIM_OC6_SetConfig+0xb8>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d00f      	beq.n	8009ea4 <TIM_OC6_SetConfig+0x78>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	4a18      	ldr	r2, [pc, #96]	@ (8009ee8 <TIM_OC6_SetConfig+0xbc>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d00b      	beq.n	8009ea4 <TIM_OC6_SetConfig+0x78>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4a17      	ldr	r2, [pc, #92]	@ (8009eec <TIM_OC6_SetConfig+0xc0>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d007      	beq.n	8009ea4 <TIM_OC6_SetConfig+0x78>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a16      	ldr	r2, [pc, #88]	@ (8009ef0 <TIM_OC6_SetConfig+0xc4>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d003      	beq.n	8009ea4 <TIM_OC6_SetConfig+0x78>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	4a15      	ldr	r2, [pc, #84]	@ (8009ef4 <TIM_OC6_SetConfig+0xc8>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d109      	bne.n	8009eb8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	695b      	ldr	r3, [r3, #20]
 8009eb0:	029b      	lsls	r3, r3, #10
 8009eb2:	697a      	ldr	r2, [r7, #20]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	685a      	ldr	r2, [r3, #4]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	621a      	str	r2, [r3, #32]
}
 8009ed2:	bf00      	nop
 8009ed4:	371c      	adds	r7, #28
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop
 8009ee0:	feff8fff 	.word	0xfeff8fff
 8009ee4:	40010000 	.word	0x40010000
 8009ee8:	40010400 	.word	0x40010400
 8009eec:	40014000 	.word	0x40014000
 8009ef0:	40014400 	.word	0x40014400
 8009ef4:	40014800 	.word	0x40014800

08009ef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b087      	sub	sp, #28
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	60f8      	str	r0, [r7, #12]
 8009f00:	60b9      	str	r1, [r7, #8]
 8009f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6a1b      	ldr	r3, [r3, #32]
 8009f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	f023 0201 	bic.w	r2, r3, #1
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	699b      	ldr	r3, [r3, #24]
 8009f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	011b      	lsls	r3, r3, #4
 8009f28:	693a      	ldr	r2, [r7, #16]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f023 030a 	bic.w	r3, r3, #10
 8009f34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	693a      	ldr	r2, [r7, #16]
 8009f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	697a      	ldr	r2, [r7, #20]
 8009f48:	621a      	str	r2, [r3, #32]
}
 8009f4a:	bf00      	nop
 8009f4c:	371c      	adds	r7, #28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b087      	sub	sp, #28
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	60f8      	str	r0, [r7, #12]
 8009f5e:	60b9      	str	r1, [r7, #8]
 8009f60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6a1b      	ldr	r3, [r3, #32]
 8009f6c:	f023 0210 	bic.w	r2, r3, #16
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	699b      	ldr	r3, [r3, #24]
 8009f78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	031b      	lsls	r3, r3, #12
 8009f86:	693a      	ldr	r2, [r7, #16]
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009f92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	011b      	lsls	r3, r3, #4
 8009f98:	697a      	ldr	r2, [r7, #20]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	693a      	ldr	r2, [r7, #16]
 8009fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	697a      	ldr	r2, [r7, #20]
 8009fa8:	621a      	str	r2, [r3, #32]
}
 8009faa:	bf00      	nop
 8009fac:	371c      	adds	r7, #28
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
	...

08009fb8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b085      	sub	sp, #20
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	689b      	ldr	r3, [r3, #8]
 8009fc6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	4b09      	ldr	r3, [pc, #36]	@ (8009ff0 <TIM_ITRx_SetConfig+0x38>)
 8009fcc:	4013      	ands	r3, r2
 8009fce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fd0:	683a      	ldr	r2, [r7, #0]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	f043 0307 	orr.w	r3, r3, #7
 8009fda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	609a      	str	r2, [r3, #8]
}
 8009fe2:	bf00      	nop
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	ffcfff8f 	.word	0xffcfff8f

08009ff4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
 800a000:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a00e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	021a      	lsls	r2, r3, #8
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	431a      	orrs	r2, r3
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	4313      	orrs	r3, r2
 800a020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	697a      	ldr	r2, [r7, #20]
 800a026:	609a      	str	r2, [r3, #8]
}
 800a028:	bf00      	nop
 800a02a:	371c      	adds	r7, #28
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a034:	b480      	push	{r7}
 800a036:	b087      	sub	sp, #28
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	60b9      	str	r1, [r7, #8]
 800a03e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	f003 031f 	and.w	r3, r3, #31
 800a046:	2201      	movs	r2, #1
 800a048:	fa02 f303 	lsl.w	r3, r2, r3
 800a04c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6a1a      	ldr	r2, [r3, #32]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	43db      	mvns	r3, r3
 800a056:	401a      	ands	r2, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6a1a      	ldr	r2, [r3, #32]
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	f003 031f 	and.w	r3, r3, #31
 800a066:	6879      	ldr	r1, [r7, #4]
 800a068:	fa01 f303 	lsl.w	r3, r1, r3
 800a06c:	431a      	orrs	r2, r3
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	621a      	str	r2, [r3, #32]
}
 800a072:	bf00      	nop
 800a074:	371c      	adds	r7, #28
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
	...

0800a080 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a080:	b480      	push	{r7}
 800a082:	b085      	sub	sp, #20
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a090:	2b01      	cmp	r3, #1
 800a092:	d101      	bne.n	800a098 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a094:	2302      	movs	r3, #2
 800a096:	e06d      	b.n	800a174 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2201      	movs	r2, #1
 800a09c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2202      	movs	r2, #2
 800a0a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a30      	ldr	r2, [pc, #192]	@ (800a180 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d004      	beq.n	800a0cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a2f      	ldr	r2, [pc, #188]	@ (800a184 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d108      	bne.n	800a0de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a0d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a20      	ldr	r2, [pc, #128]	@ (800a180 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d022      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a10a:	d01d      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a1d      	ldr	r2, [pc, #116]	@ (800a188 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d018      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a1c      	ldr	r2, [pc, #112]	@ (800a18c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d013      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a1a      	ldr	r2, [pc, #104]	@ (800a190 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d00e      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a15      	ldr	r2, [pc, #84]	@ (800a184 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d009      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a16      	ldr	r2, [pc, #88]	@ (800a194 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d004      	beq.n	800a148 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a15      	ldr	r2, [pc, #84]	@ (800a198 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d10c      	bne.n	800a162 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a14e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	68ba      	ldr	r2, [r7, #8]
 800a156:	4313      	orrs	r3, r2
 800a158:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a172:	2300      	movs	r3, #0
}
 800a174:	4618      	mov	r0, r3
 800a176:	3714      	adds	r7, #20
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr
 800a180:	40010000 	.word	0x40010000
 800a184:	40010400 	.word	0x40010400
 800a188:	40000400 	.word	0x40000400
 800a18c:	40000800 	.word	0x40000800
 800a190:	40000c00 	.word	0x40000c00
 800a194:	40001800 	.word	0x40001800
 800a198:	40014000 	.word	0x40014000

0800a19c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a1a4:	bf00      	nop
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a1b8:	bf00      	nop
 800a1ba:	370c      	adds	r7, #12
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1cc:	bf00      	nop
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d101      	bne.n	800a1ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e042      	b.n	800a270 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d106      	bne.n	800a202 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 f83b 	bl	800a278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2224      	movs	r2, #36	@ 0x24
 800a206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f022 0201 	bic.w	r2, r2, #1
 800a218:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d002      	beq.n	800a228 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 fe28 	bl	800ae78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 f8bd 	bl	800a3a8 <UART_SetConfig>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b01      	cmp	r3, #1
 800a232:	d101      	bne.n	800a238 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a234:	2301      	movs	r3, #1
 800a236:	e01b      	b.n	800a270 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	685a      	ldr	r2, [r3, #4]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a246:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	689a      	ldr	r2, [r3, #8]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a256:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f042 0201 	orr.w	r2, r2, #1
 800a266:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 fea7 	bl	800afbc <UART_CheckIdleState>
 800a26e:	4603      	mov	r3, r0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a280:	bf00      	nop
 800a282:	370c      	adds	r7, #12
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b08a      	sub	sp, #40	@ 0x28
 800a290:	af02      	add	r7, sp, #8
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	603b      	str	r3, [r7, #0]
 800a298:	4613      	mov	r3, r2
 800a29a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2a2:	2b20      	cmp	r3, #32
 800a2a4:	d17b      	bne.n	800a39e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <HAL_UART_Transmit+0x26>
 800a2ac:	88fb      	ldrh	r3, [r7, #6]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d101      	bne.n	800a2b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e074      	b.n	800a3a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2221      	movs	r2, #33	@ 0x21
 800a2c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a2c6:	f7f7 fe01 	bl	8001ecc <HAL_GetTick>
 800a2ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	88fa      	ldrh	r2, [r7, #6]
 800a2d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	88fa      	ldrh	r2, [r7, #6]
 800a2d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2e4:	d108      	bne.n	800a2f8 <HAL_UART_Transmit+0x6c>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	691b      	ldr	r3, [r3, #16]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d104      	bne.n	800a2f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	61bb      	str	r3, [r7, #24]
 800a2f6:	e003      	b.n	800a300 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a300:	e030      	b.n	800a364 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	9300      	str	r3, [sp, #0]
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	2200      	movs	r2, #0
 800a30a:	2180      	movs	r1, #128	@ 0x80
 800a30c:	68f8      	ldr	r0, [r7, #12]
 800a30e:	f000 feff 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d005      	beq.n	800a324 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2220      	movs	r2, #32
 800a31c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a320:	2303      	movs	r3, #3
 800a322:	e03d      	b.n	800a3a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d10b      	bne.n	800a342 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	881b      	ldrh	r3, [r3, #0]
 800a32e:	461a      	mov	r2, r3
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a338:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a33a:	69bb      	ldr	r3, [r7, #24]
 800a33c:	3302      	adds	r3, #2
 800a33e:	61bb      	str	r3, [r7, #24]
 800a340:	e007      	b.n	800a352 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	781a      	ldrb	r2, [r3, #0]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	3301      	adds	r3, #1
 800a350:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a358:	b29b      	uxth	r3, r3
 800a35a:	3b01      	subs	r3, #1
 800a35c:	b29a      	uxth	r2, r3
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a36a:	b29b      	uxth	r3, r3
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d1c8      	bne.n	800a302 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	2200      	movs	r2, #0
 800a378:	2140      	movs	r1, #64	@ 0x40
 800a37a:	68f8      	ldr	r0, [r7, #12]
 800a37c:	f000 fec8 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800a380:	4603      	mov	r3, r0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d005      	beq.n	800a392 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2220      	movs	r2, #32
 800a38a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a38e:	2303      	movs	r3, #3
 800a390:	e006      	b.n	800a3a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2220      	movs	r2, #32
 800a396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a39a:	2300      	movs	r3, #0
 800a39c:	e000      	b.n	800a3a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a39e:	2302      	movs	r3, #2
  }
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3720      	adds	r7, #32
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3ac:	b092      	sub	sp, #72	@ 0x48
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	431a      	orrs	r2, r3
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	431a      	orrs	r2, r3
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	69db      	ldr	r3, [r3, #28]
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681a      	ldr	r2, [r3, #0]
 800a3d6:	4bbe      	ldr	r3, [pc, #760]	@ (800a6d0 <UART_SetConfig+0x328>)
 800a3d8:	4013      	ands	r3, r2
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	6812      	ldr	r2, [r2, #0]
 800a3de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3e0:	430b      	orrs	r3, r1
 800a3e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	68da      	ldr	r2, [r3, #12]
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	699b      	ldr	r3, [r3, #24]
 800a3fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4ab3      	ldr	r2, [pc, #716]	@ (800a6d4 <UART_SetConfig+0x32c>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d004      	beq.n	800a414 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	6a1b      	ldr	r3, [r3, #32]
 800a40e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a410:	4313      	orrs	r3, r2
 800a412:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	689a      	ldr	r2, [r3, #8]
 800a41a:	4baf      	ldr	r3, [pc, #700]	@ (800a6d8 <UART_SetConfig+0x330>)
 800a41c:	4013      	ands	r3, r2
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	6812      	ldr	r2, [r2, #0]
 800a422:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a424:	430b      	orrs	r3, r1
 800a426:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a42e:	f023 010f 	bic.w	r1, r3, #15
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	430a      	orrs	r2, r1
 800a43c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4aa6      	ldr	r2, [pc, #664]	@ (800a6dc <UART_SetConfig+0x334>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d177      	bne.n	800a538 <UART_SetConfig+0x190>
 800a448:	4ba5      	ldr	r3, [pc, #660]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a44a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a44c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a450:	2b28      	cmp	r3, #40	@ 0x28
 800a452:	d86d      	bhi.n	800a530 <UART_SetConfig+0x188>
 800a454:	a201      	add	r2, pc, #4	@ (adr r2, 800a45c <UART_SetConfig+0xb4>)
 800a456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a45a:	bf00      	nop
 800a45c:	0800a501 	.word	0x0800a501
 800a460:	0800a531 	.word	0x0800a531
 800a464:	0800a531 	.word	0x0800a531
 800a468:	0800a531 	.word	0x0800a531
 800a46c:	0800a531 	.word	0x0800a531
 800a470:	0800a531 	.word	0x0800a531
 800a474:	0800a531 	.word	0x0800a531
 800a478:	0800a531 	.word	0x0800a531
 800a47c:	0800a509 	.word	0x0800a509
 800a480:	0800a531 	.word	0x0800a531
 800a484:	0800a531 	.word	0x0800a531
 800a488:	0800a531 	.word	0x0800a531
 800a48c:	0800a531 	.word	0x0800a531
 800a490:	0800a531 	.word	0x0800a531
 800a494:	0800a531 	.word	0x0800a531
 800a498:	0800a531 	.word	0x0800a531
 800a49c:	0800a511 	.word	0x0800a511
 800a4a0:	0800a531 	.word	0x0800a531
 800a4a4:	0800a531 	.word	0x0800a531
 800a4a8:	0800a531 	.word	0x0800a531
 800a4ac:	0800a531 	.word	0x0800a531
 800a4b0:	0800a531 	.word	0x0800a531
 800a4b4:	0800a531 	.word	0x0800a531
 800a4b8:	0800a531 	.word	0x0800a531
 800a4bc:	0800a519 	.word	0x0800a519
 800a4c0:	0800a531 	.word	0x0800a531
 800a4c4:	0800a531 	.word	0x0800a531
 800a4c8:	0800a531 	.word	0x0800a531
 800a4cc:	0800a531 	.word	0x0800a531
 800a4d0:	0800a531 	.word	0x0800a531
 800a4d4:	0800a531 	.word	0x0800a531
 800a4d8:	0800a531 	.word	0x0800a531
 800a4dc:	0800a521 	.word	0x0800a521
 800a4e0:	0800a531 	.word	0x0800a531
 800a4e4:	0800a531 	.word	0x0800a531
 800a4e8:	0800a531 	.word	0x0800a531
 800a4ec:	0800a531 	.word	0x0800a531
 800a4f0:	0800a531 	.word	0x0800a531
 800a4f4:	0800a531 	.word	0x0800a531
 800a4f8:	0800a531 	.word	0x0800a531
 800a4fc:	0800a529 	.word	0x0800a529
 800a500:	2301      	movs	r3, #1
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a506:	e222      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a508:	2304      	movs	r3, #4
 800a50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a50e:	e21e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a510:	2308      	movs	r3, #8
 800a512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a516:	e21a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a518:	2310      	movs	r3, #16
 800a51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a51e:	e216      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a520:	2320      	movs	r3, #32
 800a522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a526:	e212      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a528:	2340      	movs	r3, #64	@ 0x40
 800a52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a52e:	e20e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a530:	2380      	movs	r3, #128	@ 0x80
 800a532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a536:	e20a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a69      	ldr	r2, [pc, #420]	@ (800a6e4 <UART_SetConfig+0x33c>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d130      	bne.n	800a5a4 <UART_SetConfig+0x1fc>
 800a542:	4b67      	ldr	r3, [pc, #412]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a546:	f003 0307 	and.w	r3, r3, #7
 800a54a:	2b05      	cmp	r3, #5
 800a54c:	d826      	bhi.n	800a59c <UART_SetConfig+0x1f4>
 800a54e:	a201      	add	r2, pc, #4	@ (adr r2, 800a554 <UART_SetConfig+0x1ac>)
 800a550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a554:	0800a56d 	.word	0x0800a56d
 800a558:	0800a575 	.word	0x0800a575
 800a55c:	0800a57d 	.word	0x0800a57d
 800a560:	0800a585 	.word	0x0800a585
 800a564:	0800a58d 	.word	0x0800a58d
 800a568:	0800a595 	.word	0x0800a595
 800a56c:	2300      	movs	r3, #0
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a572:	e1ec      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a574:	2304      	movs	r3, #4
 800a576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a57a:	e1e8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a57c:	2308      	movs	r3, #8
 800a57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a582:	e1e4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a584:	2310      	movs	r3, #16
 800a586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a58a:	e1e0      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a58c:	2320      	movs	r3, #32
 800a58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a592:	e1dc      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a594:	2340      	movs	r3, #64	@ 0x40
 800a596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a59a:	e1d8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a59c:	2380      	movs	r3, #128	@ 0x80
 800a59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5a2:	e1d4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a4f      	ldr	r2, [pc, #316]	@ (800a6e8 <UART_SetConfig+0x340>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d130      	bne.n	800a610 <UART_SetConfig+0x268>
 800a5ae:	4b4c      	ldr	r3, [pc, #304]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a5b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5b2:	f003 0307 	and.w	r3, r3, #7
 800a5b6:	2b05      	cmp	r3, #5
 800a5b8:	d826      	bhi.n	800a608 <UART_SetConfig+0x260>
 800a5ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c0 <UART_SetConfig+0x218>)
 800a5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c0:	0800a5d9 	.word	0x0800a5d9
 800a5c4:	0800a5e1 	.word	0x0800a5e1
 800a5c8:	0800a5e9 	.word	0x0800a5e9
 800a5cc:	0800a5f1 	.word	0x0800a5f1
 800a5d0:	0800a5f9 	.word	0x0800a5f9
 800a5d4:	0800a601 	.word	0x0800a601
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5de:	e1b6      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5e0:	2304      	movs	r3, #4
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5e6:	e1b2      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ee:	e1ae      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5f0:	2310      	movs	r3, #16
 800a5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5f6:	e1aa      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5f8:	2320      	movs	r3, #32
 800a5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5fe:	e1a6      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a600:	2340      	movs	r3, #64	@ 0x40
 800a602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a606:	e1a2      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a608:	2380      	movs	r3, #128	@ 0x80
 800a60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a60e:	e19e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a35      	ldr	r2, [pc, #212]	@ (800a6ec <UART_SetConfig+0x344>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d130      	bne.n	800a67c <UART_SetConfig+0x2d4>
 800a61a:	4b31      	ldr	r3, [pc, #196]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a61c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a61e:	f003 0307 	and.w	r3, r3, #7
 800a622:	2b05      	cmp	r3, #5
 800a624:	d826      	bhi.n	800a674 <UART_SetConfig+0x2cc>
 800a626:	a201      	add	r2, pc, #4	@ (adr r2, 800a62c <UART_SetConfig+0x284>)
 800a628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a62c:	0800a645 	.word	0x0800a645
 800a630:	0800a64d 	.word	0x0800a64d
 800a634:	0800a655 	.word	0x0800a655
 800a638:	0800a65d 	.word	0x0800a65d
 800a63c:	0800a665 	.word	0x0800a665
 800a640:	0800a66d 	.word	0x0800a66d
 800a644:	2300      	movs	r3, #0
 800a646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a64a:	e180      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a64c:	2304      	movs	r3, #4
 800a64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a652:	e17c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a654:	2308      	movs	r3, #8
 800a656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a65a:	e178      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a65c:	2310      	movs	r3, #16
 800a65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a662:	e174      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a664:	2320      	movs	r3, #32
 800a666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a66a:	e170      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a66c:	2340      	movs	r3, #64	@ 0x40
 800a66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a672:	e16c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a674:	2380      	movs	r3, #128	@ 0x80
 800a676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a67a:	e168      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a1b      	ldr	r2, [pc, #108]	@ (800a6f0 <UART_SetConfig+0x348>)
 800a682:	4293      	cmp	r3, r2
 800a684:	d142      	bne.n	800a70c <UART_SetConfig+0x364>
 800a686:	4b16      	ldr	r3, [pc, #88]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a68a:	f003 0307 	and.w	r3, r3, #7
 800a68e:	2b05      	cmp	r3, #5
 800a690:	d838      	bhi.n	800a704 <UART_SetConfig+0x35c>
 800a692:	a201      	add	r2, pc, #4	@ (adr r2, 800a698 <UART_SetConfig+0x2f0>)
 800a694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a698:	0800a6b1 	.word	0x0800a6b1
 800a69c:	0800a6b9 	.word	0x0800a6b9
 800a6a0:	0800a6c1 	.word	0x0800a6c1
 800a6a4:	0800a6c9 	.word	0x0800a6c9
 800a6a8:	0800a6f5 	.word	0x0800a6f5
 800a6ac:	0800a6fd 	.word	0x0800a6fd
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6b6:	e14a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6b8:	2304      	movs	r3, #4
 800a6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6be:	e146      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6c0:	2308      	movs	r3, #8
 800a6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6c6:	e142      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6c8:	2310      	movs	r3, #16
 800a6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ce:	e13e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6d0:	cfff69f3 	.word	0xcfff69f3
 800a6d4:	58000c00 	.word	0x58000c00
 800a6d8:	11fff4ff 	.word	0x11fff4ff
 800a6dc:	40011000 	.word	0x40011000
 800a6e0:	58024400 	.word	0x58024400
 800a6e4:	40004400 	.word	0x40004400
 800a6e8:	40004800 	.word	0x40004800
 800a6ec:	40004c00 	.word	0x40004c00
 800a6f0:	40005000 	.word	0x40005000
 800a6f4:	2320      	movs	r3, #32
 800a6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6fa:	e128      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6fc:	2340      	movs	r3, #64	@ 0x40
 800a6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a702:	e124      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a704:	2380      	movs	r3, #128	@ 0x80
 800a706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a70a:	e120      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4acb      	ldr	r2, [pc, #812]	@ (800aa40 <UART_SetConfig+0x698>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d176      	bne.n	800a804 <UART_SetConfig+0x45c>
 800a716:	4bcb      	ldr	r3, [pc, #812]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a71a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a71e:	2b28      	cmp	r3, #40	@ 0x28
 800a720:	d86c      	bhi.n	800a7fc <UART_SetConfig+0x454>
 800a722:	a201      	add	r2, pc, #4	@ (adr r2, 800a728 <UART_SetConfig+0x380>)
 800a724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a728:	0800a7cd 	.word	0x0800a7cd
 800a72c:	0800a7fd 	.word	0x0800a7fd
 800a730:	0800a7fd 	.word	0x0800a7fd
 800a734:	0800a7fd 	.word	0x0800a7fd
 800a738:	0800a7fd 	.word	0x0800a7fd
 800a73c:	0800a7fd 	.word	0x0800a7fd
 800a740:	0800a7fd 	.word	0x0800a7fd
 800a744:	0800a7fd 	.word	0x0800a7fd
 800a748:	0800a7d5 	.word	0x0800a7d5
 800a74c:	0800a7fd 	.word	0x0800a7fd
 800a750:	0800a7fd 	.word	0x0800a7fd
 800a754:	0800a7fd 	.word	0x0800a7fd
 800a758:	0800a7fd 	.word	0x0800a7fd
 800a75c:	0800a7fd 	.word	0x0800a7fd
 800a760:	0800a7fd 	.word	0x0800a7fd
 800a764:	0800a7fd 	.word	0x0800a7fd
 800a768:	0800a7dd 	.word	0x0800a7dd
 800a76c:	0800a7fd 	.word	0x0800a7fd
 800a770:	0800a7fd 	.word	0x0800a7fd
 800a774:	0800a7fd 	.word	0x0800a7fd
 800a778:	0800a7fd 	.word	0x0800a7fd
 800a77c:	0800a7fd 	.word	0x0800a7fd
 800a780:	0800a7fd 	.word	0x0800a7fd
 800a784:	0800a7fd 	.word	0x0800a7fd
 800a788:	0800a7e5 	.word	0x0800a7e5
 800a78c:	0800a7fd 	.word	0x0800a7fd
 800a790:	0800a7fd 	.word	0x0800a7fd
 800a794:	0800a7fd 	.word	0x0800a7fd
 800a798:	0800a7fd 	.word	0x0800a7fd
 800a79c:	0800a7fd 	.word	0x0800a7fd
 800a7a0:	0800a7fd 	.word	0x0800a7fd
 800a7a4:	0800a7fd 	.word	0x0800a7fd
 800a7a8:	0800a7ed 	.word	0x0800a7ed
 800a7ac:	0800a7fd 	.word	0x0800a7fd
 800a7b0:	0800a7fd 	.word	0x0800a7fd
 800a7b4:	0800a7fd 	.word	0x0800a7fd
 800a7b8:	0800a7fd 	.word	0x0800a7fd
 800a7bc:	0800a7fd 	.word	0x0800a7fd
 800a7c0:	0800a7fd 	.word	0x0800a7fd
 800a7c4:	0800a7fd 	.word	0x0800a7fd
 800a7c8:	0800a7f5 	.word	0x0800a7f5
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7d2:	e0bc      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7d4:	2304      	movs	r3, #4
 800a7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7da:	e0b8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7dc:	2308      	movs	r3, #8
 800a7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7e2:	e0b4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7e4:	2310      	movs	r3, #16
 800a7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ea:	e0b0      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7ec:	2320      	movs	r3, #32
 800a7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7f2:	e0ac      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7f4:	2340      	movs	r3, #64	@ 0x40
 800a7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7fa:	e0a8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7fc:	2380      	movs	r3, #128	@ 0x80
 800a7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a802:	e0a4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a8f      	ldr	r2, [pc, #572]	@ (800aa48 <UART_SetConfig+0x6a0>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d130      	bne.n	800a870 <UART_SetConfig+0x4c8>
 800a80e:	4b8d      	ldr	r3, [pc, #564]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a812:	f003 0307 	and.w	r3, r3, #7
 800a816:	2b05      	cmp	r3, #5
 800a818:	d826      	bhi.n	800a868 <UART_SetConfig+0x4c0>
 800a81a:	a201      	add	r2, pc, #4	@ (adr r2, 800a820 <UART_SetConfig+0x478>)
 800a81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a820:	0800a839 	.word	0x0800a839
 800a824:	0800a841 	.word	0x0800a841
 800a828:	0800a849 	.word	0x0800a849
 800a82c:	0800a851 	.word	0x0800a851
 800a830:	0800a859 	.word	0x0800a859
 800a834:	0800a861 	.word	0x0800a861
 800a838:	2300      	movs	r3, #0
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83e:	e086      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a840:	2304      	movs	r3, #4
 800a842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a846:	e082      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a848:	2308      	movs	r3, #8
 800a84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84e:	e07e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a850:	2310      	movs	r3, #16
 800a852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a856:	e07a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a858:	2320      	movs	r3, #32
 800a85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85e:	e076      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a860:	2340      	movs	r3, #64	@ 0x40
 800a862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a866:	e072      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a868:	2380      	movs	r3, #128	@ 0x80
 800a86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86e:	e06e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a75      	ldr	r2, [pc, #468]	@ (800aa4c <UART_SetConfig+0x6a4>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d130      	bne.n	800a8dc <UART_SetConfig+0x534>
 800a87a:	4b72      	ldr	r3, [pc, #456]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a87c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87e:	f003 0307 	and.w	r3, r3, #7
 800a882:	2b05      	cmp	r3, #5
 800a884:	d826      	bhi.n	800a8d4 <UART_SetConfig+0x52c>
 800a886:	a201      	add	r2, pc, #4	@ (adr r2, 800a88c <UART_SetConfig+0x4e4>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8a5 	.word	0x0800a8a5
 800a890:	0800a8ad 	.word	0x0800a8ad
 800a894:	0800a8b5 	.word	0x0800a8b5
 800a898:	0800a8bd 	.word	0x0800a8bd
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8cd 	.word	0x0800a8cd
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8aa:	e050      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8ac:	2304      	movs	r3, #4
 800a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b2:	e04c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8b4:	2308      	movs	r3, #8
 800a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ba:	e048      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8bc:	2310      	movs	r3, #16
 800a8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c2:	e044      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8c4:	2320      	movs	r3, #32
 800a8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ca:	e040      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8cc:	2340      	movs	r3, #64	@ 0x40
 800a8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d2:	e03c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8d4:	2380      	movs	r3, #128	@ 0x80
 800a8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8da:	e038      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a5b      	ldr	r2, [pc, #364]	@ (800aa50 <UART_SetConfig+0x6a8>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d130      	bne.n	800a948 <UART_SetConfig+0x5a0>
 800a8e6:	4b57      	ldr	r3, [pc, #348]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a8e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	d826      	bhi.n	800a940 <UART_SetConfig+0x598>
 800a8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f8 <UART_SetConfig+0x550>)
 800a8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f8:	0800a911 	.word	0x0800a911
 800a8fc:	0800a919 	.word	0x0800a919
 800a900:	0800a921 	.word	0x0800a921
 800a904:	0800a929 	.word	0x0800a929
 800a908:	0800a931 	.word	0x0800a931
 800a90c:	0800a939 	.word	0x0800a939
 800a910:	2302      	movs	r3, #2
 800a912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a916:	e01a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91e:	e016      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a920:	2308      	movs	r3, #8
 800a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a926:	e012      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a928:	2310      	movs	r3, #16
 800a92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92e:	e00e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a930:	2320      	movs	r3, #32
 800a932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a936:	e00a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a938:	2340      	movs	r3, #64	@ 0x40
 800a93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93e:	e006      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a940:	2380      	movs	r3, #128	@ 0x80
 800a942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a946:	e002      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a948:	2380      	movs	r3, #128	@ 0x80
 800a94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a3f      	ldr	r2, [pc, #252]	@ (800aa50 <UART_SetConfig+0x6a8>)
 800a954:	4293      	cmp	r3, r2
 800a956:	f040 80f8 	bne.w	800ab4a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a95a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a95e:	2b20      	cmp	r3, #32
 800a960:	dc46      	bgt.n	800a9f0 <UART_SetConfig+0x648>
 800a962:	2b02      	cmp	r3, #2
 800a964:	f2c0 8082 	blt.w	800aa6c <UART_SetConfig+0x6c4>
 800a968:	3b02      	subs	r3, #2
 800a96a:	2b1e      	cmp	r3, #30
 800a96c:	d87e      	bhi.n	800aa6c <UART_SetConfig+0x6c4>
 800a96e:	a201      	add	r2, pc, #4	@ (adr r2, 800a974 <UART_SetConfig+0x5cc>)
 800a970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a974:	0800a9f7 	.word	0x0800a9f7
 800a978:	0800aa6d 	.word	0x0800aa6d
 800a97c:	0800a9ff 	.word	0x0800a9ff
 800a980:	0800aa6d 	.word	0x0800aa6d
 800a984:	0800aa6d 	.word	0x0800aa6d
 800a988:	0800aa6d 	.word	0x0800aa6d
 800a98c:	0800aa0f 	.word	0x0800aa0f
 800a990:	0800aa6d 	.word	0x0800aa6d
 800a994:	0800aa6d 	.word	0x0800aa6d
 800a998:	0800aa6d 	.word	0x0800aa6d
 800a99c:	0800aa6d 	.word	0x0800aa6d
 800a9a0:	0800aa6d 	.word	0x0800aa6d
 800a9a4:	0800aa6d 	.word	0x0800aa6d
 800a9a8:	0800aa6d 	.word	0x0800aa6d
 800a9ac:	0800aa1f 	.word	0x0800aa1f
 800a9b0:	0800aa6d 	.word	0x0800aa6d
 800a9b4:	0800aa6d 	.word	0x0800aa6d
 800a9b8:	0800aa6d 	.word	0x0800aa6d
 800a9bc:	0800aa6d 	.word	0x0800aa6d
 800a9c0:	0800aa6d 	.word	0x0800aa6d
 800a9c4:	0800aa6d 	.word	0x0800aa6d
 800a9c8:	0800aa6d 	.word	0x0800aa6d
 800a9cc:	0800aa6d 	.word	0x0800aa6d
 800a9d0:	0800aa6d 	.word	0x0800aa6d
 800a9d4:	0800aa6d 	.word	0x0800aa6d
 800a9d8:	0800aa6d 	.word	0x0800aa6d
 800a9dc:	0800aa6d 	.word	0x0800aa6d
 800a9e0:	0800aa6d 	.word	0x0800aa6d
 800a9e4:	0800aa6d 	.word	0x0800aa6d
 800a9e8:	0800aa6d 	.word	0x0800aa6d
 800a9ec:	0800aa5f 	.word	0x0800aa5f
 800a9f0:	2b40      	cmp	r3, #64	@ 0x40
 800a9f2:	d037      	beq.n	800aa64 <UART_SetConfig+0x6bc>
 800a9f4:	e03a      	b.n	800aa6c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a9f6:	f7fd fc1b 	bl	8008230 <HAL_RCCEx_GetD3PCLK1Freq>
 800a9fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9fc:	e03c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fd fc2a 	bl	800825c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aa08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa0c:	e034      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa0e:	f107 0318 	add.w	r3, r7, #24
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7fd fd76 	bl	8008504 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa1c:	e02c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa1e:	4b09      	ldr	r3, [pc, #36]	@ (800aa44 <UART_SetConfig+0x69c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 0320 	and.w	r3, r3, #32
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d016      	beq.n	800aa58 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa2a:	4b06      	ldr	r3, [pc, #24]	@ (800aa44 <UART_SetConfig+0x69c>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	08db      	lsrs	r3, r3, #3
 800aa30:	f003 0303 	and.w	r3, r3, #3
 800aa34:	4a07      	ldr	r2, [pc, #28]	@ (800aa54 <UART_SetConfig+0x6ac>)
 800aa36:	fa22 f303 	lsr.w	r3, r2, r3
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa3c:	e01c      	b.n	800aa78 <UART_SetConfig+0x6d0>
 800aa3e:	bf00      	nop
 800aa40:	40011400 	.word	0x40011400
 800aa44:	58024400 	.word	0x58024400
 800aa48:	40007800 	.word	0x40007800
 800aa4c:	40007c00 	.word	0x40007c00
 800aa50:	58000c00 	.word	0x58000c00
 800aa54:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800aa58:	4b9d      	ldr	r3, [pc, #628]	@ (800acd0 <UART_SetConfig+0x928>)
 800aa5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa5c:	e00c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa5e:	4b9d      	ldr	r3, [pc, #628]	@ (800acd4 <UART_SetConfig+0x92c>)
 800aa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa62:	e009      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa6a:	e005      	b.n	800aa78 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800aa70:	2301      	movs	r3, #1
 800aa72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aa76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aa78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	f000 81de 	beq.w	800ae3c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa84:	4a94      	ldr	r2, [pc, #592]	@ (800acd8 <UART_SetConfig+0x930>)
 800aa86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa8e:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa92:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	685a      	ldr	r2, [r3, #4]
 800aa98:	4613      	mov	r3, r2
 800aa9a:	005b      	lsls	r3, r3, #1
 800aa9c:	4413      	add	r3, r2
 800aa9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d305      	bcc.n	800aab0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aaaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d903      	bls.n	800aab8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aab6:	e1c1      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaba:	2200      	movs	r2, #0
 800aabc:	60bb      	str	r3, [r7, #8]
 800aabe:	60fa      	str	r2, [r7, #12]
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac4:	4a84      	ldr	r2, [pc, #528]	@ (800acd8 <UART_SetConfig+0x930>)
 800aac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	2200      	movs	r2, #0
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	607a      	str	r2, [r7, #4]
 800aad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aad6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aada:	f7f5 fc59 	bl	8000390 <__aeabi_uldivmod>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4610      	mov	r0, r2
 800aae4:	4619      	mov	r1, r3
 800aae6:	f04f 0200 	mov.w	r2, #0
 800aaea:	f04f 0300 	mov.w	r3, #0
 800aaee:	020b      	lsls	r3, r1, #8
 800aaf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800aaf4:	0202      	lsls	r2, r0, #8
 800aaf6:	6979      	ldr	r1, [r7, #20]
 800aaf8:	6849      	ldr	r1, [r1, #4]
 800aafa:	0849      	lsrs	r1, r1, #1
 800aafc:	2000      	movs	r0, #0
 800aafe:	460c      	mov	r4, r1
 800ab00:	4605      	mov	r5, r0
 800ab02:	eb12 0804 	adds.w	r8, r2, r4
 800ab06:	eb43 0905 	adc.w	r9, r3, r5
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	469a      	mov	sl, r3
 800ab12:	4693      	mov	fp, r2
 800ab14:	4652      	mov	r2, sl
 800ab16:	465b      	mov	r3, fp
 800ab18:	4640      	mov	r0, r8
 800ab1a:	4649      	mov	r1, r9
 800ab1c:	f7f5 fc38 	bl	8000390 <__aeabi_uldivmod>
 800ab20:	4602      	mov	r2, r0
 800ab22:	460b      	mov	r3, r1
 800ab24:	4613      	mov	r3, r2
 800ab26:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab2e:	d308      	bcc.n	800ab42 <UART_SetConfig+0x79a>
 800ab30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab36:	d204      	bcs.n	800ab42 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab3e:	60da      	str	r2, [r3, #12]
 800ab40:	e17c      	b.n	800ae3c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ab48:	e178      	b.n	800ae3c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	69db      	ldr	r3, [r3, #28]
 800ab4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab52:	f040 80c5 	bne.w	800ace0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ab56:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab5a:	2b20      	cmp	r3, #32
 800ab5c:	dc48      	bgt.n	800abf0 <UART_SetConfig+0x848>
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	db7b      	blt.n	800ac5a <UART_SetConfig+0x8b2>
 800ab62:	2b20      	cmp	r3, #32
 800ab64:	d879      	bhi.n	800ac5a <UART_SetConfig+0x8b2>
 800ab66:	a201      	add	r2, pc, #4	@ (adr r2, 800ab6c <UART_SetConfig+0x7c4>)
 800ab68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab6c:	0800abf7 	.word	0x0800abf7
 800ab70:	0800abff 	.word	0x0800abff
 800ab74:	0800ac5b 	.word	0x0800ac5b
 800ab78:	0800ac5b 	.word	0x0800ac5b
 800ab7c:	0800ac07 	.word	0x0800ac07
 800ab80:	0800ac5b 	.word	0x0800ac5b
 800ab84:	0800ac5b 	.word	0x0800ac5b
 800ab88:	0800ac5b 	.word	0x0800ac5b
 800ab8c:	0800ac17 	.word	0x0800ac17
 800ab90:	0800ac5b 	.word	0x0800ac5b
 800ab94:	0800ac5b 	.word	0x0800ac5b
 800ab98:	0800ac5b 	.word	0x0800ac5b
 800ab9c:	0800ac5b 	.word	0x0800ac5b
 800aba0:	0800ac5b 	.word	0x0800ac5b
 800aba4:	0800ac5b 	.word	0x0800ac5b
 800aba8:	0800ac5b 	.word	0x0800ac5b
 800abac:	0800ac27 	.word	0x0800ac27
 800abb0:	0800ac5b 	.word	0x0800ac5b
 800abb4:	0800ac5b 	.word	0x0800ac5b
 800abb8:	0800ac5b 	.word	0x0800ac5b
 800abbc:	0800ac5b 	.word	0x0800ac5b
 800abc0:	0800ac5b 	.word	0x0800ac5b
 800abc4:	0800ac5b 	.word	0x0800ac5b
 800abc8:	0800ac5b 	.word	0x0800ac5b
 800abcc:	0800ac5b 	.word	0x0800ac5b
 800abd0:	0800ac5b 	.word	0x0800ac5b
 800abd4:	0800ac5b 	.word	0x0800ac5b
 800abd8:	0800ac5b 	.word	0x0800ac5b
 800abdc:	0800ac5b 	.word	0x0800ac5b
 800abe0:	0800ac5b 	.word	0x0800ac5b
 800abe4:	0800ac5b 	.word	0x0800ac5b
 800abe8:	0800ac5b 	.word	0x0800ac5b
 800abec:	0800ac4d 	.word	0x0800ac4d
 800abf0:	2b40      	cmp	r3, #64	@ 0x40
 800abf2:	d02e      	beq.n	800ac52 <UART_SetConfig+0x8aa>
 800abf4:	e031      	b.n	800ac5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abf6:	f7fc f8e5 	bl	8006dc4 <HAL_RCC_GetPCLK1Freq>
 800abfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800abfc:	e033      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abfe:	f7fc f8f7 	bl	8006df0 <HAL_RCC_GetPCLK2Freq>
 800ac02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ac04:	e02f      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7fd fb26 	bl	800825c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ac10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac14:	e027      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac16:	f107 0318 	add.w	r3, r7, #24
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7fd fc72 	bl	8008504 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac24:	e01f      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac26:	4b2d      	ldr	r3, [pc, #180]	@ (800acdc <UART_SetConfig+0x934>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f003 0320 	and.w	r3, r3, #32
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d009      	beq.n	800ac46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ac32:	4b2a      	ldr	r3, [pc, #168]	@ (800acdc <UART_SetConfig+0x934>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	08db      	lsrs	r3, r3, #3
 800ac38:	f003 0303 	and.w	r3, r3, #3
 800ac3c:	4a24      	ldr	r2, [pc, #144]	@ (800acd0 <UART_SetConfig+0x928>)
 800ac3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ac44:	e00f      	b.n	800ac66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ac46:	4b22      	ldr	r3, [pc, #136]	@ (800acd0 <UART_SetConfig+0x928>)
 800ac48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac4a:	e00c      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ac4c:	4b21      	ldr	r3, [pc, #132]	@ (800acd4 <UART_SetConfig+0x92c>)
 800ac4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac50:	e009      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac58:	e005      	b.n	800ac66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ac64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	f000 80e7 	beq.w	800ae3c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac72:	4a19      	ldr	r2, [pc, #100]	@ (800acd8 <UART_SetConfig+0x930>)
 800ac74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac78:	461a      	mov	r2, r3
 800ac7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac80:	005a      	lsls	r2, r3, #1
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	085b      	lsrs	r3, r3, #1
 800ac88:	441a      	add	r2, r3
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac92:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac96:	2b0f      	cmp	r3, #15
 800ac98:	d916      	bls.n	800acc8 <UART_SetConfig+0x920>
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aca0:	d212      	bcs.n	800acc8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	f023 030f 	bic.w	r3, r3, #15
 800acaa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800acac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	f003 0307 	and.w	r3, r3, #7
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800acba:	4313      	orrs	r3, r2
 800acbc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800acc4:	60da      	str	r2, [r3, #12]
 800acc6:	e0b9      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800acce:	e0b5      	b.n	800ae3c <UART_SetConfig+0xa94>
 800acd0:	03d09000 	.word	0x03d09000
 800acd4:	003d0900 	.word	0x003d0900
 800acd8:	08012088 	.word	0x08012088
 800acdc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ace0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ace4:	2b20      	cmp	r3, #32
 800ace6:	dc49      	bgt.n	800ad7c <UART_SetConfig+0x9d4>
 800ace8:	2b00      	cmp	r3, #0
 800acea:	db7c      	blt.n	800ade6 <UART_SetConfig+0xa3e>
 800acec:	2b20      	cmp	r3, #32
 800acee:	d87a      	bhi.n	800ade6 <UART_SetConfig+0xa3e>
 800acf0:	a201      	add	r2, pc, #4	@ (adr r2, 800acf8 <UART_SetConfig+0x950>)
 800acf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf6:	bf00      	nop
 800acf8:	0800ad83 	.word	0x0800ad83
 800acfc:	0800ad8b 	.word	0x0800ad8b
 800ad00:	0800ade7 	.word	0x0800ade7
 800ad04:	0800ade7 	.word	0x0800ade7
 800ad08:	0800ad93 	.word	0x0800ad93
 800ad0c:	0800ade7 	.word	0x0800ade7
 800ad10:	0800ade7 	.word	0x0800ade7
 800ad14:	0800ade7 	.word	0x0800ade7
 800ad18:	0800ada3 	.word	0x0800ada3
 800ad1c:	0800ade7 	.word	0x0800ade7
 800ad20:	0800ade7 	.word	0x0800ade7
 800ad24:	0800ade7 	.word	0x0800ade7
 800ad28:	0800ade7 	.word	0x0800ade7
 800ad2c:	0800ade7 	.word	0x0800ade7
 800ad30:	0800ade7 	.word	0x0800ade7
 800ad34:	0800ade7 	.word	0x0800ade7
 800ad38:	0800adb3 	.word	0x0800adb3
 800ad3c:	0800ade7 	.word	0x0800ade7
 800ad40:	0800ade7 	.word	0x0800ade7
 800ad44:	0800ade7 	.word	0x0800ade7
 800ad48:	0800ade7 	.word	0x0800ade7
 800ad4c:	0800ade7 	.word	0x0800ade7
 800ad50:	0800ade7 	.word	0x0800ade7
 800ad54:	0800ade7 	.word	0x0800ade7
 800ad58:	0800ade7 	.word	0x0800ade7
 800ad5c:	0800ade7 	.word	0x0800ade7
 800ad60:	0800ade7 	.word	0x0800ade7
 800ad64:	0800ade7 	.word	0x0800ade7
 800ad68:	0800ade7 	.word	0x0800ade7
 800ad6c:	0800ade7 	.word	0x0800ade7
 800ad70:	0800ade7 	.word	0x0800ade7
 800ad74:	0800ade7 	.word	0x0800ade7
 800ad78:	0800add9 	.word	0x0800add9
 800ad7c:	2b40      	cmp	r3, #64	@ 0x40
 800ad7e:	d02e      	beq.n	800adde <UART_SetConfig+0xa36>
 800ad80:	e031      	b.n	800ade6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad82:	f7fc f81f 	bl	8006dc4 <HAL_RCC_GetPCLK1Freq>
 800ad86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad88:	e033      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad8a:	f7fc f831 	bl	8006df0 <HAL_RCC_GetPCLK2Freq>
 800ad8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad90:	e02f      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fd fa60 	bl	800825c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ad9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ada0:	e027      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ada2:	f107 0318 	add.w	r3, r7, #24
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7fd fbac 	bl	8008504 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adb0:	e01f      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800adb2:	4b2d      	ldr	r3, [pc, #180]	@ (800ae68 <UART_SetConfig+0xac0>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 0320 	and.w	r3, r3, #32
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d009      	beq.n	800add2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800adbe:	4b2a      	ldr	r3, [pc, #168]	@ (800ae68 <UART_SetConfig+0xac0>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	08db      	lsrs	r3, r3, #3
 800adc4:	f003 0303 	and.w	r3, r3, #3
 800adc8:	4a28      	ldr	r2, [pc, #160]	@ (800ae6c <UART_SetConfig+0xac4>)
 800adca:	fa22 f303 	lsr.w	r3, r2, r3
 800adce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800add0:	e00f      	b.n	800adf2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800add2:	4b26      	ldr	r3, [pc, #152]	@ (800ae6c <UART_SetConfig+0xac4>)
 800add4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800add6:	e00c      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800add8:	4b25      	ldr	r3, [pc, #148]	@ (800ae70 <UART_SetConfig+0xac8>)
 800adda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800addc:	e009      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800adde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ade2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ade4:	e005      	b.n	800adf2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ade6:	2300      	movs	r3, #0
 800ade8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800adf0:	bf00      	nop
    }

    if (pclk != 0U)
 800adf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d021      	beq.n	800ae3c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae74 <UART_SetConfig+0xacc>)
 800adfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae02:	461a      	mov	r2, r3
 800ae04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae06:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	085b      	lsrs	r3, r3, #1
 800ae10:	441a      	add	r2, r3
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae1e:	2b0f      	cmp	r3, #15
 800ae20:	d909      	bls.n	800ae36 <UART_SetConfig+0xa8e>
 800ae22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae28:	d205      	bcs.n	800ae36 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ae2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2c:	b29a      	uxth	r2, r3
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	60da      	str	r2, [r3, #12]
 800ae34:	e002      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	2200      	movs	r2, #0
 800ae56:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ae58:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3748      	adds	r7, #72	@ 0x48
 800ae60:	46bd      	mov	sp, r7
 800ae62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae66:	bf00      	nop
 800ae68:	58024400 	.word	0x58024400
 800ae6c:	03d09000 	.word	0x03d09000
 800ae70:	003d0900 	.word	0x003d0900
 800ae74:	08012088 	.word	0x08012088

0800ae78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae84:	f003 0308 	and.w	r3, r3, #8
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d00a      	beq.n	800aea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	430a      	orrs	r2, r1
 800aea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aea6:	f003 0301 	and.w	r3, r3, #1
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00a      	beq.n	800aec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	430a      	orrs	r2, r1
 800aec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aec8:	f003 0302 	and.w	r3, r3, #2
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00a      	beq.n	800aee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	430a      	orrs	r2, r1
 800aee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeea:	f003 0304 	and.w	r3, r3, #4
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00a      	beq.n	800af08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	430a      	orrs	r2, r1
 800af06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af0c:	f003 0310 	and.w	r3, r3, #16
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00a      	beq.n	800af2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	430a      	orrs	r2, r1
 800af28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00a      	beq.n	800af4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	430a      	orrs	r2, r1
 800af4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af54:	2b00      	cmp	r3, #0
 800af56:	d01a      	beq.n	800af8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	430a      	orrs	r2, r1
 800af6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af76:	d10a      	bne.n	800af8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	430a      	orrs	r2, r1
 800af8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00a      	beq.n	800afb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	430a      	orrs	r2, r1
 800afae:	605a      	str	r2, [r3, #4]
  }
}
 800afb0:	bf00      	nop
 800afb2:	370c      	adds	r7, #12
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr

0800afbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b098      	sub	sp, #96	@ 0x60
 800afc0:	af02      	add	r7, sp, #8
 800afc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2200      	movs	r2, #0
 800afc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800afcc:	f7f6 ff7e 	bl	8001ecc <HAL_GetTick>
 800afd0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f003 0308 	and.w	r3, r3, #8
 800afdc:	2b08      	cmp	r3, #8
 800afde:	d12f      	bne.n	800b040 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800afe0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afe8:	2200      	movs	r2, #0
 800afea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 f88e 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d022      	beq.n	800b040 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b002:	e853 3f00 	ldrex	r3, [r3]
 800b006:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b00a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b00e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	461a      	mov	r2, r3
 800b016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b018:	647b      	str	r3, [r7, #68]	@ 0x44
 800b01a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b01c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b01e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b020:	e841 2300 	strex	r3, r2, [r1]
 800b024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1e6      	bne.n	800affa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2220      	movs	r2, #32
 800b030:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2200      	movs	r2, #0
 800b038:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b03c:	2303      	movs	r3, #3
 800b03e:	e063      	b.n	800b108 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0304 	and.w	r3, r3, #4
 800b04a:	2b04      	cmp	r3, #4
 800b04c:	d149      	bne.n	800b0e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b04e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b056:	2200      	movs	r2, #0
 800b058:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f857 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d03c      	beq.n	800b0e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	e853 3f00 	ldrex	r3, [r3]
 800b074:	623b      	str	r3, [r7, #32]
   return(result);
 800b076:	6a3b      	ldr	r3, [r7, #32]
 800b078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b07c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	461a      	mov	r2, r3
 800b084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b086:	633b      	str	r3, [r7, #48]	@ 0x30
 800b088:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b08a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b08c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b08e:	e841 2300 	strex	r3, r2, [r1]
 800b092:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1e6      	bne.n	800b068 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	3308      	adds	r3, #8
 800b0a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	e853 3f00 	ldrex	r3, [r3]
 800b0a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	f023 0301 	bic.w	r3, r3, #1
 800b0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	3308      	adds	r3, #8
 800b0b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0ba:	61fa      	str	r2, [r7, #28]
 800b0bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0be:	69b9      	ldr	r1, [r7, #24]
 800b0c0:	69fa      	ldr	r2, [r7, #28]
 800b0c2:	e841 2300 	strex	r3, r2, [r1]
 800b0c6:	617b      	str	r3, [r7, #20]
   return(result);
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1e5      	bne.n	800b09a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2220      	movs	r2, #32
 800b0d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0de:	2303      	movs	r3, #3
 800b0e0:	e012      	b.n	800b108 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2220      	movs	r2, #32
 800b0e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2220      	movs	r2, #32
 800b0ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b106:	2300      	movs	r3, #0
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3758      	adds	r7, #88	@ 0x58
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	603b      	str	r3, [r7, #0]
 800b11c:	4613      	mov	r3, r2
 800b11e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b120:	e04f      	b.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b128:	d04b      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b12a:	f7f6 fecf 	bl	8001ecc <HAL_GetTick>
 800b12e:	4602      	mov	r2, r0
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	1ad3      	subs	r3, r2, r3
 800b134:	69ba      	ldr	r2, [r7, #24]
 800b136:	429a      	cmp	r2, r3
 800b138:	d302      	bcc.n	800b140 <UART_WaitOnFlagUntilTimeout+0x30>
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d101      	bne.n	800b144 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	e04e      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 0304 	and.w	r3, r3, #4
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d037      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	2b80      	cmp	r3, #128	@ 0x80
 800b156:	d034      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2b40      	cmp	r3, #64	@ 0x40
 800b15c:	d031      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	69db      	ldr	r3, [r3, #28]
 800b164:	f003 0308 	and.w	r3, r3, #8
 800b168:	2b08      	cmp	r3, #8
 800b16a:	d110      	bne.n	800b18e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2208      	movs	r2, #8
 800b172:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f839 	bl	800b1ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2208      	movs	r2, #8
 800b17e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b18a:	2301      	movs	r3, #1
 800b18c:	e029      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	69db      	ldr	r3, [r3, #28]
 800b194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b19c:	d111      	bne.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b1a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f000 f81f 	bl	800b1ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	e00f      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	69da      	ldr	r2, [r3, #28]
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	68ba      	ldr	r2, [r7, #8]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	bf0c      	ite	eq
 800b1d2:	2301      	moveq	r3, #1
 800b1d4:	2300      	movne	r3, #0
 800b1d6:	b2db      	uxtb	r3, r3
 800b1d8:	461a      	mov	r2, r3
 800b1da:	79fb      	ldrb	r3, [r7, #7]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d0a0      	beq.n	800b122 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
	...

0800b1ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b095      	sub	sp, #84	@ 0x54
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1fc:	e853 3f00 	ldrex	r3, [r3]
 800b200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	461a      	mov	r2, r3
 800b210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b212:	643b      	str	r3, [r7, #64]	@ 0x40
 800b214:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b21a:	e841 2300 	strex	r3, r2, [r1]
 800b21e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b222:	2b00      	cmp	r3, #0
 800b224:	d1e6      	bne.n	800b1f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	3308      	adds	r3, #8
 800b22c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22e:	6a3b      	ldr	r3, [r7, #32]
 800b230:	e853 3f00 	ldrex	r3, [r3]
 800b234:	61fb      	str	r3, [r7, #28]
   return(result);
 800b236:	69fa      	ldr	r2, [r7, #28]
 800b238:	4b1e      	ldr	r3, [pc, #120]	@ (800b2b4 <UART_EndRxTransfer+0xc8>)
 800b23a:	4013      	ands	r3, r2
 800b23c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	3308      	adds	r3, #8
 800b244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b248:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b24c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e5      	bne.n	800b226 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d118      	bne.n	800b294 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	e853 3f00 	ldrex	r3, [r3]
 800b26e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	f023 0310 	bic.w	r3, r3, #16
 800b276:	647b      	str	r3, [r7, #68]	@ 0x44
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	461a      	mov	r2, r3
 800b27e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b280:	61bb      	str	r3, [r7, #24]
 800b282:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b284:	6979      	ldr	r1, [r7, #20]
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	e841 2300 	strex	r3, r2, [r1]
 800b28c:	613b      	str	r3, [r7, #16]
   return(result);
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d1e6      	bne.n	800b262 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2220      	movs	r2, #32
 800b298:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b2a8:	bf00      	nop
 800b2aa:	3754      	adds	r7, #84	@ 0x54
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr
 800b2b4:	effffffe 	.word	0xeffffffe

0800b2b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b2b8:	b084      	sub	sp, #16
 800b2ba:	b580      	push	{r7, lr}
 800b2bc:	b084      	sub	sp, #16
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
 800b2c2:	f107 001c 	add.w	r0, r7, #28
 800b2c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b2ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d121      	bne.n	800b316 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68da      	ldr	r2, [r3, #12]
 800b2e2:	4b2c      	ldr	r3, [pc, #176]	@ (800b394 <USB_CoreInit+0xdc>)
 800b2e4:	4013      	ands	r3, r2
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b2f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b2fa:	2b01      	cmp	r3, #1
 800b2fc:	d105      	bne.n	800b30a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	68db      	ldr	r3, [r3, #12]
 800b302:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f001 faf6 	bl	800c8fc <USB_CoreReset>
 800b310:	4603      	mov	r3, r0
 800b312:	73fb      	strb	r3, [r7, #15]
 800b314:	e01b      	b.n	800b34e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f001 faea 	bl	800c8fc <USB_CoreReset>
 800b328:	4603      	mov	r3, r0
 800b32a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b32c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b330:	2b00      	cmp	r3, #0
 800b332:	d106      	bne.n	800b342 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b338:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	639a      	str	r2, [r3, #56]	@ 0x38
 800b340:	e005      	b.n	800b34e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b346:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b34e:	7fbb      	ldrb	r3, [r7, #30]
 800b350:	2b01      	cmp	r3, #1
 800b352:	d116      	bne.n	800b382 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b358:	b29a      	uxth	r2, r3
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b362:	4b0d      	ldr	r3, [pc, #52]	@ (800b398 <USB_CoreInit+0xe0>)
 800b364:	4313      	orrs	r3, r2
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	f043 0206 	orr.w	r2, r3, #6
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	689b      	ldr	r3, [r3, #8]
 800b37a:	f043 0220 	orr.w	r2, r3, #32
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b382:	7bfb      	ldrb	r3, [r7, #15]
}
 800b384:	4618      	mov	r0, r3
 800b386:	3710      	adds	r7, #16
 800b388:	46bd      	mov	sp, r7
 800b38a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b38e:	b004      	add	sp, #16
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop
 800b394:	ffbdffbf 	.word	0xffbdffbf
 800b398:	03ee0000 	.word	0x03ee0000

0800b39c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b087      	sub	sp, #28
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	4613      	mov	r3, r2
 800b3a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b3aa:	79fb      	ldrb	r3, [r7, #7]
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	d165      	bne.n	800b47c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	4a41      	ldr	r2, [pc, #260]	@ (800b4b8 <USB_SetTurnaroundTime+0x11c>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d906      	bls.n	800b3c6 <USB_SetTurnaroundTime+0x2a>
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	4a40      	ldr	r2, [pc, #256]	@ (800b4bc <USB_SetTurnaroundTime+0x120>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d202      	bcs.n	800b3c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b3c0:	230f      	movs	r3, #15
 800b3c2:	617b      	str	r3, [r7, #20]
 800b3c4:	e062      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	4a3c      	ldr	r2, [pc, #240]	@ (800b4bc <USB_SetTurnaroundTime+0x120>)
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d306      	bcc.n	800b3dc <USB_SetTurnaroundTime+0x40>
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	4a3b      	ldr	r2, [pc, #236]	@ (800b4c0 <USB_SetTurnaroundTime+0x124>)
 800b3d2:	4293      	cmp	r3, r2
 800b3d4:	d202      	bcs.n	800b3dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b3d6:	230e      	movs	r3, #14
 800b3d8:	617b      	str	r3, [r7, #20]
 800b3da:	e057      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	4a38      	ldr	r2, [pc, #224]	@ (800b4c0 <USB_SetTurnaroundTime+0x124>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d306      	bcc.n	800b3f2 <USB_SetTurnaroundTime+0x56>
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	4a37      	ldr	r2, [pc, #220]	@ (800b4c4 <USB_SetTurnaroundTime+0x128>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d202      	bcs.n	800b3f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b3ec:	230d      	movs	r3, #13
 800b3ee:	617b      	str	r3, [r7, #20]
 800b3f0:	e04c      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	4a33      	ldr	r2, [pc, #204]	@ (800b4c4 <USB_SetTurnaroundTime+0x128>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d306      	bcc.n	800b408 <USB_SetTurnaroundTime+0x6c>
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	4a32      	ldr	r2, [pc, #200]	@ (800b4c8 <USB_SetTurnaroundTime+0x12c>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d802      	bhi.n	800b408 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b402:	230c      	movs	r3, #12
 800b404:	617b      	str	r3, [r7, #20]
 800b406:	e041      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	4a2f      	ldr	r2, [pc, #188]	@ (800b4c8 <USB_SetTurnaroundTime+0x12c>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d906      	bls.n	800b41e <USB_SetTurnaroundTime+0x82>
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	4a2e      	ldr	r2, [pc, #184]	@ (800b4cc <USB_SetTurnaroundTime+0x130>)
 800b414:	4293      	cmp	r3, r2
 800b416:	d802      	bhi.n	800b41e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b418:	230b      	movs	r3, #11
 800b41a:	617b      	str	r3, [r7, #20]
 800b41c:	e036      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	4a2a      	ldr	r2, [pc, #168]	@ (800b4cc <USB_SetTurnaroundTime+0x130>)
 800b422:	4293      	cmp	r3, r2
 800b424:	d906      	bls.n	800b434 <USB_SetTurnaroundTime+0x98>
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	4a29      	ldr	r2, [pc, #164]	@ (800b4d0 <USB_SetTurnaroundTime+0x134>)
 800b42a:	4293      	cmp	r3, r2
 800b42c:	d802      	bhi.n	800b434 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b42e:	230a      	movs	r3, #10
 800b430:	617b      	str	r3, [r7, #20]
 800b432:	e02b      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	4a26      	ldr	r2, [pc, #152]	@ (800b4d0 <USB_SetTurnaroundTime+0x134>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d906      	bls.n	800b44a <USB_SetTurnaroundTime+0xae>
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	4a25      	ldr	r2, [pc, #148]	@ (800b4d4 <USB_SetTurnaroundTime+0x138>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d202      	bcs.n	800b44a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b444:	2309      	movs	r3, #9
 800b446:	617b      	str	r3, [r7, #20]
 800b448:	e020      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	4a21      	ldr	r2, [pc, #132]	@ (800b4d4 <USB_SetTurnaroundTime+0x138>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d306      	bcc.n	800b460 <USB_SetTurnaroundTime+0xc4>
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	4a20      	ldr	r2, [pc, #128]	@ (800b4d8 <USB_SetTurnaroundTime+0x13c>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d802      	bhi.n	800b460 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b45a:	2308      	movs	r3, #8
 800b45c:	617b      	str	r3, [r7, #20]
 800b45e:	e015      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	4a1d      	ldr	r2, [pc, #116]	@ (800b4d8 <USB_SetTurnaroundTime+0x13c>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d906      	bls.n	800b476 <USB_SetTurnaroundTime+0xda>
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	4a1c      	ldr	r2, [pc, #112]	@ (800b4dc <USB_SetTurnaroundTime+0x140>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d202      	bcs.n	800b476 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b470:	2307      	movs	r3, #7
 800b472:	617b      	str	r3, [r7, #20]
 800b474:	e00a      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b476:	2306      	movs	r3, #6
 800b478:	617b      	str	r3, [r7, #20]
 800b47a:	e007      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b47c:	79fb      	ldrb	r3, [r7, #7]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d102      	bne.n	800b488 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b482:	2309      	movs	r3, #9
 800b484:	617b      	str	r3, [r7, #20]
 800b486:	e001      	b.n	800b48c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b488:	2309      	movs	r3, #9
 800b48a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	68da      	ldr	r2, [r3, #12]
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	029b      	lsls	r3, r3, #10
 800b4a0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b4a4:	431a      	orrs	r2, r3
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b4aa:	2300      	movs	r3, #0
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	371c      	adds	r7, #28
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b6:	4770      	bx	lr
 800b4b8:	00d8acbf 	.word	0x00d8acbf
 800b4bc:	00e4e1c0 	.word	0x00e4e1c0
 800b4c0:	00f42400 	.word	0x00f42400
 800b4c4:	01067380 	.word	0x01067380
 800b4c8:	011a499f 	.word	0x011a499f
 800b4cc:	01312cff 	.word	0x01312cff
 800b4d0:	014ca43f 	.word	0x014ca43f
 800b4d4:	016e3600 	.word	0x016e3600
 800b4d8:	01a6ab1f 	.word	0x01a6ab1f
 800b4dc:	01e84800 	.word	0x01e84800

0800b4e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	f043 0201 	orr.w	r2, r3, #1
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	370c      	adds	r7, #12
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr

0800b502 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b502:	b480      	push	{r7}
 800b504:	b083      	sub	sp, #12
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	f023 0201 	bic.w	r2, r3, #1
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b516:	2300      	movs	r3, #0
}
 800b518:	4618      	mov	r0, r3
 800b51a:	370c      	adds	r7, #12
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	460b      	mov	r3, r1
 800b52e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b530:	2300      	movs	r3, #0
 800b532:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b540:	78fb      	ldrb	r3, [r7, #3]
 800b542:	2b01      	cmp	r3, #1
 800b544:	d115      	bne.n	800b572 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b552:	200a      	movs	r0, #10
 800b554:	f7f6 fcc6 	bl	8001ee4 <HAL_Delay>
      ms += 10U;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	330a      	adds	r3, #10
 800b55c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f001 f93b 	bl	800c7da <USB_GetMode>
 800b564:	4603      	mov	r3, r0
 800b566:	2b01      	cmp	r3, #1
 800b568:	d01e      	beq.n	800b5a8 <USB_SetCurrentMode+0x84>
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2bc7      	cmp	r3, #199	@ 0xc7
 800b56e:	d9f0      	bls.n	800b552 <USB_SetCurrentMode+0x2e>
 800b570:	e01a      	b.n	800b5a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b572:	78fb      	ldrb	r3, [r7, #3]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d115      	bne.n	800b5a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	68db      	ldr	r3, [r3, #12]
 800b57c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b584:	200a      	movs	r0, #10
 800b586:	f7f6 fcad 	bl	8001ee4 <HAL_Delay>
      ms += 10U;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	330a      	adds	r3, #10
 800b58e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f001 f922 	bl	800c7da <USB_GetMode>
 800b596:	4603      	mov	r3, r0
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d005      	beq.n	800b5a8 <USB_SetCurrentMode+0x84>
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b5a0:	d9f0      	bls.n	800b584 <USB_SetCurrentMode+0x60>
 800b5a2:	e001      	b.n	800b5a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	e005      	b.n	800b5b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2bc8      	cmp	r3, #200	@ 0xc8
 800b5ac:	d101      	bne.n	800b5b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e000      	b.n	800b5b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b5bc:	b084      	sub	sp, #16
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b086      	sub	sp, #24
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
 800b5c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b5ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	613b      	str	r3, [r7, #16]
 800b5da:	e009      	b.n	800b5f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	3340      	adds	r3, #64	@ 0x40
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	4413      	add	r3, r2
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	613b      	str	r3, [r7, #16]
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	2b0e      	cmp	r3, #14
 800b5f4:	d9f2      	bls.n	800b5dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b5f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d11c      	bne.n	800b638 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b60c:	f043 0302 	orr.w	r3, r3, #2
 800b610:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b616:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	601a      	str	r2, [r3, #0]
 800b636:	e005      	b.n	800b644 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b63c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b64a:	461a      	mov	r2, r3
 800b64c:	2300      	movs	r3, #0
 800b64e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b650:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b654:	2b01      	cmp	r3, #1
 800b656:	d10d      	bne.n	800b674 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b658:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d104      	bne.n	800b66a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b660:	2100      	movs	r1, #0
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 f968 	bl	800b938 <USB_SetDevSpeed>
 800b668:	e008      	b.n	800b67c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b66a:	2101      	movs	r1, #1
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f000 f963 	bl	800b938 <USB_SetDevSpeed>
 800b672:	e003      	b.n	800b67c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b674:	2103      	movs	r1, #3
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	f000 f95e 	bl	800b938 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b67c:	2110      	movs	r1, #16
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 f8fa 	bl	800b878 <USB_FlushTxFifo>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d001      	beq.n	800b68e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800b68a:	2301      	movs	r3, #1
 800b68c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 f924 	bl	800b8dc <USB_FlushRxFifo>
 800b694:	4603      	mov	r3, r0
 800b696:	2b00      	cmp	r3, #0
 800b698:	d001      	beq.n	800b69e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6b0:	461a      	mov	r2, r3
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6bc:	461a      	mov	r2, r3
 800b6be:	2300      	movs	r3, #0
 800b6c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	613b      	str	r3, [r7, #16]
 800b6c6:	e043      	b.n	800b750 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	015a      	lsls	r2, r3, #5
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	4413      	add	r3, r2
 800b6d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b6da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b6de:	d118      	bne.n	800b712 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10a      	bne.n	800b6fc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	015a      	lsls	r2, r3, #5
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b6f8:	6013      	str	r3, [r2, #0]
 800b6fa:	e013      	b.n	800b724 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	015a      	lsls	r2, r3, #5
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	4413      	add	r3, r2
 800b704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b708:	461a      	mov	r2, r3
 800b70a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b70e:	6013      	str	r3, [r2, #0]
 800b710:	e008      	b.n	800b724 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	015a      	lsls	r2, r3, #5
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	4413      	add	r3, r2
 800b71a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b71e:	461a      	mov	r2, r3
 800b720:	2300      	movs	r3, #0
 800b722:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	015a      	lsls	r2, r3, #5
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	4413      	add	r3, r2
 800b72c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b730:	461a      	mov	r2, r3
 800b732:	2300      	movs	r3, #0
 800b734:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	015a      	lsls	r2, r3, #5
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	4413      	add	r3, r2
 800b73e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b742:	461a      	mov	r2, r3
 800b744:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b748:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	3301      	adds	r3, #1
 800b74e:	613b      	str	r3, [r7, #16]
 800b750:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b754:	461a      	mov	r2, r3
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	4293      	cmp	r3, r2
 800b75a:	d3b5      	bcc.n	800b6c8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b75c:	2300      	movs	r3, #0
 800b75e:	613b      	str	r3, [r7, #16]
 800b760:	e043      	b.n	800b7ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	015a      	lsls	r2, r3, #5
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	4413      	add	r3, r2
 800b76a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b774:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b778:	d118      	bne.n	800b7ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d10a      	bne.n	800b796 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	015a      	lsls	r2, r3, #5
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	4413      	add	r3, r2
 800b788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b78c:	461a      	mov	r2, r3
 800b78e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b792:	6013      	str	r3, [r2, #0]
 800b794:	e013      	b.n	800b7be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	015a      	lsls	r2, r3, #5
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	4413      	add	r3, r2
 800b79e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b7a8:	6013      	str	r3, [r2, #0]
 800b7aa:	e008      	b.n	800b7be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	015a      	lsls	r2, r3, #5
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	4413      	add	r3, r2
 800b7b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b7be:	693b      	ldr	r3, [r7, #16]
 800b7c0:	015a      	lsls	r2, r3, #5
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	4413      	add	r3, r2
 800b7c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	015a      	lsls	r2, r3, #5
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	4413      	add	r3, r2
 800b7d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7dc:	461a      	mov	r2, r3
 800b7de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b7e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	3301      	adds	r3, #1
 800b7e8:	613b      	str	r3, [r7, #16]
 800b7ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d3b5      	bcc.n	800b762 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7fc:	691b      	ldr	r3, [r3, #16]
 800b7fe:	68fa      	ldr	r2, [r7, #12]
 800b800:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b808:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b816:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b818:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d105      	bne.n	800b82c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	699b      	ldr	r3, [r3, #24]
 800b824:	f043 0210 	orr.w	r2, r3, #16
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	699a      	ldr	r2, [r3, #24]
 800b830:	4b0f      	ldr	r3, [pc, #60]	@ (800b870 <USB_DevInit+0x2b4>)
 800b832:	4313      	orrs	r3, r2
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b838:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d005      	beq.n	800b84c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	699b      	ldr	r3, [r3, #24]
 800b844:	f043 0208 	orr.w	r2, r3, #8
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b84c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b850:	2b01      	cmp	r3, #1
 800b852:	d105      	bne.n	800b860 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	699a      	ldr	r2, [r3, #24]
 800b858:	4b06      	ldr	r3, [pc, #24]	@ (800b874 <USB_DevInit+0x2b8>)
 800b85a:	4313      	orrs	r3, r2
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b860:	7dfb      	ldrb	r3, [r7, #23]
}
 800b862:	4618      	mov	r0, r3
 800b864:	3718      	adds	r7, #24
 800b866:	46bd      	mov	sp, r7
 800b868:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b86c:	b004      	add	sp, #16
 800b86e:	4770      	bx	lr
 800b870:	803c3800 	.word	0x803c3800
 800b874:	40000004 	.word	0x40000004

0800b878 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b882:	2300      	movs	r3, #0
 800b884:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	3301      	adds	r3, #1
 800b88a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b892:	d901      	bls.n	800b898 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b894:	2303      	movs	r3, #3
 800b896:	e01b      	b.n	800b8d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	691b      	ldr	r3, [r3, #16]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	daf2      	bge.n	800b886 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	019b      	lsls	r3, r3, #6
 800b8a8:	f043 0220 	orr.w	r2, r3, #32
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b8bc:	d901      	bls.n	800b8c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b8be:	2303      	movs	r3, #3
 800b8c0:	e006      	b.n	800b8d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	691b      	ldr	r3, [r3, #16]
 800b8c6:	f003 0320 	and.w	r3, r3, #32
 800b8ca:	2b20      	cmp	r3, #32
 800b8cc:	d0f0      	beq.n	800b8b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b8ce:	2300      	movs	r3, #0
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr

0800b8dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b8f4:	d901      	bls.n	800b8fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b8f6:	2303      	movs	r3, #3
 800b8f8:	e018      	b.n	800b92c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	daf2      	bge.n	800b8e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b902:	2300      	movs	r3, #0
 800b904:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2210      	movs	r2, #16
 800b90a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	3301      	adds	r3, #1
 800b910:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b918:	d901      	bls.n	800b91e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b91a:	2303      	movs	r3, #3
 800b91c:	e006      	b.n	800b92c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	691b      	ldr	r3, [r3, #16]
 800b922:	f003 0310 	and.w	r3, r3, #16
 800b926:	2b10      	cmp	r3, #16
 800b928:	d0f0      	beq.n	800b90c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b92a:	2300      	movs	r3, #0
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	3714      	adds	r7, #20
 800b930:	46bd      	mov	sp, r7
 800b932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b936:	4770      	bx	lr

0800b938 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b938:	b480      	push	{r7}
 800b93a:	b085      	sub	sp, #20
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	460b      	mov	r3, r1
 800b942:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	78fb      	ldrb	r3, [r7, #3]
 800b952:	68f9      	ldr	r1, [r7, #12]
 800b954:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b958:	4313      	orrs	r3, r2
 800b95a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3714      	adds	r7, #20
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr

0800b96a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b96a:	b480      	push	{r7}
 800b96c:	b087      	sub	sp, #28
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	f003 0306 	and.w	r3, r3, #6
 800b982:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d102      	bne.n	800b990 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b98a:	2300      	movs	r3, #0
 800b98c:	75fb      	strb	r3, [r7, #23]
 800b98e:	e00a      	b.n	800b9a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	2b02      	cmp	r3, #2
 800b994:	d002      	beq.n	800b99c <USB_GetDevSpeed+0x32>
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	2b06      	cmp	r3, #6
 800b99a:	d102      	bne.n	800b9a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b99c:	2302      	movs	r3, #2
 800b99e:	75fb      	strb	r3, [r7, #23]
 800b9a0:	e001      	b.n	800b9a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b9a2:	230f      	movs	r3, #15
 800b9a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b9a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	371c      	adds	r7, #28
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr

0800b9b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b085      	sub	sp, #20
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
 800b9bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	785b      	ldrb	r3, [r3, #1]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d139      	bne.n	800ba44 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9d6:	69da      	ldr	r2, [r3, #28]
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	f003 030f 	and.w	r3, r3, #15
 800b9e0:	2101      	movs	r1, #1
 800b9e2:	fa01 f303 	lsl.w	r3, r1, r3
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	68f9      	ldr	r1, [r7, #12]
 800b9ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	015a      	lsls	r2, r3, #5
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d153      	bne.n	800bab0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	015a      	lsls	r2, r3, #5
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4413      	add	r3, r2
 800ba10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba14:	681a      	ldr	r2, [r3, #0]
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	791b      	ldrb	r3, [r3, #4]
 800ba22:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ba24:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	059b      	lsls	r3, r3, #22
 800ba2a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ba2c:	431a      	orrs	r2, r3
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	0159      	lsls	r1, r3, #5
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	440b      	add	r3, r1
 800ba36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	4b20      	ldr	r3, [pc, #128]	@ (800bac0 <USB_ActivateEndpoint+0x10c>)
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	600b      	str	r3, [r1, #0]
 800ba42:	e035      	b.n	800bab0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba4a:	69da      	ldr	r2, [r3, #28]
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	f003 030f 	and.w	r3, r3, #15
 800ba54:	2101      	movs	r1, #1
 800ba56:	fa01 f303 	lsl.w	r3, r1, r3
 800ba5a:	041b      	lsls	r3, r3, #16
 800ba5c:	68f9      	ldr	r1, [r7, #12]
 800ba5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ba62:	4313      	orrs	r3, r2
 800ba64:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d119      	bne.n	800bab0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	015a      	lsls	r2, r3, #5
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	4413      	add	r3, r2
 800ba84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	791b      	ldrb	r3, [r3, #4]
 800ba96:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ba98:	430b      	orrs	r3, r1
 800ba9a:	431a      	orrs	r2, r3
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	0159      	lsls	r1, r3, #5
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	440b      	add	r3, r1
 800baa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baa8:	4619      	mov	r1, r3
 800baaa:	4b05      	ldr	r3, [pc, #20]	@ (800bac0 <USB_ActivateEndpoint+0x10c>)
 800baac:	4313      	orrs	r3, r2
 800baae:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3714      	adds	r7, #20
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	10008000 	.word	0x10008000

0800bac4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	785b      	ldrb	r3, [r3, #1]
 800badc:	2b01      	cmp	r3, #1
 800bade:	d161      	bne.n	800bba4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	015a      	lsls	r2, r3, #5
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	4413      	add	r3, r2
 800bae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800baf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800baf6:	d11f      	bne.n	800bb38 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	015a      	lsls	r2, r3, #5
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	4413      	add	r3, r2
 800bb00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	68ba      	ldr	r2, [r7, #8]
 800bb08:	0151      	lsls	r1, r2, #5
 800bb0a:	68fa      	ldr	r2, [r7, #12]
 800bb0c:	440a      	add	r2, r1
 800bb0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bb16:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	015a      	lsls	r2, r3, #5
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	4413      	add	r3, r2
 800bb20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	0151      	lsls	r1, r2, #5
 800bb2a:	68fa      	ldr	r2, [r7, #12]
 800bb2c:	440a      	add	r2, r1
 800bb2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bb36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	f003 030f 	and.w	r3, r3, #15
 800bb48:	2101      	movs	r1, #1
 800bb4a:	fa01 f303 	lsl.w	r3, r1, r3
 800bb4e:	b29b      	uxth	r3, r3
 800bb50:	43db      	mvns	r3, r3
 800bb52:	68f9      	ldr	r1, [r7, #12]
 800bb54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bb58:	4013      	ands	r3, r2
 800bb5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb62:	69da      	ldr	r2, [r3, #28]
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	f003 030f 	and.w	r3, r3, #15
 800bb6c:	2101      	movs	r1, #1
 800bb6e:	fa01 f303 	lsl.w	r3, r1, r3
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	43db      	mvns	r3, r3
 800bb76:	68f9      	ldr	r1, [r7, #12]
 800bb78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bb7c:	4013      	ands	r3, r2
 800bb7e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	015a      	lsls	r2, r3, #5
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	4413      	add	r3, r2
 800bb88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	0159      	lsls	r1, r3, #5
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	440b      	add	r3, r1
 800bb96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	4b35      	ldr	r3, [pc, #212]	@ (800bc74 <USB_DeactivateEndpoint+0x1b0>)
 800bb9e:	4013      	ands	r3, r2
 800bba0:	600b      	str	r3, [r1, #0]
 800bba2:	e060      	b.n	800bc66 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	015a      	lsls	r2, r3, #5
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	4413      	add	r3, r2
 800bbac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bbb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bbba:	d11f      	bne.n	800bbfc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	015a      	lsls	r2, r3, #5
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	4413      	add	r3, r2
 800bbc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	68ba      	ldr	r2, [r7, #8]
 800bbcc:	0151      	lsls	r1, r2, #5
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	440a      	add	r2, r1
 800bbd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bbda:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	015a      	lsls	r2, r3, #5
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	4413      	add	r3, r2
 800bbe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	0151      	lsls	r1, r2, #5
 800bbee:	68fa      	ldr	r2, [r7, #12]
 800bbf0:	440a      	add	r2, r1
 800bbf2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbf6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bbfa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	f003 030f 	and.w	r3, r3, #15
 800bc0c:	2101      	movs	r1, #1
 800bc0e:	fa01 f303 	lsl.w	r3, r1, r3
 800bc12:	041b      	lsls	r3, r3, #16
 800bc14:	43db      	mvns	r3, r3
 800bc16:	68f9      	ldr	r1, [r7, #12]
 800bc18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bc1c:	4013      	ands	r3, r2
 800bc1e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc26:	69da      	ldr	r2, [r3, #28]
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	781b      	ldrb	r3, [r3, #0]
 800bc2c:	f003 030f 	and.w	r3, r3, #15
 800bc30:	2101      	movs	r1, #1
 800bc32:	fa01 f303 	lsl.w	r3, r1, r3
 800bc36:	041b      	lsls	r3, r3, #16
 800bc38:	43db      	mvns	r3, r3
 800bc3a:	68f9      	ldr	r1, [r7, #12]
 800bc3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bc40:	4013      	ands	r3, r2
 800bc42:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	015a      	lsls	r2, r3, #5
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc50:	681a      	ldr	r2, [r3, #0]
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	0159      	lsls	r1, r3, #5
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	440b      	add	r3, r1
 800bc5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc5e:	4619      	mov	r1, r3
 800bc60:	4b05      	ldr	r3, [pc, #20]	@ (800bc78 <USB_DeactivateEndpoint+0x1b4>)
 800bc62:	4013      	ands	r3, r2
 800bc64:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800bc66:	2300      	movs	r3, #0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3714      	adds	r7, #20
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr
 800bc74:	ec337800 	.word	0xec337800
 800bc78:	eff37800 	.word	0xeff37800

0800bc7c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b08a      	sub	sp, #40	@ 0x28
 800bc80:	af02      	add	r7, sp, #8
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	4613      	mov	r3, r2
 800bc88:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	785b      	ldrb	r3, [r3, #1]
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	f040 8181 	bne.w	800bfa0 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	691b      	ldr	r3, [r3, #16]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d132      	bne.n	800bd0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	015a      	lsls	r2, r3, #5
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	4413      	add	r3, r2
 800bcae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcb2:	691a      	ldr	r2, [r3, #16]
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	0159      	lsls	r1, r3, #5
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	440b      	add	r3, r1
 800bcbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4ba5      	ldr	r3, [pc, #660]	@ (800bf58 <USB_EPStartXfer+0x2dc>)
 800bcc4:	4013      	ands	r3, r2
 800bcc6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bcc8:	69bb      	ldr	r3, [r7, #24]
 800bcca:	015a      	lsls	r2, r3, #5
 800bccc:	69fb      	ldr	r3, [r7, #28]
 800bcce:	4413      	add	r3, r2
 800bcd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcd4:	691b      	ldr	r3, [r3, #16]
 800bcd6:	69ba      	ldr	r2, [r7, #24]
 800bcd8:	0151      	lsls	r1, r2, #5
 800bcda:	69fa      	ldr	r2, [r7, #28]
 800bcdc:	440a      	add	r2, r1
 800bcde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bce2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bce6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bce8:	69bb      	ldr	r3, [r7, #24]
 800bcea:	015a      	lsls	r2, r3, #5
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcf4:	691a      	ldr	r2, [r3, #16]
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	0159      	lsls	r1, r3, #5
 800bcfa:	69fb      	ldr	r3, [r7, #28]
 800bcfc:	440b      	add	r3, r1
 800bcfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd02:	4619      	mov	r1, r3
 800bd04:	4b95      	ldr	r3, [pc, #596]	@ (800bf5c <USB_EPStartXfer+0x2e0>)
 800bd06:	4013      	ands	r3, r2
 800bd08:	610b      	str	r3, [r1, #16]
 800bd0a:	e092      	b.n	800be32 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd0c:	69bb      	ldr	r3, [r7, #24]
 800bd0e:	015a      	lsls	r2, r3, #5
 800bd10:	69fb      	ldr	r3, [r7, #28]
 800bd12:	4413      	add	r3, r2
 800bd14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd18:	691a      	ldr	r2, [r3, #16]
 800bd1a:	69bb      	ldr	r3, [r7, #24]
 800bd1c:	0159      	lsls	r1, r3, #5
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	440b      	add	r3, r1
 800bd22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd26:	4619      	mov	r1, r3
 800bd28:	4b8c      	ldr	r3, [pc, #560]	@ (800bf5c <USB_EPStartXfer+0x2e0>)
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd2e:	69bb      	ldr	r3, [r7, #24]
 800bd30:	015a      	lsls	r2, r3, #5
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	4413      	add	r3, r2
 800bd36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd3a:	691a      	ldr	r2, [r3, #16]
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	0159      	lsls	r1, r3, #5
 800bd40:	69fb      	ldr	r3, [r7, #28]
 800bd42:	440b      	add	r3, r1
 800bd44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd48:	4619      	mov	r1, r3
 800bd4a:	4b83      	ldr	r3, [pc, #524]	@ (800bf58 <USB_EPStartXfer+0x2dc>)
 800bd4c:	4013      	ands	r3, r2
 800bd4e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d11a      	bne.n	800bd8c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	691a      	ldr	r2, [r3, #16]
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	d903      	bls.n	800bd6a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	689a      	ldr	r2, [r3, #8]
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd6a:	69bb      	ldr	r3, [r7, #24]
 800bd6c:	015a      	lsls	r2, r3, #5
 800bd6e:	69fb      	ldr	r3, [r7, #28]
 800bd70:	4413      	add	r3, r2
 800bd72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd76:	691b      	ldr	r3, [r3, #16]
 800bd78:	69ba      	ldr	r2, [r7, #24]
 800bd7a:	0151      	lsls	r1, r2, #5
 800bd7c:	69fa      	ldr	r2, [r7, #28]
 800bd7e:	440a      	add	r2, r1
 800bd80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bd88:	6113      	str	r3, [r2, #16]
 800bd8a:	e01b      	b.n	800bdc4 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bd8c:	69bb      	ldr	r3, [r7, #24]
 800bd8e:	015a      	lsls	r2, r3, #5
 800bd90:	69fb      	ldr	r3, [r7, #28]
 800bd92:	4413      	add	r3, r2
 800bd94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd98:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	6919      	ldr	r1, [r3, #16]
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	689b      	ldr	r3, [r3, #8]
 800bda2:	440b      	add	r3, r1
 800bda4:	1e59      	subs	r1, r3, #1
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	fbb1 f3f3 	udiv	r3, r1, r3
 800bdae:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bdb0:	4b6b      	ldr	r3, [pc, #428]	@ (800bf60 <USB_EPStartXfer+0x2e4>)
 800bdb2:	400b      	ands	r3, r1
 800bdb4:	69b9      	ldr	r1, [r7, #24]
 800bdb6:	0148      	lsls	r0, r1, #5
 800bdb8:	69f9      	ldr	r1, [r7, #28]
 800bdba:	4401      	add	r1, r0
 800bdbc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bdc0:	4313      	orrs	r3, r2
 800bdc2:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	69fb      	ldr	r3, [r7, #28]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdd0:	691a      	ldr	r2, [r3, #16]
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	691b      	ldr	r3, [r3, #16]
 800bdd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdda:	69b9      	ldr	r1, [r7, #24]
 800bddc:	0148      	lsls	r0, r1, #5
 800bdde:	69f9      	ldr	r1, [r7, #28]
 800bde0:	4401      	add	r1, r0
 800bde2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bde6:	4313      	orrs	r3, r2
 800bde8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	791b      	ldrb	r3, [r3, #4]
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d11f      	bne.n	800be32 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	015a      	lsls	r2, r3, #5
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	4413      	add	r3, r2
 800bdfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdfe:	691b      	ldr	r3, [r3, #16]
 800be00:	69ba      	ldr	r2, [r7, #24]
 800be02:	0151      	lsls	r1, r2, #5
 800be04:	69fa      	ldr	r2, [r7, #28]
 800be06:	440a      	add	r2, r1
 800be08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be0c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800be10:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800be12:	69bb      	ldr	r3, [r7, #24]
 800be14:	015a      	lsls	r2, r3, #5
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	4413      	add	r3, r2
 800be1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be1e:	691b      	ldr	r3, [r3, #16]
 800be20:	69ba      	ldr	r2, [r7, #24]
 800be22:	0151      	lsls	r1, r2, #5
 800be24:	69fa      	ldr	r2, [r7, #28]
 800be26:	440a      	add	r2, r1
 800be28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800be30:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800be32:	79fb      	ldrb	r3, [r7, #7]
 800be34:	2b01      	cmp	r3, #1
 800be36:	d14b      	bne.n	800bed0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d009      	beq.n	800be54 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800be40:	69bb      	ldr	r3, [r7, #24]
 800be42:	015a      	lsls	r2, r3, #5
 800be44:	69fb      	ldr	r3, [r7, #28]
 800be46:	4413      	add	r3, r2
 800be48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be4c:	461a      	mov	r2, r3
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	69db      	ldr	r3, [r3, #28]
 800be52:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	791b      	ldrb	r3, [r3, #4]
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d128      	bne.n	800beae <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800be5c:	69fb      	ldr	r3, [r7, #28]
 800be5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be62:	689b      	ldr	r3, [r3, #8]
 800be64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d110      	bne.n	800be8e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	015a      	lsls	r2, r3, #5
 800be70:	69fb      	ldr	r3, [r7, #28]
 800be72:	4413      	add	r3, r2
 800be74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	69ba      	ldr	r2, [r7, #24]
 800be7c:	0151      	lsls	r1, r2, #5
 800be7e:	69fa      	ldr	r2, [r7, #28]
 800be80:	440a      	add	r2, r1
 800be82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be86:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800be8a:	6013      	str	r3, [r2, #0]
 800be8c:	e00f      	b.n	800beae <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800be8e:	69bb      	ldr	r3, [r7, #24]
 800be90:	015a      	lsls	r2, r3, #5
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	4413      	add	r3, r2
 800be96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	69ba      	ldr	r2, [r7, #24]
 800be9e:	0151      	lsls	r1, r2, #5
 800bea0:	69fa      	ldr	r2, [r7, #28]
 800bea2:	440a      	add	r2, r1
 800bea4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800beac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800beae:	69bb      	ldr	r3, [r7, #24]
 800beb0:	015a      	lsls	r2, r3, #5
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	4413      	add	r3, r2
 800beb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	69ba      	ldr	r2, [r7, #24]
 800bebe:	0151      	lsls	r1, r2, #5
 800bec0:	69fa      	ldr	r2, [r7, #28]
 800bec2:	440a      	add	r2, r1
 800bec4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bec8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800becc:	6013      	str	r3, [r2, #0]
 800bece:	e16a      	b.n	800c1a6 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bed0:	69bb      	ldr	r3, [r7, #24]
 800bed2:	015a      	lsls	r2, r3, #5
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	4413      	add	r3, r2
 800bed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	69ba      	ldr	r2, [r7, #24]
 800bee0:	0151      	lsls	r1, r2, #5
 800bee2:	69fa      	ldr	r2, [r7, #28]
 800bee4:	440a      	add	r2, r1
 800bee6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800beea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800beee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	791b      	ldrb	r3, [r3, #4]
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d015      	beq.n	800bf24 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	691b      	ldr	r3, [r3, #16]
 800befc:	2b00      	cmp	r3, #0
 800befe:	f000 8152 	beq.w	800c1a6 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	f003 030f 	and.w	r3, r3, #15
 800bf12:	2101      	movs	r1, #1
 800bf14:	fa01 f303 	lsl.w	r3, r1, r3
 800bf18:	69f9      	ldr	r1, [r7, #28]
 800bf1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	634b      	str	r3, [r1, #52]	@ 0x34
 800bf22:	e140      	b.n	800c1a6 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d117      	bne.n	800bf64 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bf34:	69bb      	ldr	r3, [r7, #24]
 800bf36:	015a      	lsls	r2, r3, #5
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	69ba      	ldr	r2, [r7, #24]
 800bf44:	0151      	lsls	r1, r2, #5
 800bf46:	69fa      	ldr	r2, [r7, #28]
 800bf48:	440a      	add	r2, r1
 800bf4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf4e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bf52:	6013      	str	r3, [r2, #0]
 800bf54:	e016      	b.n	800bf84 <USB_EPStartXfer+0x308>
 800bf56:	bf00      	nop
 800bf58:	e007ffff 	.word	0xe007ffff
 800bf5c:	fff80000 	.word	0xfff80000
 800bf60:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bf64:	69bb      	ldr	r3, [r7, #24]
 800bf66:	015a      	lsls	r2, r3, #5
 800bf68:	69fb      	ldr	r3, [r7, #28]
 800bf6a:	4413      	add	r3, r2
 800bf6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	69ba      	ldr	r2, [r7, #24]
 800bf74:	0151      	lsls	r1, r2, #5
 800bf76:	69fa      	ldr	r2, [r7, #28]
 800bf78:	440a      	add	r2, r1
 800bf7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf82:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	68d9      	ldr	r1, [r3, #12]
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	781a      	ldrb	r2, [r3, #0]
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	691b      	ldr	r3, [r3, #16]
 800bf90:	b298      	uxth	r0, r3
 800bf92:	79fb      	ldrb	r3, [r7, #7]
 800bf94:	9300      	str	r3, [sp, #0]
 800bf96:	4603      	mov	r3, r0
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f000 f9b9 	bl	800c310 <USB_WritePacket>
 800bf9e:	e102      	b.n	800c1a6 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bfa0:	69bb      	ldr	r3, [r7, #24]
 800bfa2:	015a      	lsls	r2, r3, #5
 800bfa4:	69fb      	ldr	r3, [r7, #28]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfac:	691a      	ldr	r2, [r3, #16]
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	0159      	lsls	r1, r3, #5
 800bfb2:	69fb      	ldr	r3, [r7, #28]
 800bfb4:	440b      	add	r3, r1
 800bfb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfba:	4619      	mov	r1, r3
 800bfbc:	4b7c      	ldr	r3, [pc, #496]	@ (800c1b0 <USB_EPStartXfer+0x534>)
 800bfbe:	4013      	ands	r3, r2
 800bfc0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bfc2:	69bb      	ldr	r3, [r7, #24]
 800bfc4:	015a      	lsls	r2, r3, #5
 800bfc6:	69fb      	ldr	r3, [r7, #28]
 800bfc8:	4413      	add	r3, r2
 800bfca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfce:	691a      	ldr	r2, [r3, #16]
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	0159      	lsls	r1, r3, #5
 800bfd4:	69fb      	ldr	r3, [r7, #28]
 800bfd6:	440b      	add	r3, r1
 800bfd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfdc:	4619      	mov	r1, r3
 800bfde:	4b75      	ldr	r3, [pc, #468]	@ (800c1b4 <USB_EPStartXfer+0x538>)
 800bfe0:	4013      	ands	r3, r2
 800bfe2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800bfe4:	69bb      	ldr	r3, [r7, #24]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d12f      	bne.n	800c04a <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	691b      	ldr	r3, [r3, #16]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d003      	beq.n	800bffa <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	689a      	ldr	r2, [r3, #8]
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	689a      	ldr	r2, [r3, #8]
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c002:	69bb      	ldr	r3, [r7, #24]
 800c004:	015a      	lsls	r2, r3, #5
 800c006:	69fb      	ldr	r3, [r7, #28]
 800c008:	4413      	add	r3, r2
 800c00a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c00e:	691a      	ldr	r2, [r3, #16]
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	6a1b      	ldr	r3, [r3, #32]
 800c014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c018:	69b9      	ldr	r1, [r7, #24]
 800c01a:	0148      	lsls	r0, r1, #5
 800c01c:	69f9      	ldr	r1, [r7, #28]
 800c01e:	4401      	add	r1, r0
 800c020:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c024:	4313      	orrs	r3, r2
 800c026:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c028:	69bb      	ldr	r3, [r7, #24]
 800c02a:	015a      	lsls	r2, r3, #5
 800c02c:	69fb      	ldr	r3, [r7, #28]
 800c02e:	4413      	add	r3, r2
 800c030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c034:	691b      	ldr	r3, [r3, #16]
 800c036:	69ba      	ldr	r2, [r7, #24]
 800c038:	0151      	lsls	r1, r2, #5
 800c03a:	69fa      	ldr	r2, [r7, #28]
 800c03c:	440a      	add	r2, r1
 800c03e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c042:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c046:	6113      	str	r3, [r2, #16]
 800c048:	e05f      	b.n	800c10a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d123      	bne.n	800c09a <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c052:	69bb      	ldr	r3, [r7, #24]
 800c054:	015a      	lsls	r2, r3, #5
 800c056:	69fb      	ldr	r3, [r7, #28]
 800c058:	4413      	add	r3, r2
 800c05a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c05e:	691a      	ldr	r2, [r3, #16]
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c068:	69b9      	ldr	r1, [r7, #24]
 800c06a:	0148      	lsls	r0, r1, #5
 800c06c:	69f9      	ldr	r1, [r7, #28]
 800c06e:	4401      	add	r1, r0
 800c070:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c074:	4313      	orrs	r3, r2
 800c076:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	015a      	lsls	r2, r3, #5
 800c07c:	69fb      	ldr	r3, [r7, #28]
 800c07e:	4413      	add	r3, r2
 800c080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c084:	691b      	ldr	r3, [r3, #16]
 800c086:	69ba      	ldr	r2, [r7, #24]
 800c088:	0151      	lsls	r1, r2, #5
 800c08a:	69fa      	ldr	r2, [r7, #28]
 800c08c:	440a      	add	r2, r1
 800c08e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c092:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c096:	6113      	str	r3, [r2, #16]
 800c098:	e037      	b.n	800c10a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	691a      	ldr	r2, [r3, #16]
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	4413      	add	r3, r2
 800c0a4:	1e5a      	subs	r2, r3, #1
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	689b      	ldr	r3, [r3, #8]
 800c0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0ae:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	689b      	ldr	r3, [r3, #8]
 800c0b4:	8afa      	ldrh	r2, [r7, #22]
 800c0b6:	fb03 f202 	mul.w	r2, r3, r2
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c0be:	69bb      	ldr	r3, [r7, #24]
 800c0c0:	015a      	lsls	r2, r3, #5
 800c0c2:	69fb      	ldr	r3, [r7, #28]
 800c0c4:	4413      	add	r3, r2
 800c0c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0ca:	691a      	ldr	r2, [r3, #16]
 800c0cc:	8afb      	ldrh	r3, [r7, #22]
 800c0ce:	04d9      	lsls	r1, r3, #19
 800c0d0:	4b39      	ldr	r3, [pc, #228]	@ (800c1b8 <USB_EPStartXfer+0x53c>)
 800c0d2:	400b      	ands	r3, r1
 800c0d4:	69b9      	ldr	r1, [r7, #24]
 800c0d6:	0148      	lsls	r0, r1, #5
 800c0d8:	69f9      	ldr	r1, [r7, #28]
 800c0da:	4401      	add	r1, r0
 800c0dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	015a      	lsls	r2, r3, #5
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	4413      	add	r3, r2
 800c0ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0f0:	691a      	ldr	r2, [r3, #16]
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	6a1b      	ldr	r3, [r3, #32]
 800c0f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0fa:	69b9      	ldr	r1, [r7, #24]
 800c0fc:	0148      	lsls	r0, r1, #5
 800c0fe:	69f9      	ldr	r1, [r7, #28]
 800c100:	4401      	add	r1, r0
 800c102:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c106:	4313      	orrs	r3, r2
 800c108:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c10a:	79fb      	ldrb	r3, [r7, #7]
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d10d      	bne.n	800c12c <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	68db      	ldr	r3, [r3, #12]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d009      	beq.n	800c12c <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	68d9      	ldr	r1, [r3, #12]
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	015a      	lsls	r2, r3, #5
 800c120:	69fb      	ldr	r3, [r7, #28]
 800c122:	4413      	add	r3, r2
 800c124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c128:	460a      	mov	r2, r1
 800c12a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	791b      	ldrb	r3, [r3, #4]
 800c130:	2b01      	cmp	r3, #1
 800c132:	d128      	bne.n	800c186 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c13a:	689b      	ldr	r3, [r3, #8]
 800c13c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c140:	2b00      	cmp	r3, #0
 800c142:	d110      	bne.n	800c166 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c144:	69bb      	ldr	r3, [r7, #24]
 800c146:	015a      	lsls	r2, r3, #5
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	4413      	add	r3, r2
 800c14c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	69ba      	ldr	r2, [r7, #24]
 800c154:	0151      	lsls	r1, r2, #5
 800c156:	69fa      	ldr	r2, [r7, #28]
 800c158:	440a      	add	r2, r1
 800c15a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c15e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	e00f      	b.n	800c186 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	015a      	lsls	r2, r3, #5
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	4413      	add	r3, r2
 800c16e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	69ba      	ldr	r2, [r7, #24]
 800c176:	0151      	lsls	r1, r2, #5
 800c178:	69fa      	ldr	r2, [r7, #28]
 800c17a:	440a      	add	r2, r1
 800c17c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c184:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c186:	69bb      	ldr	r3, [r7, #24]
 800c188:	015a      	lsls	r2, r3, #5
 800c18a:	69fb      	ldr	r3, [r7, #28]
 800c18c:	4413      	add	r3, r2
 800c18e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	69ba      	ldr	r2, [r7, #24]
 800c196:	0151      	lsls	r1, r2, #5
 800c198:	69fa      	ldr	r2, [r7, #28]
 800c19a:	440a      	add	r2, r1
 800c19c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c1a0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c1a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3720      	adds	r7, #32
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	fff80000 	.word	0xfff80000
 800c1b4:	e007ffff 	.word	0xe007ffff
 800c1b8:	1ff80000 	.word	0x1ff80000

0800c1bc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b087      	sub	sp, #28
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	785b      	ldrb	r3, [r3, #1]
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d14a      	bne.n	800c270 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	781b      	ldrb	r3, [r3, #0]
 800c1de:	015a      	lsls	r2, r3, #5
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	4413      	add	r3, r2
 800c1e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c1ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c1f2:	f040 8086 	bne.w	800c302 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	015a      	lsls	r2, r3, #5
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	4413      	add	r3, r2
 800c200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	683a      	ldr	r2, [r7, #0]
 800c208:	7812      	ldrb	r2, [r2, #0]
 800c20a:	0151      	lsls	r1, r2, #5
 800c20c:	693a      	ldr	r2, [r7, #16]
 800c20e:	440a      	add	r2, r1
 800c210:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c214:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c218:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	015a      	lsls	r2, r3, #5
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	4413      	add	r3, r2
 800c224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	683a      	ldr	r2, [r7, #0]
 800c22c:	7812      	ldrb	r2, [r2, #0]
 800c22e:	0151      	lsls	r1, r2, #5
 800c230:	693a      	ldr	r2, [r7, #16]
 800c232:	440a      	add	r2, r1
 800c234:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c238:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c23c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	3301      	adds	r3, #1
 800c242:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d902      	bls.n	800c254 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c24e:	2301      	movs	r3, #1
 800c250:	75fb      	strb	r3, [r7, #23]
          break;
 800c252:	e056      	b.n	800c302 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	015a      	lsls	r2, r3, #5
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	4413      	add	r3, r2
 800c25e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c26c:	d0e7      	beq.n	800c23e <USB_EPStopXfer+0x82>
 800c26e:	e048      	b.n	800c302 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	015a      	lsls	r2, r3, #5
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	4413      	add	r3, r2
 800c27a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c284:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c288:	d13b      	bne.n	800c302 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	781b      	ldrb	r3, [r3, #0]
 800c28e:	015a      	lsls	r2, r3, #5
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	4413      	add	r3, r2
 800c294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	683a      	ldr	r2, [r7, #0]
 800c29c:	7812      	ldrb	r2, [r2, #0]
 800c29e:	0151      	lsls	r1, r2, #5
 800c2a0:	693a      	ldr	r2, [r7, #16]
 800c2a2:	440a      	add	r2, r1
 800c2a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c2ac:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	781b      	ldrb	r3, [r3, #0]
 800c2b2:	015a      	lsls	r2, r3, #5
 800c2b4:	693b      	ldr	r3, [r7, #16]
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	7812      	ldrb	r2, [r2, #0]
 800c2c2:	0151      	lsls	r1, r2, #5
 800c2c4:	693a      	ldr	r2, [r7, #16]
 800c2c6:	440a      	add	r2, r1
 800c2c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c2d0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d902      	bls.n	800c2e8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	75fb      	strb	r3, [r7, #23]
          break;
 800c2e6:	e00c      	b.n	800c302 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	781b      	ldrb	r3, [r3, #0]
 800c2ec:	015a      	lsls	r2, r3, #5
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	4413      	add	r3, r2
 800c2f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c2fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c300:	d0e7      	beq.n	800c2d2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c302:	7dfb      	ldrb	r3, [r7, #23]
}
 800c304:	4618      	mov	r0, r3
 800c306:	371c      	adds	r7, #28
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c310:	b480      	push	{r7}
 800c312:	b089      	sub	sp, #36	@ 0x24
 800c314:	af00      	add	r7, sp, #0
 800c316:	60f8      	str	r0, [r7, #12]
 800c318:	60b9      	str	r1, [r7, #8]
 800c31a:	4611      	mov	r1, r2
 800c31c:	461a      	mov	r2, r3
 800c31e:	460b      	mov	r3, r1
 800c320:	71fb      	strb	r3, [r7, #7]
 800c322:	4613      	mov	r3, r2
 800c324:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c32e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c332:	2b00      	cmp	r3, #0
 800c334:	d123      	bne.n	800c37e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c336:	88bb      	ldrh	r3, [r7, #4]
 800c338:	3303      	adds	r3, #3
 800c33a:	089b      	lsrs	r3, r3, #2
 800c33c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c33e:	2300      	movs	r3, #0
 800c340:	61bb      	str	r3, [r7, #24]
 800c342:	e018      	b.n	800c376 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c344:	79fb      	ldrb	r3, [r7, #7]
 800c346:	031a      	lsls	r2, r3, #12
 800c348:	697b      	ldr	r3, [r7, #20]
 800c34a:	4413      	add	r3, r2
 800c34c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c350:	461a      	mov	r2, r3
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	3301      	adds	r3, #1
 800c35c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c35e:	69fb      	ldr	r3, [r7, #28]
 800c360:	3301      	adds	r3, #1
 800c362:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	3301      	adds	r3, #1
 800c368:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	3301      	adds	r3, #1
 800c36e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c370:	69bb      	ldr	r3, [r7, #24]
 800c372:	3301      	adds	r3, #1
 800c374:	61bb      	str	r3, [r7, #24]
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d3e2      	bcc.n	800c344 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c37e:	2300      	movs	r3, #0
}
 800c380:	4618      	mov	r0, r3
 800c382:	3724      	adds	r7, #36	@ 0x24
 800c384:	46bd      	mov	sp, r7
 800c386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38a:	4770      	bx	lr

0800c38c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b08b      	sub	sp, #44	@ 0x2c
 800c390:	af00      	add	r7, sp, #0
 800c392:	60f8      	str	r0, [r7, #12]
 800c394:	60b9      	str	r1, [r7, #8]
 800c396:	4613      	mov	r3, r2
 800c398:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c3a2:	88fb      	ldrh	r3, [r7, #6]
 800c3a4:	089b      	lsrs	r3, r3, #2
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c3aa:	88fb      	ldrh	r3, [r7, #6]
 800c3ac:	f003 0303 	and.w	r3, r3, #3
 800c3b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	623b      	str	r3, [r7, #32]
 800c3b6:	e014      	b.n	800c3e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c3b8:	69bb      	ldr	r3, [r7, #24]
 800c3ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c2:	601a      	str	r2, [r3, #0]
    pDest++;
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d2:	3301      	adds	r3, #1
 800c3d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d8:	3301      	adds	r3, #1
 800c3da:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c3dc:	6a3b      	ldr	r3, [r7, #32]
 800c3de:	3301      	adds	r3, #1
 800c3e0:	623b      	str	r3, [r7, #32]
 800c3e2:	6a3a      	ldr	r2, [r7, #32]
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d3e6      	bcc.n	800c3b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c3ea:	8bfb      	ldrh	r3, [r7, #30]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d01e      	beq.n	800c42e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c3f4:	69bb      	ldr	r3, [r7, #24]
 800c3f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	f107 0310 	add.w	r3, r7, #16
 800c400:	6812      	ldr	r2, [r2, #0]
 800c402:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c404:	693a      	ldr	r2, [r7, #16]
 800c406:	6a3b      	ldr	r3, [r7, #32]
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	00db      	lsls	r3, r3, #3
 800c40c:	fa22 f303 	lsr.w	r3, r2, r3
 800c410:	b2da      	uxtb	r2, r3
 800c412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c414:	701a      	strb	r2, [r3, #0]
      i++;
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	3301      	adds	r3, #1
 800c41a:	623b      	str	r3, [r7, #32]
      pDest++;
 800c41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41e:	3301      	adds	r3, #1
 800c420:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c422:	8bfb      	ldrh	r3, [r7, #30]
 800c424:	3b01      	subs	r3, #1
 800c426:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c428:	8bfb      	ldrh	r3, [r7, #30]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d1ea      	bne.n	800c404 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c430:	4618      	mov	r0, r3
 800c432:	372c      	adds	r7, #44	@ 0x2c
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b085      	sub	sp, #20
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
 800c444:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	781b      	ldrb	r3, [r3, #0]
 800c44e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	785b      	ldrb	r3, [r3, #1]
 800c454:	2b01      	cmp	r3, #1
 800c456:	d12c      	bne.n	800c4b2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	015a      	lsls	r2, r3, #5
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	4413      	add	r3, r2
 800c460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	2b00      	cmp	r3, #0
 800c468:	db12      	blt.n	800c490 <USB_EPSetStall+0x54>
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d00f      	beq.n	800c490 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	015a      	lsls	r2, r3, #5
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	4413      	add	r3, r2
 800c478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	68ba      	ldr	r2, [r7, #8]
 800c480:	0151      	lsls	r1, r2, #5
 800c482:	68fa      	ldr	r2, [r7, #12]
 800c484:	440a      	add	r2, r1
 800c486:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c48a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c48e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	015a      	lsls	r2, r3, #5
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	4413      	add	r3, r2
 800c498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	68ba      	ldr	r2, [r7, #8]
 800c4a0:	0151      	lsls	r1, r2, #5
 800c4a2:	68fa      	ldr	r2, [r7, #12]
 800c4a4:	440a      	add	r2, r1
 800c4a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c4ae:	6013      	str	r3, [r2, #0]
 800c4b0:	e02b      	b.n	800c50a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	015a      	lsls	r2, r3, #5
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	4413      	add	r3, r2
 800c4ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	db12      	blt.n	800c4ea <USB_EPSetStall+0xae>
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d00f      	beq.n	800c4ea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	015a      	lsls	r2, r3, #5
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	68ba      	ldr	r2, [r7, #8]
 800c4da:	0151      	lsls	r1, r2, #5
 800c4dc:	68fa      	ldr	r2, [r7, #12]
 800c4de:	440a      	add	r2, r1
 800c4e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c4e8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	015a      	lsls	r2, r3, #5
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	0151      	lsls	r1, r2, #5
 800c4fc:	68fa      	ldr	r2, [r7, #12]
 800c4fe:	440a      	add	r2, r1
 800c500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c504:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c508:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c50a:	2300      	movs	r3, #0
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3714      	adds	r7, #20
 800c510:	46bd      	mov	sp, r7
 800c512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c516:	4770      	bx	lr

0800c518 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c518:	b480      	push	{r7}
 800c51a:	b085      	sub	sp, #20
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	785b      	ldrb	r3, [r3, #1]
 800c530:	2b01      	cmp	r3, #1
 800c532:	d128      	bne.n	800c586 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	015a      	lsls	r2, r3, #5
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	4413      	add	r3, r2
 800c53c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	0151      	lsls	r1, r2, #5
 800c546:	68fa      	ldr	r2, [r7, #12]
 800c548:	440a      	add	r2, r1
 800c54a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c54e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c552:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	791b      	ldrb	r3, [r3, #4]
 800c558:	2b03      	cmp	r3, #3
 800c55a:	d003      	beq.n	800c564 <USB_EPClearStall+0x4c>
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	791b      	ldrb	r3, [r3, #4]
 800c560:	2b02      	cmp	r3, #2
 800c562:	d138      	bne.n	800c5d6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	015a      	lsls	r2, r3, #5
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	4413      	add	r3, r2
 800c56c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	0151      	lsls	r1, r2, #5
 800c576:	68fa      	ldr	r2, [r7, #12]
 800c578:	440a      	add	r2, r1
 800c57a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c57e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c582:	6013      	str	r3, [r2, #0]
 800c584:	e027      	b.n	800c5d6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	015a      	lsls	r2, r3, #5
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	4413      	add	r3, r2
 800c58e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	68ba      	ldr	r2, [r7, #8]
 800c596:	0151      	lsls	r1, r2, #5
 800c598:	68fa      	ldr	r2, [r7, #12]
 800c59a:	440a      	add	r2, r1
 800c59c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c5a0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c5a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	791b      	ldrb	r3, [r3, #4]
 800c5aa:	2b03      	cmp	r3, #3
 800c5ac:	d003      	beq.n	800c5b6 <USB_EPClearStall+0x9e>
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	791b      	ldrb	r3, [r3, #4]
 800c5b2:	2b02      	cmp	r3, #2
 800c5b4:	d10f      	bne.n	800c5d6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	015a      	lsls	r2, r3, #5
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	4413      	add	r3, r2
 800c5be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	68ba      	ldr	r2, [r7, #8]
 800c5c6:	0151      	lsls	r1, r2, #5
 800c5c8:	68fa      	ldr	r2, [r7, #12]
 800c5ca:	440a      	add	r2, r1
 800c5cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c5d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c5d4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c5d6:	2300      	movs	r3, #0
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3714      	adds	r7, #20
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b085      	sub	sp, #20
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	68fa      	ldr	r2, [r7, #12]
 800c5fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c602:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c606:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c60e:	681a      	ldr	r2, [r3, #0]
 800c610:	78fb      	ldrb	r3, [r7, #3]
 800c612:	011b      	lsls	r3, r3, #4
 800c614:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c618:	68f9      	ldr	r1, [r7, #12]
 800c61a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c61e:	4313      	orrs	r3, r2
 800c620:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c622:	2300      	movs	r3, #0
}
 800c624:	4618      	mov	r0, r3
 800c626:	3714      	adds	r7, #20
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c630:	b480      	push	{r7}
 800c632:	b085      	sub	sp, #20
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	68fa      	ldr	r2, [r7, #12]
 800c646:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c64a:	f023 0303 	bic.w	r3, r3, #3
 800c64e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c65e:	f023 0302 	bic.w	r3, r3, #2
 800c662:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c664:	2300      	movs	r3, #0
}
 800c666:	4618      	mov	r0, r3
 800c668:	3714      	adds	r7, #20
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr

0800c672 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c672:	b480      	push	{r7}
 800c674:	b085      	sub	sp, #20
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	68fa      	ldr	r2, [r7, #12]
 800c688:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c68c:	f023 0303 	bic.w	r3, r3, #3
 800c690:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	68fa      	ldr	r2, [r7, #12]
 800c69c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c6a0:	f043 0302 	orr.w	r3, r3, #2
 800c6a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c6a6:	2300      	movs	r3, #0
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	3714      	adds	r7, #20
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b085      	sub	sp, #20
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	695b      	ldr	r3, [r3, #20]
 800c6c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	699b      	ldr	r3, [r3, #24]
 800c6c6:	68fa      	ldr	r2, [r7, #12]
 800c6c8:	4013      	ands	r3, r2
 800c6ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3714      	adds	r7, #20
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr

0800c6da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c6da:	b480      	push	{r7}
 800c6dc:	b085      	sub	sp, #20
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6ec:	699b      	ldr	r3, [r3, #24]
 800c6ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6f6:	69db      	ldr	r3, [r3, #28]
 800c6f8:	68ba      	ldr	r2, [r7, #8]
 800c6fa:	4013      	ands	r3, r2
 800c6fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	0c1b      	lsrs	r3, r3, #16
}
 800c702:	4618      	mov	r0, r3
 800c704:	3714      	adds	r7, #20
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr

0800c70e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c70e:	b480      	push	{r7}
 800c710:	b085      	sub	sp, #20
 800c712:	af00      	add	r7, sp, #0
 800c714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c720:	699b      	ldr	r3, [r3, #24]
 800c722:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c72a:	69db      	ldr	r3, [r3, #28]
 800c72c:	68ba      	ldr	r2, [r7, #8]
 800c72e:	4013      	ands	r3, r2
 800c730:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	b29b      	uxth	r3, r3
}
 800c736:	4618      	mov	r0, r3
 800c738:	3714      	adds	r7, #20
 800c73a:	46bd      	mov	sp, r7
 800c73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c740:	4770      	bx	lr

0800c742 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c742:	b480      	push	{r7}
 800c744:	b085      	sub	sp, #20
 800c746:	af00      	add	r7, sp, #0
 800c748:	6078      	str	r0, [r7, #4]
 800c74a:	460b      	mov	r3, r1
 800c74c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c752:	78fb      	ldrb	r3, [r7, #3]
 800c754:	015a      	lsls	r2, r3, #5
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	4413      	add	r3, r2
 800c75a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c75e:	689b      	ldr	r3, [r3, #8]
 800c760:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c768:	695b      	ldr	r3, [r3, #20]
 800c76a:	68ba      	ldr	r2, [r7, #8]
 800c76c:	4013      	ands	r3, r2
 800c76e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c770:	68bb      	ldr	r3, [r7, #8]
}
 800c772:	4618      	mov	r0, r3
 800c774:	3714      	adds	r7, #20
 800c776:	46bd      	mov	sp, r7
 800c778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77c:	4770      	bx	lr

0800c77e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c77e:	b480      	push	{r7}
 800c780:	b087      	sub	sp, #28
 800c782:	af00      	add	r7, sp, #0
 800c784:	6078      	str	r0, [r7, #4]
 800c786:	460b      	mov	r3, r1
 800c788:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c794:	691b      	ldr	r3, [r3, #16]
 800c796:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c79e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c7a2:	78fb      	ldrb	r3, [r7, #3]
 800c7a4:	f003 030f 	and.w	r3, r3, #15
 800c7a8:	68fa      	ldr	r2, [r7, #12]
 800c7aa:	fa22 f303 	lsr.w	r3, r2, r3
 800c7ae:	01db      	lsls	r3, r3, #7
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	693a      	ldr	r2, [r7, #16]
 800c7b4:	4313      	orrs	r3, r2
 800c7b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c7b8:	78fb      	ldrb	r3, [r7, #3]
 800c7ba:	015a      	lsls	r2, r3, #5
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	4413      	add	r3, r2
 800c7c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	693a      	ldr	r2, [r7, #16]
 800c7c8:	4013      	ands	r3, r2
 800c7ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c7cc:	68bb      	ldr	r3, [r7, #8]
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	371c      	adds	r7, #28
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr

0800c7da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c7da:	b480      	push	{r7}
 800c7dc:	b083      	sub	sp, #12
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	695b      	ldr	r3, [r3, #20]
 800c7e6:	f003 0301 	and.w	r3, r3, #1
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	370c      	adds	r7, #12
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f4:	4770      	bx	lr
	...

0800c7f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b085      	sub	sp, #20
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c80a:	681a      	ldr	r2, [r3, #0]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c812:	4619      	mov	r1, r3
 800c814:	4b09      	ldr	r3, [pc, #36]	@ (800c83c <USB_ActivateSetup+0x44>)
 800c816:	4013      	ands	r3, r2
 800c818:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c820:	685b      	ldr	r3, [r3, #4]
 800c822:	68fa      	ldr	r2, [r7, #12]
 800c824:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c82c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c82e:	2300      	movs	r3, #0
}
 800c830:	4618      	mov	r0, r3
 800c832:	3714      	adds	r7, #20
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr
 800c83c:	fffff800 	.word	0xfffff800

0800c840 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c840:	b480      	push	{r7}
 800c842:	b087      	sub	sp, #28
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	460b      	mov	r3, r1
 800c84a:	607a      	str	r2, [r7, #4]
 800c84c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	333c      	adds	r3, #60	@ 0x3c
 800c856:	3304      	adds	r3, #4
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	4a26      	ldr	r2, [pc, #152]	@ (800c8f8 <USB_EP0_OutStart+0xb8>)
 800c860:	4293      	cmp	r3, r2
 800c862:	d90a      	bls.n	800c87a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c874:	d101      	bne.n	800c87a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c876:	2300      	movs	r3, #0
 800c878:	e037      	b.n	800c8ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c880:	461a      	mov	r2, r3
 800c882:	2300      	movs	r3, #0
 800c884:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c88c:	691b      	ldr	r3, [r3, #16]
 800c88e:	697a      	ldr	r2, [r7, #20]
 800c890:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c894:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c898:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8a0:	691b      	ldr	r3, [r3, #16]
 800c8a2:	697a      	ldr	r2, [r7, #20]
 800c8a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8a8:	f043 0318 	orr.w	r3, r3, #24
 800c8ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8b4:	691b      	ldr	r3, [r3, #16]
 800c8b6:	697a      	ldr	r2, [r7, #20]
 800c8b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8bc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c8c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c8c2:	7afb      	ldrb	r3, [r7, #11]
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d10f      	bne.n	800c8e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	697a      	ldr	r2, [r7, #20]
 800c8de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8e2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c8e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c8e8:	2300      	movs	r3, #0
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	371c      	adds	r7, #28
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr
 800c8f6:	bf00      	nop
 800c8f8:	4f54300a 	.word	0x4f54300a

0800c8fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	b085      	sub	sp, #20
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c904:	2300      	movs	r3, #0
 800c906:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	3301      	adds	r3, #1
 800c90c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c914:	d901      	bls.n	800c91a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c916:	2303      	movs	r3, #3
 800c918:	e01b      	b.n	800c952 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	691b      	ldr	r3, [r3, #16]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	daf2      	bge.n	800c908 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c922:	2300      	movs	r3, #0
 800c924:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	691b      	ldr	r3, [r3, #16]
 800c92a:	f043 0201 	orr.w	r2, r3, #1
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	3301      	adds	r3, #1
 800c936:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c93e:	d901      	bls.n	800c944 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c940:	2303      	movs	r3, #3
 800c942:	e006      	b.n	800c952 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	691b      	ldr	r3, [r3, #16]
 800c948:	f003 0301 	and.w	r3, r3, #1
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d0f0      	beq.n	800c932 <USB_CoreReset+0x36>

  return HAL_OK;
 800c950:	2300      	movs	r3, #0
}
 800c952:	4618      	mov	r0, r3
 800c954:	3714      	adds	r7, #20
 800c956:	46bd      	mov	sp, r7
 800c958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95c:	4770      	bx	lr
	...

0800c960 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b084      	sub	sp, #16
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	460b      	mov	r3, r1
 800c96a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c96c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c970:	f002 fcfe 	bl	800f370 <USBD_static_malloc>
 800c974:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d109      	bne.n	800c990 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	32b0      	adds	r2, #176	@ 0xb0
 800c986:	2100      	movs	r1, #0
 800c988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c98c:	2302      	movs	r3, #2
 800c98e:	e0d4      	b.n	800cb3a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c990:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c994:	2100      	movs	r1, #0
 800c996:	68f8      	ldr	r0, [r7, #12]
 800c998:	f003 fa8b 	bl	800feb2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	32b0      	adds	r2, #176	@ 0xb0
 800c9a6:	68f9      	ldr	r1, [r7, #12]
 800c9a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	32b0      	adds	r2, #176	@ 0xb0
 800c9b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	7c1b      	ldrb	r3, [r3, #16]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d138      	bne.n	800ca3a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c9c8:	4b5e      	ldr	r3, [pc, #376]	@ (800cb44 <USBD_CDC_Init+0x1e4>)
 800c9ca:	7819      	ldrb	r1, [r3, #0]
 800c9cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9d0:	2202      	movs	r2, #2
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f002 fba9 	bl	800f12a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c9d8:	4b5a      	ldr	r3, [pc, #360]	@ (800cb44 <USBD_CDC_Init+0x1e4>)
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	f003 020f 	and.w	r2, r3, #15
 800c9e0:	6879      	ldr	r1, [r7, #4]
 800c9e2:	4613      	mov	r3, r2
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	4413      	add	r3, r2
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	440b      	add	r3, r1
 800c9ec:	3324      	adds	r3, #36	@ 0x24
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c9f2:	4b55      	ldr	r3, [pc, #340]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800c9f4:	7819      	ldrb	r1, [r3, #0]
 800c9f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9fa:	2202      	movs	r2, #2
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f002 fb94 	bl	800f12a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ca02:	4b51      	ldr	r3, [pc, #324]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	f003 020f 	and.w	r2, r3, #15
 800ca0a:	6879      	ldr	r1, [r7, #4]
 800ca0c:	4613      	mov	r3, r2
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	4413      	add	r3, r2
 800ca12:	009b      	lsls	r3, r3, #2
 800ca14:	440b      	add	r3, r1
 800ca16:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ca1e:	4b4b      	ldr	r3, [pc, #300]	@ (800cb4c <USBD_CDC_Init+0x1ec>)
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	f003 020f 	and.w	r2, r3, #15
 800ca26:	6879      	ldr	r1, [r7, #4]
 800ca28:	4613      	mov	r3, r2
 800ca2a:	009b      	lsls	r3, r3, #2
 800ca2c:	4413      	add	r3, r2
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	440b      	add	r3, r1
 800ca32:	3326      	adds	r3, #38	@ 0x26
 800ca34:	2210      	movs	r2, #16
 800ca36:	801a      	strh	r2, [r3, #0]
 800ca38:	e035      	b.n	800caa6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ca3a:	4b42      	ldr	r3, [pc, #264]	@ (800cb44 <USBD_CDC_Init+0x1e4>)
 800ca3c:	7819      	ldrb	r1, [r3, #0]
 800ca3e:	2340      	movs	r3, #64	@ 0x40
 800ca40:	2202      	movs	r2, #2
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f002 fb71 	bl	800f12a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ca48:	4b3e      	ldr	r3, [pc, #248]	@ (800cb44 <USBD_CDC_Init+0x1e4>)
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	f003 020f 	and.w	r2, r3, #15
 800ca50:	6879      	ldr	r1, [r7, #4]
 800ca52:	4613      	mov	r3, r2
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	440b      	add	r3, r1
 800ca5c:	3324      	adds	r3, #36	@ 0x24
 800ca5e:	2201      	movs	r2, #1
 800ca60:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ca62:	4b39      	ldr	r3, [pc, #228]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800ca64:	7819      	ldrb	r1, [r3, #0]
 800ca66:	2340      	movs	r3, #64	@ 0x40
 800ca68:	2202      	movs	r2, #2
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f002 fb5d 	bl	800f12a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ca70:	4b35      	ldr	r3, [pc, #212]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	f003 020f 	and.w	r2, r3, #15
 800ca78:	6879      	ldr	r1, [r7, #4]
 800ca7a:	4613      	mov	r3, r2
 800ca7c:	009b      	lsls	r3, r3, #2
 800ca7e:	4413      	add	r3, r2
 800ca80:	009b      	lsls	r3, r3, #2
 800ca82:	440b      	add	r3, r1
 800ca84:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ca88:	2201      	movs	r2, #1
 800ca8a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ca8c:	4b2f      	ldr	r3, [pc, #188]	@ (800cb4c <USBD_CDC_Init+0x1ec>)
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	f003 020f 	and.w	r2, r3, #15
 800ca94:	6879      	ldr	r1, [r7, #4]
 800ca96:	4613      	mov	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	4413      	add	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	440b      	add	r3, r1
 800caa0:	3326      	adds	r3, #38	@ 0x26
 800caa2:	2210      	movs	r2, #16
 800caa4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800caa6:	4b29      	ldr	r3, [pc, #164]	@ (800cb4c <USBD_CDC_Init+0x1ec>)
 800caa8:	7819      	ldrb	r1, [r3, #0]
 800caaa:	2308      	movs	r3, #8
 800caac:	2203      	movs	r2, #3
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f002 fb3b 	bl	800f12a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800cab4:	4b25      	ldr	r3, [pc, #148]	@ (800cb4c <USBD_CDC_Init+0x1ec>)
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	f003 020f 	and.w	r2, r3, #15
 800cabc:	6879      	ldr	r1, [r7, #4]
 800cabe:	4613      	mov	r3, r2
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	4413      	add	r3, r2
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	440b      	add	r3, r1
 800cac8:	3324      	adds	r3, #36	@ 0x24
 800caca:	2201      	movs	r2, #1
 800cacc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2200      	movs	r2, #0
 800cad2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cadc:	687a      	ldr	r2, [r7, #4]
 800cade:	33b0      	adds	r3, #176	@ 0xb0
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4413      	add	r3, r2
 800cae4:	685b      	ldr	r3, [r3, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	2200      	movs	r2, #0
 800caee:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	2200      	movs	r2, #0
 800caf6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800cb04:	2302      	movs	r3, #2
 800cb06:	e018      	b.n	800cb3a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	7c1b      	ldrb	r3, [r3, #16]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d10a      	bne.n	800cb26 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cb10:	4b0d      	ldr	r3, [pc, #52]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800cb12:	7819      	ldrb	r1, [r3, #0]
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cb1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f002 fbf2 	bl	800f308 <USBD_LL_PrepareReceive>
 800cb24:	e008      	b.n	800cb38 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cb26:	4b08      	ldr	r3, [pc, #32]	@ (800cb48 <USBD_CDC_Init+0x1e8>)
 800cb28:	7819      	ldrb	r1, [r3, #0]
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cb30:	2340      	movs	r3, #64	@ 0x40
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f002 fbe8 	bl	800f308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cb38:	2300      	movs	r3, #0
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3710      	adds	r7, #16
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}
 800cb42:	bf00      	nop
 800cb44:	240000b3 	.word	0x240000b3
 800cb48:	240000b4 	.word	0x240000b4
 800cb4c:	240000b5 	.word	0x240000b5

0800cb50 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	460b      	mov	r3, r1
 800cb5a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800cb5c:	4b3a      	ldr	r3, [pc, #232]	@ (800cc48 <USBD_CDC_DeInit+0xf8>)
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	4619      	mov	r1, r3
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f002 fb07 	bl	800f176 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800cb68:	4b37      	ldr	r3, [pc, #220]	@ (800cc48 <USBD_CDC_DeInit+0xf8>)
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	f003 020f 	and.w	r2, r3, #15
 800cb70:	6879      	ldr	r1, [r7, #4]
 800cb72:	4613      	mov	r3, r2
 800cb74:	009b      	lsls	r3, r3, #2
 800cb76:	4413      	add	r3, r2
 800cb78:	009b      	lsls	r3, r3, #2
 800cb7a:	440b      	add	r3, r1
 800cb7c:	3324      	adds	r3, #36	@ 0x24
 800cb7e:	2200      	movs	r2, #0
 800cb80:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800cb82:	4b32      	ldr	r3, [pc, #200]	@ (800cc4c <USBD_CDC_DeInit+0xfc>)
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	4619      	mov	r1, r3
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f002 faf4 	bl	800f176 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800cb8e:	4b2f      	ldr	r3, [pc, #188]	@ (800cc4c <USBD_CDC_DeInit+0xfc>)
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	f003 020f 	and.w	r2, r3, #15
 800cb96:	6879      	ldr	r1, [r7, #4]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	009b      	lsls	r3, r3, #2
 800cb9c:	4413      	add	r3, r2
 800cb9e:	009b      	lsls	r3, r3, #2
 800cba0:	440b      	add	r3, r1
 800cba2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cba6:	2200      	movs	r2, #0
 800cba8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800cbaa:	4b29      	ldr	r3, [pc, #164]	@ (800cc50 <USBD_CDC_DeInit+0x100>)
 800cbac:	781b      	ldrb	r3, [r3, #0]
 800cbae:	4619      	mov	r1, r3
 800cbb0:	6878      	ldr	r0, [r7, #4]
 800cbb2:	f002 fae0 	bl	800f176 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800cbb6:	4b26      	ldr	r3, [pc, #152]	@ (800cc50 <USBD_CDC_DeInit+0x100>)
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	f003 020f 	and.w	r2, r3, #15
 800cbbe:	6879      	ldr	r1, [r7, #4]
 800cbc0:	4613      	mov	r3, r2
 800cbc2:	009b      	lsls	r3, r3, #2
 800cbc4:	4413      	add	r3, r2
 800cbc6:	009b      	lsls	r3, r3, #2
 800cbc8:	440b      	add	r3, r1
 800cbca:	3324      	adds	r3, #36	@ 0x24
 800cbcc:	2200      	movs	r2, #0
 800cbce:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800cbd0:	4b1f      	ldr	r3, [pc, #124]	@ (800cc50 <USBD_CDC_DeInit+0x100>)
 800cbd2:	781b      	ldrb	r3, [r3, #0]
 800cbd4:	f003 020f 	and.w	r2, r3, #15
 800cbd8:	6879      	ldr	r1, [r7, #4]
 800cbda:	4613      	mov	r3, r2
 800cbdc:	009b      	lsls	r3, r3, #2
 800cbde:	4413      	add	r3, r2
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	440b      	add	r3, r1
 800cbe4:	3326      	adds	r3, #38	@ 0x26
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	32b0      	adds	r2, #176	@ 0xb0
 800cbf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d01f      	beq.n	800cc3c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cc02:	687a      	ldr	r2, [r7, #4]
 800cc04:	33b0      	adds	r3, #176	@ 0xb0
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	4413      	add	r3, r2
 800cc0a:	685b      	ldr	r3, [r3, #4]
 800cc0c:	685b      	ldr	r3, [r3, #4]
 800cc0e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	32b0      	adds	r2, #176	@ 0xb0
 800cc1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f002 fbb4 	bl	800f38c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	32b0      	adds	r2, #176	@ 0xb0
 800cc2e:	2100      	movs	r1, #0
 800cc30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2200      	movs	r2, #0
 800cc38:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cc3c:	2300      	movs	r3, #0
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3708      	adds	r7, #8
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
 800cc46:	bf00      	nop
 800cc48:	240000b3 	.word	0x240000b3
 800cc4c:	240000b4 	.word	0x240000b4
 800cc50:	240000b5 	.word	0x240000b5

0800cc54 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b086      	sub	sp, #24
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	32b0      	adds	r2, #176	@ 0xb0
 800cc68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc6c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cc72:	2300      	movs	r3, #0
 800cc74:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc76:	2300      	movs	r3, #0
 800cc78:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d101      	bne.n	800cc84 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800cc80:	2303      	movs	r3, #3
 800cc82:	e0bf      	b.n	800ce04 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	781b      	ldrb	r3, [r3, #0]
 800cc88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d050      	beq.n	800cd32 <USBD_CDC_Setup+0xde>
 800cc90:	2b20      	cmp	r3, #32
 800cc92:	f040 80af 	bne.w	800cdf4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	88db      	ldrh	r3, [r3, #6]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d03a      	beq.n	800cd14 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	b25b      	sxtb	r3, r3
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	da1b      	bge.n	800cce0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	33b0      	adds	r3, #176	@ 0xb0
 800ccb2:	009b      	lsls	r3, r3, #2
 800ccb4:	4413      	add	r3, r2
 800ccb6:	685b      	ldr	r3, [r3, #4]
 800ccb8:	689b      	ldr	r3, [r3, #8]
 800ccba:	683a      	ldr	r2, [r7, #0]
 800ccbc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ccbe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ccc0:	683a      	ldr	r2, [r7, #0]
 800ccc2:	88d2      	ldrh	r2, [r2, #6]
 800ccc4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	88db      	ldrh	r3, [r3, #6]
 800ccca:	2b07      	cmp	r3, #7
 800cccc:	bf28      	it	cs
 800ccce:	2307      	movcs	r3, #7
 800ccd0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	89fa      	ldrh	r2, [r7, #14]
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f001 fdbd 	bl	800e858 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ccde:	e090      	b.n	800ce02 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	785a      	ldrb	r2, [r3, #1]
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	88db      	ldrh	r3, [r3, #6]
 800ccee:	2b3f      	cmp	r3, #63	@ 0x3f
 800ccf0:	d803      	bhi.n	800ccfa <USBD_CDC_Setup+0xa6>
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	88db      	ldrh	r3, [r3, #6]
 800ccf6:	b2da      	uxtb	r2, r3
 800ccf8:	e000      	b.n	800ccfc <USBD_CDC_Setup+0xa8>
 800ccfa:	2240      	movs	r2, #64	@ 0x40
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800cd02:	6939      	ldr	r1, [r7, #16]
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	6878      	ldr	r0, [r7, #4]
 800cd0e:	f001 fdcf 	bl	800e8b0 <USBD_CtlPrepareRx>
      break;
 800cd12:	e076      	b.n	800ce02 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	33b0      	adds	r3, #176	@ 0xb0
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	4413      	add	r3, r2
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	683a      	ldr	r2, [r7, #0]
 800cd28:	7850      	ldrb	r0, [r2, #1]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	6839      	ldr	r1, [r7, #0]
 800cd2e:	4798      	blx	r3
      break;
 800cd30:	e067      	b.n	800ce02 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	785b      	ldrb	r3, [r3, #1]
 800cd36:	2b0b      	cmp	r3, #11
 800cd38:	d851      	bhi.n	800cdde <USBD_CDC_Setup+0x18a>
 800cd3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd40 <USBD_CDC_Setup+0xec>)
 800cd3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd40:	0800cd71 	.word	0x0800cd71
 800cd44:	0800cded 	.word	0x0800cded
 800cd48:	0800cddf 	.word	0x0800cddf
 800cd4c:	0800cddf 	.word	0x0800cddf
 800cd50:	0800cddf 	.word	0x0800cddf
 800cd54:	0800cddf 	.word	0x0800cddf
 800cd58:	0800cddf 	.word	0x0800cddf
 800cd5c:	0800cddf 	.word	0x0800cddf
 800cd60:	0800cddf 	.word	0x0800cddf
 800cd64:	0800cddf 	.word	0x0800cddf
 800cd68:	0800cd9b 	.word	0x0800cd9b
 800cd6c:	0800cdc5 	.word	0x0800cdc5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	2b03      	cmp	r3, #3
 800cd7a:	d107      	bne.n	800cd8c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cd7c:	f107 030a 	add.w	r3, r7, #10
 800cd80:	2202      	movs	r2, #2
 800cd82:	4619      	mov	r1, r3
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f001 fd67 	bl	800e858 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cd8a:	e032      	b.n	800cdf2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cd8c:	6839      	ldr	r1, [r7, #0]
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f001 fce5 	bl	800e75e <USBD_CtlError>
            ret = USBD_FAIL;
 800cd94:	2303      	movs	r3, #3
 800cd96:	75fb      	strb	r3, [r7, #23]
          break;
 800cd98:	e02b      	b.n	800cdf2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	2b03      	cmp	r3, #3
 800cda4:	d107      	bne.n	800cdb6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cda6:	f107 030d 	add.w	r3, r7, #13
 800cdaa:	2201      	movs	r2, #1
 800cdac:	4619      	mov	r1, r3
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f001 fd52 	bl	800e858 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cdb4:	e01d      	b.n	800cdf2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cdb6:	6839      	ldr	r1, [r7, #0]
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f001 fcd0 	bl	800e75e <USBD_CtlError>
            ret = USBD_FAIL;
 800cdbe:	2303      	movs	r3, #3
 800cdc0:	75fb      	strb	r3, [r7, #23]
          break;
 800cdc2:	e016      	b.n	800cdf2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	2b03      	cmp	r3, #3
 800cdce:	d00f      	beq.n	800cdf0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800cdd0:	6839      	ldr	r1, [r7, #0]
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f001 fcc3 	bl	800e75e <USBD_CtlError>
            ret = USBD_FAIL;
 800cdd8:	2303      	movs	r3, #3
 800cdda:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cddc:	e008      	b.n	800cdf0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cdde:	6839      	ldr	r1, [r7, #0]
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 fcbc 	bl	800e75e <USBD_CtlError>
          ret = USBD_FAIL;
 800cde6:	2303      	movs	r3, #3
 800cde8:	75fb      	strb	r3, [r7, #23]
          break;
 800cdea:	e002      	b.n	800cdf2 <USBD_CDC_Setup+0x19e>
          break;
 800cdec:	bf00      	nop
 800cdee:	e008      	b.n	800ce02 <USBD_CDC_Setup+0x1ae>
          break;
 800cdf0:	bf00      	nop
      }
      break;
 800cdf2:	e006      	b.n	800ce02 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800cdf4:	6839      	ldr	r1, [r7, #0]
 800cdf6:	6878      	ldr	r0, [r7, #4]
 800cdf8:	f001 fcb1 	bl	800e75e <USBD_CtlError>
      ret = USBD_FAIL;
 800cdfc:	2303      	movs	r3, #3
 800cdfe:	75fb      	strb	r3, [r7, #23]
      break;
 800ce00:	bf00      	nop
  }

  return (uint8_t)ret;
 800ce02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3718      	adds	r7, #24
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b084      	sub	sp, #16
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
 800ce14:	460b      	mov	r3, r1
 800ce16:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce1e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	32b0      	adds	r2, #176	@ 0xb0
 800ce2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d101      	bne.n	800ce36 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800ce32:	2303      	movs	r3, #3
 800ce34:	e065      	b.n	800cf02 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	32b0      	adds	r2, #176	@ 0xb0
 800ce40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce44:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ce46:	78fb      	ldrb	r3, [r7, #3]
 800ce48:	f003 020f 	and.w	r2, r3, #15
 800ce4c:	6879      	ldr	r1, [r7, #4]
 800ce4e:	4613      	mov	r3, r2
 800ce50:	009b      	lsls	r3, r3, #2
 800ce52:	4413      	add	r3, r2
 800ce54:	009b      	lsls	r3, r3, #2
 800ce56:	440b      	add	r3, r1
 800ce58:	3318      	adds	r3, #24
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d02f      	beq.n	800cec0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ce60:	78fb      	ldrb	r3, [r7, #3]
 800ce62:	f003 020f 	and.w	r2, r3, #15
 800ce66:	6879      	ldr	r1, [r7, #4]
 800ce68:	4613      	mov	r3, r2
 800ce6a:	009b      	lsls	r3, r3, #2
 800ce6c:	4413      	add	r3, r2
 800ce6e:	009b      	lsls	r3, r3, #2
 800ce70:	440b      	add	r3, r1
 800ce72:	3318      	adds	r3, #24
 800ce74:	681a      	ldr	r2, [r3, #0]
 800ce76:	78fb      	ldrb	r3, [r7, #3]
 800ce78:	f003 010f 	and.w	r1, r3, #15
 800ce7c:	68f8      	ldr	r0, [r7, #12]
 800ce7e:	460b      	mov	r3, r1
 800ce80:	00db      	lsls	r3, r3, #3
 800ce82:	440b      	add	r3, r1
 800ce84:	009b      	lsls	r3, r3, #2
 800ce86:	4403      	add	r3, r0
 800ce88:	331c      	adds	r3, #28
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	fbb2 f1f3 	udiv	r1, r2, r3
 800ce90:	fb01 f303 	mul.w	r3, r1, r3
 800ce94:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d112      	bne.n	800cec0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ce9a:	78fb      	ldrb	r3, [r7, #3]
 800ce9c:	f003 020f 	and.w	r2, r3, #15
 800cea0:	6879      	ldr	r1, [r7, #4]
 800cea2:	4613      	mov	r3, r2
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	4413      	add	r3, r2
 800cea8:	009b      	lsls	r3, r3, #2
 800ceaa:	440b      	add	r3, r1
 800ceac:	3318      	adds	r3, #24
 800ceae:	2200      	movs	r2, #0
 800ceb0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ceb2:	78f9      	ldrb	r1, [r7, #3]
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f002 fa04 	bl	800f2c6 <USBD_LL_Transmit>
 800cebe:	e01f      	b.n	800cf00 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	2200      	movs	r2, #0
 800cec4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	33b0      	adds	r3, #176	@ 0xb0
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	4413      	add	r3, r2
 800ced6:	685b      	ldr	r3, [r3, #4]
 800ced8:	691b      	ldr	r3, [r3, #16]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d010      	beq.n	800cf00 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cee4:	687a      	ldr	r2, [r7, #4]
 800cee6:	33b0      	adds	r3, #176	@ 0xb0
 800cee8:	009b      	lsls	r3, r3, #2
 800ceea:	4413      	add	r3, r2
 800ceec:	685b      	ldr	r3, [r3, #4]
 800ceee:	691b      	ldr	r3, [r3, #16]
 800cef0:	68ba      	ldr	r2, [r7, #8]
 800cef2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800cef6:	68ba      	ldr	r2, [r7, #8]
 800cef8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800cefc:	78fa      	ldrb	r2, [r7, #3]
 800cefe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cf00:	2300      	movs	r3, #0
}
 800cf02:	4618      	mov	r0, r3
 800cf04:	3710      	adds	r7, #16
 800cf06:	46bd      	mov	sp, r7
 800cf08:	bd80      	pop	{r7, pc}

0800cf0a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cf0a:	b580      	push	{r7, lr}
 800cf0c:	b084      	sub	sp, #16
 800cf0e:	af00      	add	r7, sp, #0
 800cf10:	6078      	str	r0, [r7, #4]
 800cf12:	460b      	mov	r3, r1
 800cf14:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	32b0      	adds	r2, #176	@ 0xb0
 800cf20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf24:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	32b0      	adds	r2, #176	@ 0xb0
 800cf30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d101      	bne.n	800cf3c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800cf38:	2303      	movs	r3, #3
 800cf3a:	e01a      	b.n	800cf72 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cf3c:	78fb      	ldrb	r3, [r7, #3]
 800cf3e:	4619      	mov	r1, r3
 800cf40:	6878      	ldr	r0, [r7, #4]
 800cf42:	f002 fa02 	bl	800f34a <USBD_LL_GetRxDataSize>
 800cf46:	4602      	mov	r2, r0
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cf54:	687a      	ldr	r2, [r7, #4]
 800cf56:	33b0      	adds	r3, #176	@ 0xb0
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	4413      	add	r3, r2
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	68db      	ldr	r3, [r3, #12]
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800cf66:	68fa      	ldr	r2, [r7, #12]
 800cf68:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cf6c:	4611      	mov	r1, r2
 800cf6e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b084      	sub	sp, #16
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	32b0      	adds	r2, #176	@ 0xb0
 800cf8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf90:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d101      	bne.n	800cf9c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cf98:	2303      	movs	r3, #3
 800cf9a:	e024      	b.n	800cfe6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	33b0      	adds	r3, #176	@ 0xb0
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	4413      	add	r3, r2
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d019      	beq.n	800cfe4 <USBD_CDC_EP0_RxReady+0x6a>
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cfb6:	2bff      	cmp	r3, #255	@ 0xff
 800cfb8:	d014      	beq.n	800cfe4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cfc0:	687a      	ldr	r2, [r7, #4]
 800cfc2:	33b0      	adds	r3, #176	@ 0xb0
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4413      	add	r3, r2
 800cfc8:	685b      	ldr	r3, [r3, #4]
 800cfca:	689b      	ldr	r3, [r3, #8]
 800cfcc:	68fa      	ldr	r2, [r7, #12]
 800cfce:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800cfd2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800cfd4:	68fa      	ldr	r2, [r7, #12]
 800cfd6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cfda:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	22ff      	movs	r2, #255	@ 0xff
 800cfe0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800cfe4:	2300      	movs	r3, #0
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3710      	adds	r7, #16
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
	...

0800cff0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cff8:	2182      	movs	r1, #130	@ 0x82
 800cffa:	4818      	ldr	r0, [pc, #96]	@ (800d05c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cffc:	f000 fd4f 	bl	800da9e <USBD_GetEpDesc>
 800d000:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d002:	2101      	movs	r1, #1
 800d004:	4815      	ldr	r0, [pc, #84]	@ (800d05c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d006:	f000 fd4a 	bl	800da9e <USBD_GetEpDesc>
 800d00a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d00c:	2181      	movs	r1, #129	@ 0x81
 800d00e:	4813      	ldr	r0, [pc, #76]	@ (800d05c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d010:	f000 fd45 	bl	800da9e <USBD_GetEpDesc>
 800d014:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d016:	697b      	ldr	r3, [r7, #20]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	2210      	movs	r2, #16
 800d020:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d006      	beq.n	800d036 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d028:	693b      	ldr	r3, [r7, #16]
 800d02a:	2200      	movs	r2, #0
 800d02c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d030:	711a      	strb	r2, [r3, #4]
 800d032:	2200      	movs	r2, #0
 800d034:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d006      	beq.n	800d04a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	2200      	movs	r2, #0
 800d040:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d044:	711a      	strb	r2, [r3, #4]
 800d046:	2200      	movs	r2, #0
 800d048:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2243      	movs	r2, #67	@ 0x43
 800d04e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d050:	4b02      	ldr	r3, [pc, #8]	@ (800d05c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d052:	4618      	mov	r0, r3
 800d054:	3718      	adds	r7, #24
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
 800d05a:	bf00      	nop
 800d05c:	24000070 	.word	0x24000070

0800d060 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b086      	sub	sp, #24
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d068:	2182      	movs	r1, #130	@ 0x82
 800d06a:	4818      	ldr	r0, [pc, #96]	@ (800d0cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d06c:	f000 fd17 	bl	800da9e <USBD_GetEpDesc>
 800d070:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d072:	2101      	movs	r1, #1
 800d074:	4815      	ldr	r0, [pc, #84]	@ (800d0cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d076:	f000 fd12 	bl	800da9e <USBD_GetEpDesc>
 800d07a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d07c:	2181      	movs	r1, #129	@ 0x81
 800d07e:	4813      	ldr	r0, [pc, #76]	@ (800d0cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d080:	f000 fd0d 	bl	800da9e <USBD_GetEpDesc>
 800d084:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d002      	beq.n	800d092 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	2210      	movs	r2, #16
 800d090:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d006      	beq.n	800d0a6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d098:	693b      	ldr	r3, [r7, #16]
 800d09a:	2200      	movs	r2, #0
 800d09c:	711a      	strb	r2, [r3, #4]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	f042 0202 	orr.w	r2, r2, #2
 800d0a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d006      	beq.n	800d0ba <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	711a      	strb	r2, [r3, #4]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	f042 0202 	orr.w	r2, r2, #2
 800d0b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2243      	movs	r2, #67	@ 0x43
 800d0be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d0c0:	4b02      	ldr	r3, [pc, #8]	@ (800d0cc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3718      	adds	r7, #24
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	24000070 	.word	0x24000070

0800d0d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b086      	sub	sp, #24
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d0d8:	2182      	movs	r1, #130	@ 0x82
 800d0da:	4818      	ldr	r0, [pc, #96]	@ (800d13c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d0dc:	f000 fcdf 	bl	800da9e <USBD_GetEpDesc>
 800d0e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d0e2:	2101      	movs	r1, #1
 800d0e4:	4815      	ldr	r0, [pc, #84]	@ (800d13c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d0e6:	f000 fcda 	bl	800da9e <USBD_GetEpDesc>
 800d0ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d0ec:	2181      	movs	r1, #129	@ 0x81
 800d0ee:	4813      	ldr	r0, [pc, #76]	@ (800d13c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d0f0:	f000 fcd5 	bl	800da9e <USBD_GetEpDesc>
 800d0f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d0f6:	697b      	ldr	r3, [r7, #20]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d002      	beq.n	800d102 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	2210      	movs	r2, #16
 800d100:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d102:	693b      	ldr	r3, [r7, #16]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d006      	beq.n	800d116 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	2200      	movs	r2, #0
 800d10c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d110:	711a      	strb	r2, [r3, #4]
 800d112:	2200      	movs	r2, #0
 800d114:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d006      	beq.n	800d12a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2200      	movs	r2, #0
 800d120:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d124:	711a      	strb	r2, [r3, #4]
 800d126:	2200      	movs	r2, #0
 800d128:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2243      	movs	r2, #67	@ 0x43
 800d12e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d130:	4b02      	ldr	r3, [pc, #8]	@ (800d13c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d132:	4618      	mov	r0, r3
 800d134:	3718      	adds	r7, #24
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	24000070 	.word	0x24000070

0800d140 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d140:	b480      	push	{r7}
 800d142:	b083      	sub	sp, #12
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	220a      	movs	r2, #10
 800d14c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d14e:	4b03      	ldr	r3, [pc, #12]	@ (800d15c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d150:	4618      	mov	r0, r3
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr
 800d15c:	2400002c 	.word	0x2400002c

0800d160 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d160:	b480      	push	{r7}
 800d162:	b083      	sub	sp, #12
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d101      	bne.n	800d174 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d170:	2303      	movs	r3, #3
 800d172:	e009      	b.n	800d188 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	33b0      	adds	r3, #176	@ 0xb0
 800d17e:	009b      	lsls	r3, r3, #2
 800d180:	4413      	add	r3, r2
 800d182:	683a      	ldr	r2, [r7, #0]
 800d184:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d186:	2300      	movs	r3, #0
}
 800d188:	4618      	mov	r0, r3
 800d18a:	370c      	adds	r7, #12
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr

0800d194 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d194:	b480      	push	{r7}
 800d196:	b087      	sub	sp, #28
 800d198:	af00      	add	r7, sp, #0
 800d19a:	60f8      	str	r0, [r7, #12]
 800d19c:	60b9      	str	r1, [r7, #8]
 800d19e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	32b0      	adds	r2, #176	@ 0xb0
 800d1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1ae:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d101      	bne.n	800d1ba <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d1b6:	2303      	movs	r3, #3
 800d1b8:	e008      	b.n	800d1cc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	68ba      	ldr	r2, [r7, #8]
 800d1be:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d1ca:	2300      	movs	r3, #0
}
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	371c      	adds	r7, #28
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	32b0      	adds	r2, #176	@ 0xb0
 800d1ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1f0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d101      	bne.n	800d1fc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d1f8:	2303      	movs	r3, #3
 800d1fa:	e004      	b.n	800d206 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	683a      	ldr	r2, [r7, #0]
 800d200:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d204:	2300      	movs	r3, #0
}
 800d206:	4618      	mov	r0, r3
 800d208:	3714      	adds	r7, #20
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr
	...

0800d214 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b084      	sub	sp, #16
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	32b0      	adds	r2, #176	@ 0xb0
 800d226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d22a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d22c:	2301      	movs	r3, #1
 800d22e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d101      	bne.n	800d23a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d236:	2303      	movs	r3, #3
 800d238:	e025      	b.n	800d286 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d240:	2b00      	cmp	r3, #0
 800d242:	d11f      	bne.n	800d284 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	2201      	movs	r2, #1
 800d248:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d24c:	4b10      	ldr	r3, [pc, #64]	@ (800d290 <USBD_CDC_TransmitPacket+0x7c>)
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	f003 020f 	and.w	r2, r3, #15
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	4613      	mov	r3, r2
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	4413      	add	r3, r2
 800d262:	009b      	lsls	r3, r3, #2
 800d264:	4403      	add	r3, r0
 800d266:	3318      	adds	r3, #24
 800d268:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d26a:	4b09      	ldr	r3, [pc, #36]	@ (800d290 <USBD_CDC_TransmitPacket+0x7c>)
 800d26c:	7819      	ldrb	r1, [r3, #0]
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f002 f823 	bl	800f2c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d280:	2300      	movs	r3, #0
 800d282:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d284:	7bfb      	ldrb	r3, [r7, #15]
}
 800d286:	4618      	mov	r0, r3
 800d288:	3710      	adds	r7, #16
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	240000b3 	.word	0x240000b3

0800d294 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b084      	sub	sp, #16
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	32b0      	adds	r2, #176	@ 0xb0
 800d2a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2aa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	32b0      	adds	r2, #176	@ 0xb0
 800d2b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d101      	bne.n	800d2c2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d2be:	2303      	movs	r3, #3
 800d2c0:	e018      	b.n	800d2f4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	7c1b      	ldrb	r3, [r3, #16]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d10a      	bne.n	800d2e0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d2ca:	4b0c      	ldr	r3, [pc, #48]	@ (800d2fc <USBD_CDC_ReceivePacket+0x68>)
 800d2cc:	7819      	ldrb	r1, [r3, #0]
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f002 f815 	bl	800f308 <USBD_LL_PrepareReceive>
 800d2de:	e008      	b.n	800d2f2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d2e0:	4b06      	ldr	r3, [pc, #24]	@ (800d2fc <USBD_CDC_ReceivePacket+0x68>)
 800d2e2:	7819      	ldrb	r1, [r3, #0]
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2ea:	2340      	movs	r3, #64	@ 0x40
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f002 f80b 	bl	800f308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d2f2:	2300      	movs	r3, #0
}
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	3710      	adds	r7, #16
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	240000b4 	.word	0x240000b4

0800d300 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b086      	sub	sp, #24
 800d304:	af00      	add	r7, sp, #0
 800d306:	60f8      	str	r0, [r7, #12]
 800d308:	60b9      	str	r1, [r7, #8]
 800d30a:	4613      	mov	r3, r2
 800d30c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d101      	bne.n	800d318 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d314:	2303      	movs	r3, #3
 800d316:	e01f      	b.n	800d358 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	2200      	movs	r2, #0
 800d31c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	2200      	movs	r2, #0
 800d324:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2200      	movs	r2, #0
 800d32c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d003      	beq.n	800d33e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	68ba      	ldr	r2, [r7, #8]
 800d33a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2201      	movs	r2, #1
 800d342:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	79fa      	ldrb	r2, [r7, #7]
 800d34a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f001 fe81 	bl	800f054 <USBD_LL_Init>
 800d352:	4603      	mov	r3, r0
 800d354:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d356:	7dfb      	ldrb	r3, [r7, #23]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3718      	adds	r7, #24
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d36a:	2300      	movs	r3, #0
 800d36c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d101      	bne.n	800d378 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d374:	2303      	movs	r3, #3
 800d376:	e025      	b.n	800d3c4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	32ae      	adds	r2, #174	@ 0xae
 800d38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d390:	2b00      	cmp	r3, #0
 800d392:	d00f      	beq.n	800d3b4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	32ae      	adds	r2, #174	@ 0xae
 800d39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3a4:	f107 020e 	add.w	r2, r7, #14
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	4798      	blx	r3
 800d3ac:	4602      	mov	r2, r0
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d3ba:	1c5a      	adds	r2, r3, #1
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d3c2:	2300      	movs	r3, #0
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3710      	adds	r7, #16
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b082      	sub	sp, #8
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d3d4:	6878      	ldr	r0, [r7, #4]
 800d3d6:	f001 fe8d 	bl	800f0f4 <USBD_LL_Start>
 800d3da:	4603      	mov	r3, r0
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3708      	adds	r7, #8
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}

0800d3e4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d3e4:	b480      	push	{r7}
 800d3e6:	b083      	sub	sp, #12
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d3ec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	370c      	adds	r7, #12
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f8:	4770      	bx	lr

0800d3fa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d3fa:	b580      	push	{r7, lr}
 800d3fc:	b084      	sub	sp, #16
 800d3fe:	af00      	add	r7, sp, #0
 800d400:	6078      	str	r0, [r7, #4]
 800d402:	460b      	mov	r3, r1
 800d404:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d406:	2300      	movs	r3, #0
 800d408:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d410:	2b00      	cmp	r3, #0
 800d412:	d009      	beq.n	800d428 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	78fa      	ldrb	r2, [r7, #3]
 800d41e:	4611      	mov	r1, r2
 800d420:	6878      	ldr	r0, [r7, #4]
 800d422:	4798      	blx	r3
 800d424:	4603      	mov	r3, r0
 800d426:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d428:	7bfb      	ldrb	r3, [r7, #15]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}

0800d432 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d432:	b580      	push	{r7, lr}
 800d434:	b084      	sub	sp, #16
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
 800d43a:	460b      	mov	r3, r1
 800d43c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d43e:	2300      	movs	r3, #0
 800d440:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	78fa      	ldrb	r2, [r7, #3]
 800d44c:	4611      	mov	r1, r2
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	4798      	blx	r3
 800d452:	4603      	mov	r3, r0
 800d454:	2b00      	cmp	r3, #0
 800d456:	d001      	beq.n	800d45c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d458:	2303      	movs	r3, #3
 800d45a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3710      	adds	r7, #16
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}

0800d466 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d466:	b580      	push	{r7, lr}
 800d468:	b084      	sub	sp, #16
 800d46a:	af00      	add	r7, sp, #0
 800d46c:	6078      	str	r0, [r7, #4]
 800d46e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d476:	6839      	ldr	r1, [r7, #0]
 800d478:	4618      	mov	r0, r3
 800d47a:	f001 f936 	bl	800e6ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2201      	movs	r2, #1
 800d482:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d48c:	461a      	mov	r2, r3
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d49a:	f003 031f 	and.w	r3, r3, #31
 800d49e:	2b02      	cmp	r3, #2
 800d4a0:	d01a      	beq.n	800d4d8 <USBD_LL_SetupStage+0x72>
 800d4a2:	2b02      	cmp	r3, #2
 800d4a4:	d822      	bhi.n	800d4ec <USBD_LL_SetupStage+0x86>
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d002      	beq.n	800d4b0 <USBD_LL_SetupStage+0x4a>
 800d4aa:	2b01      	cmp	r3, #1
 800d4ac:	d00a      	beq.n	800d4c4 <USBD_LL_SetupStage+0x5e>
 800d4ae:	e01d      	b.n	800d4ec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f000 fb63 	bl	800db84 <USBD_StdDevReq>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	73fb      	strb	r3, [r7, #15]
      break;
 800d4c2:	e020      	b.n	800d506 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	6878      	ldr	r0, [r7, #4]
 800d4ce:	f000 fbcb 	bl	800dc68 <USBD_StdItfReq>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	73fb      	strb	r3, [r7, #15]
      break;
 800d4d6:	e016      	b.n	800d506 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d4de:	4619      	mov	r1, r3
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f000 fc2d 	bl	800dd40 <USBD_StdEPReq>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	73fb      	strb	r3, [r7, #15]
      break;
 800d4ea:	e00c      	b.n	800d506 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d4f2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d4f6:	b2db      	uxtb	r3, r3
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f001 fe5a 	bl	800f1b4 <USBD_LL_StallEP>
 800d500:	4603      	mov	r3, r0
 800d502:	73fb      	strb	r3, [r7, #15]
      break;
 800d504:	bf00      	nop
  }

  return ret;
 800d506:	7bfb      	ldrb	r3, [r7, #15]
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3710      	adds	r7, #16
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}

0800d510 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b086      	sub	sp, #24
 800d514:	af00      	add	r7, sp, #0
 800d516:	60f8      	str	r0, [r7, #12]
 800d518:	460b      	mov	r3, r1
 800d51a:	607a      	str	r2, [r7, #4]
 800d51c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d51e:	2300      	movs	r3, #0
 800d520:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d522:	7afb      	ldrb	r3, [r7, #11]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d16e      	bne.n	800d606 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d52e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d536:	2b03      	cmp	r3, #3
 800d538:	f040 8098 	bne.w	800d66c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	689a      	ldr	r2, [r3, #8]
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	68db      	ldr	r3, [r3, #12]
 800d544:	429a      	cmp	r2, r3
 800d546:	d913      	bls.n	800d570 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	689a      	ldr	r2, [r3, #8]
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	68db      	ldr	r3, [r3, #12]
 800d550:	1ad2      	subs	r2, r2, r3
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	68da      	ldr	r2, [r3, #12]
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	689b      	ldr	r3, [r3, #8]
 800d55e:	4293      	cmp	r3, r2
 800d560:	bf28      	it	cs
 800d562:	4613      	movcs	r3, r2
 800d564:	461a      	mov	r2, r3
 800d566:	6879      	ldr	r1, [r7, #4]
 800d568:	68f8      	ldr	r0, [r7, #12]
 800d56a:	f001 f9be 	bl	800e8ea <USBD_CtlContinueRx>
 800d56e:	e07d      	b.n	800d66c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d576:	f003 031f 	and.w	r3, r3, #31
 800d57a:	2b02      	cmp	r3, #2
 800d57c:	d014      	beq.n	800d5a8 <USBD_LL_DataOutStage+0x98>
 800d57e:	2b02      	cmp	r3, #2
 800d580:	d81d      	bhi.n	800d5be <USBD_LL_DataOutStage+0xae>
 800d582:	2b00      	cmp	r3, #0
 800d584:	d002      	beq.n	800d58c <USBD_LL_DataOutStage+0x7c>
 800d586:	2b01      	cmp	r3, #1
 800d588:	d003      	beq.n	800d592 <USBD_LL_DataOutStage+0x82>
 800d58a:	e018      	b.n	800d5be <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d58c:	2300      	movs	r3, #0
 800d58e:	75bb      	strb	r3, [r7, #22]
            break;
 800d590:	e018      	b.n	800d5c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d598:	b2db      	uxtb	r3, r3
 800d59a:	4619      	mov	r1, r3
 800d59c:	68f8      	ldr	r0, [r7, #12]
 800d59e:	f000 fa64 	bl	800da6a <USBD_CoreFindIF>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	75bb      	strb	r3, [r7, #22]
            break;
 800d5a6:	e00d      	b.n	800d5c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d5ae:	b2db      	uxtb	r3, r3
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	68f8      	ldr	r0, [r7, #12]
 800d5b4:	f000 fa66 	bl	800da84 <USBD_CoreFindEP>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	75bb      	strb	r3, [r7, #22]
            break;
 800d5bc:	e002      	b.n	800d5c4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	75bb      	strb	r3, [r7, #22]
            break;
 800d5c2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d5c4:	7dbb      	ldrb	r3, [r7, #22]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d119      	bne.n	800d5fe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	2b03      	cmp	r3, #3
 800d5d4:	d113      	bne.n	800d5fe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d5d6:	7dba      	ldrb	r2, [r7, #22]
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	32ae      	adds	r2, #174	@ 0xae
 800d5dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5e0:	691b      	ldr	r3, [r3, #16]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d00b      	beq.n	800d5fe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d5e6:	7dba      	ldrb	r2, [r7, #22]
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d5ee:	7dba      	ldrb	r2, [r7, #22]
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	32ae      	adds	r2, #174	@ 0xae
 800d5f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5f8:	691b      	ldr	r3, [r3, #16]
 800d5fa:	68f8      	ldr	r0, [r7, #12]
 800d5fc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d5fe:	68f8      	ldr	r0, [r7, #12]
 800d600:	f001 f984 	bl	800e90c <USBD_CtlSendStatus>
 800d604:	e032      	b.n	800d66c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d606:	7afb      	ldrb	r3, [r7, #11]
 800d608:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d60c:	b2db      	uxtb	r3, r3
 800d60e:	4619      	mov	r1, r3
 800d610:	68f8      	ldr	r0, [r7, #12]
 800d612:	f000 fa37 	bl	800da84 <USBD_CoreFindEP>
 800d616:	4603      	mov	r3, r0
 800d618:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d61a:	7dbb      	ldrb	r3, [r7, #22]
 800d61c:	2bff      	cmp	r3, #255	@ 0xff
 800d61e:	d025      	beq.n	800d66c <USBD_LL_DataOutStage+0x15c>
 800d620:	7dbb      	ldrb	r3, [r7, #22]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d122      	bne.n	800d66c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d62c:	b2db      	uxtb	r3, r3
 800d62e:	2b03      	cmp	r3, #3
 800d630:	d117      	bne.n	800d662 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d632:	7dba      	ldrb	r2, [r7, #22]
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	32ae      	adds	r2, #174	@ 0xae
 800d638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d63c:	699b      	ldr	r3, [r3, #24]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d00f      	beq.n	800d662 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d642:	7dba      	ldrb	r2, [r7, #22]
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d64a:	7dba      	ldrb	r2, [r7, #22]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	32ae      	adds	r2, #174	@ 0xae
 800d650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d654:	699b      	ldr	r3, [r3, #24]
 800d656:	7afa      	ldrb	r2, [r7, #11]
 800d658:	4611      	mov	r1, r2
 800d65a:	68f8      	ldr	r0, [r7, #12]
 800d65c:	4798      	blx	r3
 800d65e:	4603      	mov	r3, r0
 800d660:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d662:	7dfb      	ldrb	r3, [r7, #23]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d001      	beq.n	800d66c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d668:	7dfb      	ldrb	r3, [r7, #23]
 800d66a:	e000      	b.n	800d66e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d66c:	2300      	movs	r3, #0
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3718      	adds	r7, #24
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}

0800d676 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d676:	b580      	push	{r7, lr}
 800d678:	b086      	sub	sp, #24
 800d67a:	af00      	add	r7, sp, #0
 800d67c:	60f8      	str	r0, [r7, #12]
 800d67e:	460b      	mov	r3, r1
 800d680:	607a      	str	r2, [r7, #4]
 800d682:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d684:	7afb      	ldrb	r3, [r7, #11]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d16f      	bne.n	800d76a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	3314      	adds	r3, #20
 800d68e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d696:	2b02      	cmp	r3, #2
 800d698:	d15a      	bne.n	800d750 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	689a      	ldr	r2, [r3, #8]
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	68db      	ldr	r3, [r3, #12]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d914      	bls.n	800d6d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d6a6:	693b      	ldr	r3, [r7, #16]
 800d6a8:	689a      	ldr	r2, [r3, #8]
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	68db      	ldr	r3, [r3, #12]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	689b      	ldr	r3, [r3, #8]
 800d6b8:	461a      	mov	r2, r3
 800d6ba:	6879      	ldr	r1, [r7, #4]
 800d6bc:	68f8      	ldr	r0, [r7, #12]
 800d6be:	f001 f8e6 	bl	800e88e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	68f8      	ldr	r0, [r7, #12]
 800d6ca:	f001 fe1d 	bl	800f308 <USBD_LL_PrepareReceive>
 800d6ce:	e03f      	b.n	800d750 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d6d0:	693b      	ldr	r3, [r7, #16]
 800d6d2:	68da      	ldr	r2, [r3, #12]
 800d6d4:	693b      	ldr	r3, [r7, #16]
 800d6d6:	689b      	ldr	r3, [r3, #8]
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d11c      	bne.n	800d716 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	685a      	ldr	r2, [r3, #4]
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d316      	bcc.n	800d716 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d6e8:	693b      	ldr	r3, [r7, #16]
 800d6ea:	685a      	ldr	r2, [r3, #4]
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d20f      	bcs.n	800d716 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	2100      	movs	r1, #0
 800d6fa:	68f8      	ldr	r0, [r7, #12]
 800d6fc:	f001 f8c7 	bl	800e88e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2200      	movs	r2, #0
 800d704:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d708:	2300      	movs	r3, #0
 800d70a:	2200      	movs	r2, #0
 800d70c:	2100      	movs	r1, #0
 800d70e:	68f8      	ldr	r0, [r7, #12]
 800d710:	f001 fdfa 	bl	800f308 <USBD_LL_PrepareReceive>
 800d714:	e01c      	b.n	800d750 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d71c:	b2db      	uxtb	r3, r3
 800d71e:	2b03      	cmp	r3, #3
 800d720:	d10f      	bne.n	800d742 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d728:	68db      	ldr	r3, [r3, #12]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d009      	beq.n	800d742 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2200      	movs	r2, #0
 800d732:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d73c:	68db      	ldr	r3, [r3, #12]
 800d73e:	68f8      	ldr	r0, [r7, #12]
 800d740:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d742:	2180      	movs	r1, #128	@ 0x80
 800d744:	68f8      	ldr	r0, [r7, #12]
 800d746:	f001 fd35 	bl	800f1b4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d74a:	68f8      	ldr	r0, [r7, #12]
 800d74c:	f001 f8f1 	bl	800e932 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d756:	2b00      	cmp	r3, #0
 800d758:	d03a      	beq.n	800d7d0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d75a:	68f8      	ldr	r0, [r7, #12]
 800d75c:	f7ff fe42 	bl	800d3e4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d768:	e032      	b.n	800d7d0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d76a:	7afb      	ldrb	r3, [r7, #11]
 800d76c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d770:	b2db      	uxtb	r3, r3
 800d772:	4619      	mov	r1, r3
 800d774:	68f8      	ldr	r0, [r7, #12]
 800d776:	f000 f985 	bl	800da84 <USBD_CoreFindEP>
 800d77a:	4603      	mov	r3, r0
 800d77c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d77e:	7dfb      	ldrb	r3, [r7, #23]
 800d780:	2bff      	cmp	r3, #255	@ 0xff
 800d782:	d025      	beq.n	800d7d0 <USBD_LL_DataInStage+0x15a>
 800d784:	7dfb      	ldrb	r3, [r7, #23]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d122      	bne.n	800d7d0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d790:	b2db      	uxtb	r3, r3
 800d792:	2b03      	cmp	r3, #3
 800d794:	d11c      	bne.n	800d7d0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d796:	7dfa      	ldrb	r2, [r7, #23]
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	32ae      	adds	r2, #174	@ 0xae
 800d79c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7a0:	695b      	ldr	r3, [r3, #20]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d014      	beq.n	800d7d0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d7a6:	7dfa      	ldrb	r2, [r7, #23]
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d7ae:	7dfa      	ldrb	r2, [r7, #23]
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	32ae      	adds	r2, #174	@ 0xae
 800d7b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7b8:	695b      	ldr	r3, [r3, #20]
 800d7ba:	7afa      	ldrb	r2, [r7, #11]
 800d7bc:	4611      	mov	r1, r2
 800d7be:	68f8      	ldr	r0, [r7, #12]
 800d7c0:	4798      	blx	r3
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d7c6:	7dbb      	ldrb	r3, [r7, #22]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d001      	beq.n	800d7d0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d7cc:	7dbb      	ldrb	r3, [r7, #22]
 800d7ce:	e000      	b.n	800d7d2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3718      	adds	r7, #24
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}

0800d7da <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d7da:	b580      	push	{r7, lr}
 800d7dc:	b084      	sub	sp, #16
 800d7de:	af00      	add	r7, sp, #0
 800d7e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	2200      	movs	r2, #0
 800d808:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d812:	2b00      	cmp	r3, #0
 800d814:	d014      	beq.n	800d840 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d81c:	685b      	ldr	r3, [r3, #4]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d00e      	beq.n	800d840 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d828:	685b      	ldr	r3, [r3, #4]
 800d82a:	687a      	ldr	r2, [r7, #4]
 800d82c:	6852      	ldr	r2, [r2, #4]
 800d82e:	b2d2      	uxtb	r2, r2
 800d830:	4611      	mov	r1, r2
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	4798      	blx	r3
 800d836:	4603      	mov	r3, r0
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d001      	beq.n	800d840 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d83c:	2303      	movs	r3, #3
 800d83e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d840:	2340      	movs	r3, #64	@ 0x40
 800d842:	2200      	movs	r2, #0
 800d844:	2100      	movs	r1, #0
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f001 fc6f 	bl	800f12a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2201      	movs	r2, #1
 800d850:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2240      	movs	r2, #64	@ 0x40
 800d858:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d85c:	2340      	movs	r3, #64	@ 0x40
 800d85e:	2200      	movs	r2, #0
 800d860:	2180      	movs	r1, #128	@ 0x80
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f001 fc61 	bl	800f12a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2201      	movs	r2, #1
 800d86c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	2240      	movs	r2, #64	@ 0x40
 800d872:	621a      	str	r2, [r3, #32]

  return ret;
 800d874:	7bfb      	ldrb	r3, [r7, #15]
}
 800d876:	4618      	mov	r0, r3
 800d878:	3710      	adds	r7, #16
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}

0800d87e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d87e:	b480      	push	{r7}
 800d880:	b083      	sub	sp, #12
 800d882:	af00      	add	r7, sp, #0
 800d884:	6078      	str	r0, [r7, #4]
 800d886:	460b      	mov	r3, r1
 800d888:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	78fa      	ldrb	r2, [r7, #3]
 800d88e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d890:	2300      	movs	r3, #0
}
 800d892:	4618      	mov	r0, r3
 800d894:	370c      	adds	r7, #12
 800d896:	46bd      	mov	sp, r7
 800d898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89c:	4770      	bx	lr

0800d89e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d89e:	b480      	push	{r7}
 800d8a0:	b083      	sub	sp, #12
 800d8a2:	af00      	add	r7, sp, #0
 800d8a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	2b04      	cmp	r3, #4
 800d8b0:	d006      	beq.n	800d8c0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8b8:	b2da      	uxtb	r2, r3
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2204      	movs	r2, #4
 800d8c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d8c8:	2300      	movs	r3, #0
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	370c      	adds	r7, #12
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d4:	4770      	bx	lr

0800d8d6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d8d6:	b480      	push	{r7}
 800d8d8:	b083      	sub	sp, #12
 800d8da:	af00      	add	r7, sp, #0
 800d8dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8e4:	b2db      	uxtb	r3, r3
 800d8e6:	2b04      	cmp	r3, #4
 800d8e8:	d106      	bne.n	800d8f8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d8f0:	b2da      	uxtb	r2, r3
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d8f8:	2300      	movs	r3, #0
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	370c      	adds	r7, #12
 800d8fe:	46bd      	mov	sp, r7
 800d900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d904:	4770      	bx	lr

0800d906 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d906:	b580      	push	{r7, lr}
 800d908:	b082      	sub	sp, #8
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d914:	b2db      	uxtb	r3, r3
 800d916:	2b03      	cmp	r3, #3
 800d918:	d110      	bne.n	800d93c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d920:	2b00      	cmp	r3, #0
 800d922:	d00b      	beq.n	800d93c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d92a:	69db      	ldr	r3, [r3, #28]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d005      	beq.n	800d93c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d936:	69db      	ldr	r3, [r3, #28]
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d93c:	2300      	movs	r3, #0
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3708      	adds	r7, #8
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}

0800d946 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d946:	b580      	push	{r7, lr}
 800d948:	b082      	sub	sp, #8
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	6078      	str	r0, [r7, #4]
 800d94e:	460b      	mov	r3, r1
 800d950:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	32ae      	adds	r2, #174	@ 0xae
 800d95c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d101      	bne.n	800d968 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d964:	2303      	movs	r3, #3
 800d966:	e01c      	b.n	800d9a2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d96e:	b2db      	uxtb	r3, r3
 800d970:	2b03      	cmp	r3, #3
 800d972:	d115      	bne.n	800d9a0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	32ae      	adds	r2, #174	@ 0xae
 800d97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d982:	6a1b      	ldr	r3, [r3, #32]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d00b      	beq.n	800d9a0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	32ae      	adds	r2, #174	@ 0xae
 800d992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d996:	6a1b      	ldr	r3, [r3, #32]
 800d998:	78fa      	ldrb	r2, [r7, #3]
 800d99a:	4611      	mov	r1, r2
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3708      	adds	r7, #8
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b082      	sub	sp, #8
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
 800d9b2:	460b      	mov	r3, r1
 800d9b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	32ae      	adds	r2, #174	@ 0xae
 800d9c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d101      	bne.n	800d9cc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d9c8:	2303      	movs	r3, #3
 800d9ca:	e01c      	b.n	800da06 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	2b03      	cmp	r3, #3
 800d9d6:	d115      	bne.n	800da04 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	32ae      	adds	r2, #174	@ 0xae
 800d9e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00b      	beq.n	800da04 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	32ae      	adds	r2, #174	@ 0xae
 800d9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9fc:	78fa      	ldrb	r2, [r7, #3]
 800d9fe:	4611      	mov	r1, r2
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800da04:	2300      	movs	r3, #0
}
 800da06:	4618      	mov	r0, r3
 800da08:	3708      	adds	r7, #8
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}

0800da0e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800da0e:	b480      	push	{r7}
 800da10:	b083      	sub	sp, #12
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800da16:	2300      	movs	r3, #0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	370c      	adds	r7, #12
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr

0800da24 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800da2c:	2300      	movs	r3, #0
 800da2e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2201      	movs	r2, #1
 800da34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d00e      	beq.n	800da60 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da48:	685b      	ldr	r3, [r3, #4]
 800da4a:	687a      	ldr	r2, [r7, #4]
 800da4c:	6852      	ldr	r2, [r2, #4]
 800da4e:	b2d2      	uxtb	r2, r2
 800da50:	4611      	mov	r1, r2
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	4798      	blx	r3
 800da56:	4603      	mov	r3, r0
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d001      	beq.n	800da60 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800da5c:	2303      	movs	r3, #3
 800da5e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800da60:	7bfb      	ldrb	r3, [r7, #15]
}
 800da62:	4618      	mov	r0, r3
 800da64:	3710      	adds	r7, #16
 800da66:	46bd      	mov	sp, r7
 800da68:	bd80      	pop	{r7, pc}

0800da6a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800da6a:	b480      	push	{r7}
 800da6c:	b083      	sub	sp, #12
 800da6e:	af00      	add	r7, sp, #0
 800da70:	6078      	str	r0, [r7, #4]
 800da72:	460b      	mov	r3, r1
 800da74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800da76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800da78:	4618      	mov	r0, r3
 800da7a:	370c      	adds	r7, #12
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr

0800da84 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	460b      	mov	r3, r1
 800da8e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800da90:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800da92:	4618      	mov	r0, r3
 800da94:	370c      	adds	r7, #12
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr

0800da9e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800da9e:	b580      	push	{r7, lr}
 800daa0:	b086      	sub	sp, #24
 800daa2:	af00      	add	r7, sp, #0
 800daa4:	6078      	str	r0, [r7, #4]
 800daa6:	460b      	mov	r3, r1
 800daa8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800dab2:	2300      	movs	r3, #0
 800dab4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	885b      	ldrh	r3, [r3, #2]
 800daba:	b29b      	uxth	r3, r3
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	7812      	ldrb	r2, [r2, #0]
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d91f      	bls.n	800db04 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	781b      	ldrb	r3, [r3, #0]
 800dac8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800daca:	e013      	b.n	800daf4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800dacc:	f107 030a 	add.w	r3, r7, #10
 800dad0:	4619      	mov	r1, r3
 800dad2:	6978      	ldr	r0, [r7, #20]
 800dad4:	f000 f81b 	bl	800db0e <USBD_GetNextDesc>
 800dad8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	785b      	ldrb	r3, [r3, #1]
 800dade:	2b05      	cmp	r3, #5
 800dae0:	d108      	bne.n	800daf4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	789b      	ldrb	r3, [r3, #2]
 800daea:	78fa      	ldrb	r2, [r7, #3]
 800daec:	429a      	cmp	r2, r3
 800daee:	d008      	beq.n	800db02 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800daf0:	2300      	movs	r3, #0
 800daf2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	885b      	ldrh	r3, [r3, #2]
 800daf8:	b29a      	uxth	r2, r3
 800dafa:	897b      	ldrh	r3, [r7, #10]
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d8e5      	bhi.n	800dacc <USBD_GetEpDesc+0x2e>
 800db00:	e000      	b.n	800db04 <USBD_GetEpDesc+0x66>
          break;
 800db02:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800db04:	693b      	ldr	r3, [r7, #16]
}
 800db06:	4618      	mov	r0, r3
 800db08:	3718      	adds	r7, #24
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800db0e:	b480      	push	{r7}
 800db10:	b085      	sub	sp, #20
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
 800db16:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800db1c:	683b      	ldr	r3, [r7, #0]
 800db1e:	881b      	ldrh	r3, [r3, #0]
 800db20:	68fa      	ldr	r2, [r7, #12]
 800db22:	7812      	ldrb	r2, [r2, #0]
 800db24:	4413      	add	r3, r2
 800db26:	b29a      	uxth	r2, r3
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	461a      	mov	r2, r3
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	4413      	add	r3, r2
 800db36:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800db38:	68fb      	ldr	r3, [r7, #12]
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	3714      	adds	r7, #20
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr

0800db46 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800db46:	b480      	push	{r7}
 800db48:	b087      	sub	sp, #28
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800db58:	697b      	ldr	r3, [r7, #20]
 800db5a:	3301      	adds	r3, #1
 800db5c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	781b      	ldrb	r3, [r3, #0]
 800db62:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800db64:	8a3b      	ldrh	r3, [r7, #16]
 800db66:	021b      	lsls	r3, r3, #8
 800db68:	b21a      	sxth	r2, r3
 800db6a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800db6e:	4313      	orrs	r3, r2
 800db70:	b21b      	sxth	r3, r3
 800db72:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800db74:	89fb      	ldrh	r3, [r7, #14]
}
 800db76:	4618      	mov	r0, r3
 800db78:	371c      	adds	r7, #28
 800db7a:	46bd      	mov	sp, r7
 800db7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db80:	4770      	bx	lr
	...

0800db84 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db8e:	2300      	movs	r3, #0
 800db90:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	781b      	ldrb	r3, [r3, #0]
 800db96:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800db9a:	2b40      	cmp	r3, #64	@ 0x40
 800db9c:	d005      	beq.n	800dbaa <USBD_StdDevReq+0x26>
 800db9e:	2b40      	cmp	r3, #64	@ 0x40
 800dba0:	d857      	bhi.n	800dc52 <USBD_StdDevReq+0xce>
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d00f      	beq.n	800dbc6 <USBD_StdDevReq+0x42>
 800dba6:	2b20      	cmp	r3, #32
 800dba8:	d153      	bne.n	800dc52 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	32ae      	adds	r2, #174	@ 0xae
 800dbb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	6839      	ldr	r1, [r7, #0]
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	4798      	blx	r3
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	73fb      	strb	r3, [r7, #15]
      break;
 800dbc4:	e04a      	b.n	800dc5c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	785b      	ldrb	r3, [r3, #1]
 800dbca:	2b09      	cmp	r3, #9
 800dbcc:	d83b      	bhi.n	800dc46 <USBD_StdDevReq+0xc2>
 800dbce:	a201      	add	r2, pc, #4	@ (adr r2, 800dbd4 <USBD_StdDevReq+0x50>)
 800dbd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbd4:	0800dc29 	.word	0x0800dc29
 800dbd8:	0800dc3d 	.word	0x0800dc3d
 800dbdc:	0800dc47 	.word	0x0800dc47
 800dbe0:	0800dc33 	.word	0x0800dc33
 800dbe4:	0800dc47 	.word	0x0800dc47
 800dbe8:	0800dc07 	.word	0x0800dc07
 800dbec:	0800dbfd 	.word	0x0800dbfd
 800dbf0:	0800dc47 	.word	0x0800dc47
 800dbf4:	0800dc1f 	.word	0x0800dc1f
 800dbf8:	0800dc11 	.word	0x0800dc11
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dbfc:	6839      	ldr	r1, [r7, #0]
 800dbfe:	6878      	ldr	r0, [r7, #4]
 800dc00:	f000 fa3c 	bl	800e07c <USBD_GetDescriptor>
          break;
 800dc04:	e024      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dc06:	6839      	ldr	r1, [r7, #0]
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f000 fbcb 	bl	800e3a4 <USBD_SetAddress>
          break;
 800dc0e:	e01f      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800dc10:	6839      	ldr	r1, [r7, #0]
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 fc0a 	bl	800e42c <USBD_SetConfig>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	73fb      	strb	r3, [r7, #15]
          break;
 800dc1c:	e018      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dc1e:	6839      	ldr	r1, [r7, #0]
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f000 fcad 	bl	800e580 <USBD_GetConfig>
          break;
 800dc26:	e013      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dc28:	6839      	ldr	r1, [r7, #0]
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f000 fcde 	bl	800e5ec <USBD_GetStatus>
          break;
 800dc30:	e00e      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dc32:	6839      	ldr	r1, [r7, #0]
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f000 fd0d 	bl	800e654 <USBD_SetFeature>
          break;
 800dc3a:	e009      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dc3c:	6839      	ldr	r1, [r7, #0]
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 fd31 	bl	800e6a6 <USBD_ClrFeature>
          break;
 800dc44:	e004      	b.n	800dc50 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800dc46:	6839      	ldr	r1, [r7, #0]
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f000 fd88 	bl	800e75e <USBD_CtlError>
          break;
 800dc4e:	bf00      	nop
      }
      break;
 800dc50:	e004      	b.n	800dc5c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800dc52:	6839      	ldr	r1, [r7, #0]
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f000 fd82 	bl	800e75e <USBD_CtlError>
      break;
 800dc5a:	bf00      	nop
  }

  return ret;
 800dc5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	3710      	adds	r7, #16
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop

0800dc68 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b084      	sub	sp, #16
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
 800dc70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc72:	2300      	movs	r3, #0
 800dc74:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	781b      	ldrb	r3, [r3, #0]
 800dc7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dc7e:	2b40      	cmp	r3, #64	@ 0x40
 800dc80:	d005      	beq.n	800dc8e <USBD_StdItfReq+0x26>
 800dc82:	2b40      	cmp	r3, #64	@ 0x40
 800dc84:	d852      	bhi.n	800dd2c <USBD_StdItfReq+0xc4>
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d001      	beq.n	800dc8e <USBD_StdItfReq+0x26>
 800dc8a:	2b20      	cmp	r3, #32
 800dc8c:	d14e      	bne.n	800dd2c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc94:	b2db      	uxtb	r3, r3
 800dc96:	3b01      	subs	r3, #1
 800dc98:	2b02      	cmp	r3, #2
 800dc9a:	d840      	bhi.n	800dd1e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	889b      	ldrh	r3, [r3, #4]
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d836      	bhi.n	800dd14 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	889b      	ldrh	r3, [r3, #4]
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	4619      	mov	r1, r3
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	f7ff fedb 	bl	800da6a <USBD_CoreFindIF>
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dcb8:	7bbb      	ldrb	r3, [r7, #14]
 800dcba:	2bff      	cmp	r3, #255	@ 0xff
 800dcbc:	d01d      	beq.n	800dcfa <USBD_StdItfReq+0x92>
 800dcbe:	7bbb      	ldrb	r3, [r7, #14]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d11a      	bne.n	800dcfa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800dcc4:	7bba      	ldrb	r2, [r7, #14]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	32ae      	adds	r2, #174	@ 0xae
 800dcca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcce:	689b      	ldr	r3, [r3, #8]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d00f      	beq.n	800dcf4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800dcd4:	7bba      	ldrb	r2, [r7, #14]
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dcdc:	7bba      	ldrb	r2, [r7, #14]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	32ae      	adds	r2, #174	@ 0xae
 800dce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dce6:	689b      	ldr	r3, [r3, #8]
 800dce8:	6839      	ldr	r1, [r7, #0]
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	4798      	blx	r3
 800dcee:	4603      	mov	r3, r0
 800dcf0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dcf2:	e004      	b.n	800dcfe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800dcf4:	2303      	movs	r3, #3
 800dcf6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dcf8:	e001      	b.n	800dcfe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800dcfa:	2303      	movs	r3, #3
 800dcfc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	88db      	ldrh	r3, [r3, #6]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d110      	bne.n	800dd28 <USBD_StdItfReq+0xc0>
 800dd06:	7bfb      	ldrb	r3, [r7, #15]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d10d      	bne.n	800dd28 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f000 fdfd 	bl	800e90c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dd12:	e009      	b.n	800dd28 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800dd14:	6839      	ldr	r1, [r7, #0]
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f000 fd21 	bl	800e75e <USBD_CtlError>
          break;
 800dd1c:	e004      	b.n	800dd28 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800dd1e:	6839      	ldr	r1, [r7, #0]
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f000 fd1c 	bl	800e75e <USBD_CtlError>
          break;
 800dd26:	e000      	b.n	800dd2a <USBD_StdItfReq+0xc2>
          break;
 800dd28:	bf00      	nop
      }
      break;
 800dd2a:	e004      	b.n	800dd36 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800dd2c:	6839      	ldr	r1, [r7, #0]
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f000 fd15 	bl	800e75e <USBD_CtlError>
      break;
 800dd34:	bf00      	nop
  }

  return ret;
 800dd36:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	3710      	adds	r7, #16
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b084      	sub	sp, #16
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	889b      	ldrh	r3, [r3, #4]
 800dd52:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dd5c:	2b40      	cmp	r3, #64	@ 0x40
 800dd5e:	d007      	beq.n	800dd70 <USBD_StdEPReq+0x30>
 800dd60:	2b40      	cmp	r3, #64	@ 0x40
 800dd62:	f200 817f 	bhi.w	800e064 <USBD_StdEPReq+0x324>
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d02a      	beq.n	800ddc0 <USBD_StdEPReq+0x80>
 800dd6a:	2b20      	cmp	r3, #32
 800dd6c:	f040 817a 	bne.w	800e064 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800dd70:	7bbb      	ldrb	r3, [r7, #14]
 800dd72:	4619      	mov	r1, r3
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f7ff fe85 	bl	800da84 <USBD_CoreFindEP>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dd7e:	7b7b      	ldrb	r3, [r7, #13]
 800dd80:	2bff      	cmp	r3, #255	@ 0xff
 800dd82:	f000 8174 	beq.w	800e06e <USBD_StdEPReq+0x32e>
 800dd86:	7b7b      	ldrb	r3, [r7, #13]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f040 8170 	bne.w	800e06e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800dd8e:	7b7a      	ldrb	r2, [r7, #13]
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800dd96:	7b7a      	ldrb	r2, [r7, #13]
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	32ae      	adds	r2, #174	@ 0xae
 800dd9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	f000 8163 	beq.w	800e06e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800dda8:	7b7a      	ldrb	r2, [r7, #13]
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	32ae      	adds	r2, #174	@ 0xae
 800ddae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddb2:	689b      	ldr	r3, [r3, #8]
 800ddb4:	6839      	ldr	r1, [r7, #0]
 800ddb6:	6878      	ldr	r0, [r7, #4]
 800ddb8:	4798      	blx	r3
 800ddba:	4603      	mov	r3, r0
 800ddbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ddbe:	e156      	b.n	800e06e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	785b      	ldrb	r3, [r3, #1]
 800ddc4:	2b03      	cmp	r3, #3
 800ddc6:	d008      	beq.n	800ddda <USBD_StdEPReq+0x9a>
 800ddc8:	2b03      	cmp	r3, #3
 800ddca:	f300 8145 	bgt.w	800e058 <USBD_StdEPReq+0x318>
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f000 809b 	beq.w	800df0a <USBD_StdEPReq+0x1ca>
 800ddd4:	2b01      	cmp	r3, #1
 800ddd6:	d03c      	beq.n	800de52 <USBD_StdEPReq+0x112>
 800ddd8:	e13e      	b.n	800e058 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dde0:	b2db      	uxtb	r3, r3
 800dde2:	2b02      	cmp	r3, #2
 800dde4:	d002      	beq.n	800ddec <USBD_StdEPReq+0xac>
 800dde6:	2b03      	cmp	r3, #3
 800dde8:	d016      	beq.n	800de18 <USBD_StdEPReq+0xd8>
 800ddea:	e02c      	b.n	800de46 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ddec:	7bbb      	ldrb	r3, [r7, #14]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d00d      	beq.n	800de0e <USBD_StdEPReq+0xce>
 800ddf2:	7bbb      	ldrb	r3, [r7, #14]
 800ddf4:	2b80      	cmp	r3, #128	@ 0x80
 800ddf6:	d00a      	beq.n	800de0e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ddf8:	7bbb      	ldrb	r3, [r7, #14]
 800ddfa:	4619      	mov	r1, r3
 800ddfc:	6878      	ldr	r0, [r7, #4]
 800ddfe:	f001 f9d9 	bl	800f1b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800de02:	2180      	movs	r1, #128	@ 0x80
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f001 f9d5 	bl	800f1b4 <USBD_LL_StallEP>
 800de0a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800de0c:	e020      	b.n	800de50 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800de0e:	6839      	ldr	r1, [r7, #0]
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f000 fca4 	bl	800e75e <USBD_CtlError>
              break;
 800de16:	e01b      	b.n	800de50 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	885b      	ldrh	r3, [r3, #2]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d10e      	bne.n	800de3e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800de20:	7bbb      	ldrb	r3, [r7, #14]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d00b      	beq.n	800de3e <USBD_StdEPReq+0xfe>
 800de26:	7bbb      	ldrb	r3, [r7, #14]
 800de28:	2b80      	cmp	r3, #128	@ 0x80
 800de2a:	d008      	beq.n	800de3e <USBD_StdEPReq+0xfe>
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	88db      	ldrh	r3, [r3, #6]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d104      	bne.n	800de3e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800de34:	7bbb      	ldrb	r3, [r7, #14]
 800de36:	4619      	mov	r1, r3
 800de38:	6878      	ldr	r0, [r7, #4]
 800de3a:	f001 f9bb 	bl	800f1b4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800de3e:	6878      	ldr	r0, [r7, #4]
 800de40:	f000 fd64 	bl	800e90c <USBD_CtlSendStatus>

              break;
 800de44:	e004      	b.n	800de50 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800de46:	6839      	ldr	r1, [r7, #0]
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f000 fc88 	bl	800e75e <USBD_CtlError>
              break;
 800de4e:	bf00      	nop
          }
          break;
 800de50:	e107      	b.n	800e062 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de58:	b2db      	uxtb	r3, r3
 800de5a:	2b02      	cmp	r3, #2
 800de5c:	d002      	beq.n	800de64 <USBD_StdEPReq+0x124>
 800de5e:	2b03      	cmp	r3, #3
 800de60:	d016      	beq.n	800de90 <USBD_StdEPReq+0x150>
 800de62:	e04b      	b.n	800defc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de64:	7bbb      	ldrb	r3, [r7, #14]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d00d      	beq.n	800de86 <USBD_StdEPReq+0x146>
 800de6a:	7bbb      	ldrb	r3, [r7, #14]
 800de6c:	2b80      	cmp	r3, #128	@ 0x80
 800de6e:	d00a      	beq.n	800de86 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800de70:	7bbb      	ldrb	r3, [r7, #14]
 800de72:	4619      	mov	r1, r3
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f001 f99d 	bl	800f1b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800de7a:	2180      	movs	r1, #128	@ 0x80
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f001 f999 	bl	800f1b4 <USBD_LL_StallEP>
 800de82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800de84:	e040      	b.n	800df08 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800de86:	6839      	ldr	r1, [r7, #0]
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f000 fc68 	bl	800e75e <USBD_CtlError>
              break;
 800de8e:	e03b      	b.n	800df08 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	885b      	ldrh	r3, [r3, #2]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d136      	bne.n	800df06 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800de98:	7bbb      	ldrb	r3, [r7, #14]
 800de9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d004      	beq.n	800deac <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800dea2:	7bbb      	ldrb	r3, [r7, #14]
 800dea4:	4619      	mov	r1, r3
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f001 f9a3 	bl	800f1f2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f000 fd2d 	bl	800e90c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800deb2:	7bbb      	ldrb	r3, [r7, #14]
 800deb4:	4619      	mov	r1, r3
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7ff fde4 	bl	800da84 <USBD_CoreFindEP>
 800debc:	4603      	mov	r3, r0
 800debe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dec0:	7b7b      	ldrb	r3, [r7, #13]
 800dec2:	2bff      	cmp	r3, #255	@ 0xff
 800dec4:	d01f      	beq.n	800df06 <USBD_StdEPReq+0x1c6>
 800dec6:	7b7b      	ldrb	r3, [r7, #13]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d11c      	bne.n	800df06 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800decc:	7b7a      	ldrb	r2, [r7, #13]
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ded4:	7b7a      	ldrb	r2, [r7, #13]
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	32ae      	adds	r2, #174	@ 0xae
 800deda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d010      	beq.n	800df06 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dee4:	7b7a      	ldrb	r2, [r7, #13]
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	32ae      	adds	r2, #174	@ 0xae
 800deea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	6839      	ldr	r1, [r7, #0]
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	4798      	blx	r3
 800def6:	4603      	mov	r3, r0
 800def8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800defa:	e004      	b.n	800df06 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800defc:	6839      	ldr	r1, [r7, #0]
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f000 fc2d 	bl	800e75e <USBD_CtlError>
              break;
 800df04:	e000      	b.n	800df08 <USBD_StdEPReq+0x1c8>
              break;
 800df06:	bf00      	nop
          }
          break;
 800df08:	e0ab      	b.n	800e062 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df10:	b2db      	uxtb	r3, r3
 800df12:	2b02      	cmp	r3, #2
 800df14:	d002      	beq.n	800df1c <USBD_StdEPReq+0x1dc>
 800df16:	2b03      	cmp	r3, #3
 800df18:	d032      	beq.n	800df80 <USBD_StdEPReq+0x240>
 800df1a:	e097      	b.n	800e04c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df1c:	7bbb      	ldrb	r3, [r7, #14]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d007      	beq.n	800df32 <USBD_StdEPReq+0x1f2>
 800df22:	7bbb      	ldrb	r3, [r7, #14]
 800df24:	2b80      	cmp	r3, #128	@ 0x80
 800df26:	d004      	beq.n	800df32 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800df28:	6839      	ldr	r1, [r7, #0]
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f000 fc17 	bl	800e75e <USBD_CtlError>
                break;
 800df30:	e091      	b.n	800e056 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df36:	2b00      	cmp	r3, #0
 800df38:	da0b      	bge.n	800df52 <USBD_StdEPReq+0x212>
 800df3a:	7bbb      	ldrb	r3, [r7, #14]
 800df3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800df40:	4613      	mov	r3, r2
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4413      	add	r3, r2
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	3310      	adds	r3, #16
 800df4a:	687a      	ldr	r2, [r7, #4]
 800df4c:	4413      	add	r3, r2
 800df4e:	3304      	adds	r3, #4
 800df50:	e00b      	b.n	800df6a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800df52:	7bbb      	ldrb	r3, [r7, #14]
 800df54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df58:	4613      	mov	r3, r2
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	4413      	add	r3, r2
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800df64:	687a      	ldr	r2, [r7, #4]
 800df66:	4413      	add	r3, r2
 800df68:	3304      	adds	r3, #4
 800df6a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800df6c:	68bb      	ldr	r3, [r7, #8]
 800df6e:	2200      	movs	r2, #0
 800df70:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	2202      	movs	r2, #2
 800df76:	4619      	mov	r1, r3
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f000 fc6d 	bl	800e858 <USBD_CtlSendData>
              break;
 800df7e:	e06a      	b.n	800e056 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800df80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df84:	2b00      	cmp	r3, #0
 800df86:	da11      	bge.n	800dfac <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800df88:	7bbb      	ldrb	r3, [r7, #14]
 800df8a:	f003 020f 	and.w	r2, r3, #15
 800df8e:	6879      	ldr	r1, [r7, #4]
 800df90:	4613      	mov	r3, r2
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	4413      	add	r3, r2
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	440b      	add	r3, r1
 800df9a:	3324      	adds	r3, #36	@ 0x24
 800df9c:	881b      	ldrh	r3, [r3, #0]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d117      	bne.n	800dfd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dfa2:	6839      	ldr	r1, [r7, #0]
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f000 fbda 	bl	800e75e <USBD_CtlError>
                  break;
 800dfaa:	e054      	b.n	800e056 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dfac:	7bbb      	ldrb	r3, [r7, #14]
 800dfae:	f003 020f 	and.w	r2, r3, #15
 800dfb2:	6879      	ldr	r1, [r7, #4]
 800dfb4:	4613      	mov	r3, r2
 800dfb6:	009b      	lsls	r3, r3, #2
 800dfb8:	4413      	add	r3, r2
 800dfba:	009b      	lsls	r3, r3, #2
 800dfbc:	440b      	add	r3, r1
 800dfbe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dfc2:	881b      	ldrh	r3, [r3, #0]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d104      	bne.n	800dfd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dfc8:	6839      	ldr	r1, [r7, #0]
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 fbc7 	bl	800e75e <USBD_CtlError>
                  break;
 800dfd0:	e041      	b.n	800e056 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	da0b      	bge.n	800dff2 <USBD_StdEPReq+0x2b2>
 800dfda:	7bbb      	ldrb	r3, [r7, #14]
 800dfdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfe0:	4613      	mov	r3, r2
 800dfe2:	009b      	lsls	r3, r3, #2
 800dfe4:	4413      	add	r3, r2
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	3310      	adds	r3, #16
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	4413      	add	r3, r2
 800dfee:	3304      	adds	r3, #4
 800dff0:	e00b      	b.n	800e00a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dff2:	7bbb      	ldrb	r3, [r7, #14]
 800dff4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dff8:	4613      	mov	r3, r2
 800dffa:	009b      	lsls	r3, r3, #2
 800dffc:	4413      	add	r3, r2
 800dffe:	009b      	lsls	r3, r3, #2
 800e000:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	4413      	add	r3, r2
 800e008:	3304      	adds	r3, #4
 800e00a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e00c:	7bbb      	ldrb	r3, [r7, #14]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d002      	beq.n	800e018 <USBD_StdEPReq+0x2d8>
 800e012:	7bbb      	ldrb	r3, [r7, #14]
 800e014:	2b80      	cmp	r3, #128	@ 0x80
 800e016:	d103      	bne.n	800e020 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e018:	68bb      	ldr	r3, [r7, #8]
 800e01a:	2200      	movs	r2, #0
 800e01c:	601a      	str	r2, [r3, #0]
 800e01e:	e00e      	b.n	800e03e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e020:	7bbb      	ldrb	r3, [r7, #14]
 800e022:	4619      	mov	r1, r3
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f001 f903 	bl	800f230 <USBD_LL_IsStallEP>
 800e02a:	4603      	mov	r3, r0
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d003      	beq.n	800e038 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	2201      	movs	r2, #1
 800e034:	601a      	str	r2, [r3, #0]
 800e036:	e002      	b.n	800e03e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e038:	68bb      	ldr	r3, [r7, #8]
 800e03a:	2200      	movs	r2, #0
 800e03c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	2202      	movs	r2, #2
 800e042:	4619      	mov	r1, r3
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 fc07 	bl	800e858 <USBD_CtlSendData>
              break;
 800e04a:	e004      	b.n	800e056 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e04c:	6839      	ldr	r1, [r7, #0]
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f000 fb85 	bl	800e75e <USBD_CtlError>
              break;
 800e054:	bf00      	nop
          }
          break;
 800e056:	e004      	b.n	800e062 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e058:	6839      	ldr	r1, [r7, #0]
 800e05a:	6878      	ldr	r0, [r7, #4]
 800e05c:	f000 fb7f 	bl	800e75e <USBD_CtlError>
          break;
 800e060:	bf00      	nop
      }
      break;
 800e062:	e005      	b.n	800e070 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e064:	6839      	ldr	r1, [r7, #0]
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 fb79 	bl	800e75e <USBD_CtlError>
      break;
 800e06c:	e000      	b.n	800e070 <USBD_StdEPReq+0x330>
      break;
 800e06e:	bf00      	nop
  }

  return ret;
 800e070:	7bfb      	ldrb	r3, [r7, #15]
}
 800e072:	4618      	mov	r0, r3
 800e074:	3710      	adds	r7, #16
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}
	...

0800e07c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b084      	sub	sp, #16
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
 800e084:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e086:	2300      	movs	r3, #0
 800e088:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e08a:	2300      	movs	r3, #0
 800e08c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e08e:	2300      	movs	r3, #0
 800e090:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	885b      	ldrh	r3, [r3, #2]
 800e096:	0a1b      	lsrs	r3, r3, #8
 800e098:	b29b      	uxth	r3, r3
 800e09a:	3b01      	subs	r3, #1
 800e09c:	2b0e      	cmp	r3, #14
 800e09e:	f200 8152 	bhi.w	800e346 <USBD_GetDescriptor+0x2ca>
 800e0a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a8 <USBD_GetDescriptor+0x2c>)
 800e0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a8:	0800e119 	.word	0x0800e119
 800e0ac:	0800e131 	.word	0x0800e131
 800e0b0:	0800e171 	.word	0x0800e171
 800e0b4:	0800e347 	.word	0x0800e347
 800e0b8:	0800e347 	.word	0x0800e347
 800e0bc:	0800e2e7 	.word	0x0800e2e7
 800e0c0:	0800e313 	.word	0x0800e313
 800e0c4:	0800e347 	.word	0x0800e347
 800e0c8:	0800e347 	.word	0x0800e347
 800e0cc:	0800e347 	.word	0x0800e347
 800e0d0:	0800e347 	.word	0x0800e347
 800e0d4:	0800e347 	.word	0x0800e347
 800e0d8:	0800e347 	.word	0x0800e347
 800e0dc:	0800e347 	.word	0x0800e347
 800e0e0:	0800e0e5 	.word	0x0800e0e5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e0ea:	69db      	ldr	r3, [r3, #28]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d00b      	beq.n	800e108 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e0f6:	69db      	ldr	r3, [r3, #28]
 800e0f8:	687a      	ldr	r2, [r7, #4]
 800e0fa:	7c12      	ldrb	r2, [r2, #16]
 800e0fc:	f107 0108 	add.w	r1, r7, #8
 800e100:	4610      	mov	r0, r2
 800e102:	4798      	blx	r3
 800e104:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e106:	e126      	b.n	800e356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e108:	6839      	ldr	r1, [r7, #0]
 800e10a:	6878      	ldr	r0, [r7, #4]
 800e10c:	f000 fb27 	bl	800e75e <USBD_CtlError>
        err++;
 800e110:	7afb      	ldrb	r3, [r7, #11]
 800e112:	3301      	adds	r3, #1
 800e114:	72fb      	strb	r3, [r7, #11]
      break;
 800e116:	e11e      	b.n	800e356 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	7c12      	ldrb	r2, [r2, #16]
 800e124:	f107 0108 	add.w	r1, r7, #8
 800e128:	4610      	mov	r0, r2
 800e12a:	4798      	blx	r3
 800e12c:	60f8      	str	r0, [r7, #12]
      break;
 800e12e:	e112      	b.n	800e356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	7c1b      	ldrb	r3, [r3, #16]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d10d      	bne.n	800e154 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e13e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e140:	f107 0208 	add.w	r2, r7, #8
 800e144:	4610      	mov	r0, r2
 800e146:	4798      	blx	r3
 800e148:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	3301      	adds	r3, #1
 800e14e:	2202      	movs	r2, #2
 800e150:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e152:	e100      	b.n	800e356 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e15c:	f107 0208 	add.w	r2, r7, #8
 800e160:	4610      	mov	r0, r2
 800e162:	4798      	blx	r3
 800e164:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	3301      	adds	r3, #1
 800e16a:	2202      	movs	r2, #2
 800e16c:	701a      	strb	r2, [r3, #0]
      break;
 800e16e:	e0f2      	b.n	800e356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	885b      	ldrh	r3, [r3, #2]
 800e174:	b2db      	uxtb	r3, r3
 800e176:	2b05      	cmp	r3, #5
 800e178:	f200 80ac 	bhi.w	800e2d4 <USBD_GetDescriptor+0x258>
 800e17c:	a201      	add	r2, pc, #4	@ (adr r2, 800e184 <USBD_GetDescriptor+0x108>)
 800e17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e182:	bf00      	nop
 800e184:	0800e19d 	.word	0x0800e19d
 800e188:	0800e1d1 	.word	0x0800e1d1
 800e18c:	0800e205 	.word	0x0800e205
 800e190:	0800e239 	.word	0x0800e239
 800e194:	0800e26d 	.word	0x0800e26d
 800e198:	0800e2a1 	.word	0x0800e2a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d00b      	beq.n	800e1c0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e1ae:	685b      	ldr	r3, [r3, #4]
 800e1b0:	687a      	ldr	r2, [r7, #4]
 800e1b2:	7c12      	ldrb	r2, [r2, #16]
 800e1b4:	f107 0108 	add.w	r1, r7, #8
 800e1b8:	4610      	mov	r0, r2
 800e1ba:	4798      	blx	r3
 800e1bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1be:	e091      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e1c0:	6839      	ldr	r1, [r7, #0]
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f000 facb 	bl	800e75e <USBD_CtlError>
            err++;
 800e1c8:	7afb      	ldrb	r3, [r7, #11]
 800e1ca:	3301      	adds	r3, #1
 800e1cc:	72fb      	strb	r3, [r7, #11]
          break;
 800e1ce:	e089      	b.n	800e2e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e1d6:	689b      	ldr	r3, [r3, #8]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d00b      	beq.n	800e1f4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e1e2:	689b      	ldr	r3, [r3, #8]
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	7c12      	ldrb	r2, [r2, #16]
 800e1e8:	f107 0108 	add.w	r1, r7, #8
 800e1ec:	4610      	mov	r0, r2
 800e1ee:	4798      	blx	r3
 800e1f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1f2:	e077      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e1f4:	6839      	ldr	r1, [r7, #0]
 800e1f6:	6878      	ldr	r0, [r7, #4]
 800e1f8:	f000 fab1 	bl	800e75e <USBD_CtlError>
            err++;
 800e1fc:	7afb      	ldrb	r3, [r7, #11]
 800e1fe:	3301      	adds	r3, #1
 800e200:	72fb      	strb	r3, [r7, #11]
          break;
 800e202:	e06f      	b.n	800e2e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e20a:	68db      	ldr	r3, [r3, #12]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d00b      	beq.n	800e228 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e216:	68db      	ldr	r3, [r3, #12]
 800e218:	687a      	ldr	r2, [r7, #4]
 800e21a:	7c12      	ldrb	r2, [r2, #16]
 800e21c:	f107 0108 	add.w	r1, r7, #8
 800e220:	4610      	mov	r0, r2
 800e222:	4798      	blx	r3
 800e224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e226:	e05d      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e228:	6839      	ldr	r1, [r7, #0]
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f000 fa97 	bl	800e75e <USBD_CtlError>
            err++;
 800e230:	7afb      	ldrb	r3, [r7, #11]
 800e232:	3301      	adds	r3, #1
 800e234:	72fb      	strb	r3, [r7, #11]
          break;
 800e236:	e055      	b.n	800e2e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d00b      	beq.n	800e25c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e24a:	691b      	ldr	r3, [r3, #16]
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	7c12      	ldrb	r2, [r2, #16]
 800e250:	f107 0108 	add.w	r1, r7, #8
 800e254:	4610      	mov	r0, r2
 800e256:	4798      	blx	r3
 800e258:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e25a:	e043      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e25c:	6839      	ldr	r1, [r7, #0]
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f000 fa7d 	bl	800e75e <USBD_CtlError>
            err++;
 800e264:	7afb      	ldrb	r3, [r7, #11]
 800e266:	3301      	adds	r3, #1
 800e268:	72fb      	strb	r3, [r7, #11]
          break;
 800e26a:	e03b      	b.n	800e2e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e272:	695b      	ldr	r3, [r3, #20]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d00b      	beq.n	800e290 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e27e:	695b      	ldr	r3, [r3, #20]
 800e280:	687a      	ldr	r2, [r7, #4]
 800e282:	7c12      	ldrb	r2, [r2, #16]
 800e284:	f107 0108 	add.w	r1, r7, #8
 800e288:	4610      	mov	r0, r2
 800e28a:	4798      	blx	r3
 800e28c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e28e:	e029      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e290:	6839      	ldr	r1, [r7, #0]
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 fa63 	bl	800e75e <USBD_CtlError>
            err++;
 800e298:	7afb      	ldrb	r3, [r7, #11]
 800e29a:	3301      	adds	r3, #1
 800e29c:	72fb      	strb	r3, [r7, #11]
          break;
 800e29e:	e021      	b.n	800e2e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2a6:	699b      	ldr	r3, [r3, #24]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d00b      	beq.n	800e2c4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2b2:	699b      	ldr	r3, [r3, #24]
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	7c12      	ldrb	r2, [r2, #16]
 800e2b8:	f107 0108 	add.w	r1, r7, #8
 800e2bc:	4610      	mov	r0, r2
 800e2be:	4798      	blx	r3
 800e2c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2c2:	e00f      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e2c4:	6839      	ldr	r1, [r7, #0]
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f000 fa49 	bl	800e75e <USBD_CtlError>
            err++;
 800e2cc:	7afb      	ldrb	r3, [r7, #11]
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	72fb      	strb	r3, [r7, #11]
          break;
 800e2d2:	e007      	b.n	800e2e4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e2d4:	6839      	ldr	r1, [r7, #0]
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f000 fa41 	bl	800e75e <USBD_CtlError>
          err++;
 800e2dc:	7afb      	ldrb	r3, [r7, #11]
 800e2de:	3301      	adds	r3, #1
 800e2e0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e2e2:	bf00      	nop
      }
      break;
 800e2e4:	e037      	b.n	800e356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	7c1b      	ldrb	r3, [r3, #16]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d109      	bne.n	800e302 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2f6:	f107 0208 	add.w	r2, r7, #8
 800e2fa:	4610      	mov	r0, r2
 800e2fc:	4798      	blx	r3
 800e2fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e300:	e029      	b.n	800e356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e302:	6839      	ldr	r1, [r7, #0]
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fa2a 	bl	800e75e <USBD_CtlError>
        err++;
 800e30a:	7afb      	ldrb	r3, [r7, #11]
 800e30c:	3301      	adds	r3, #1
 800e30e:	72fb      	strb	r3, [r7, #11]
      break;
 800e310:	e021      	b.n	800e356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	7c1b      	ldrb	r3, [r3, #16]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d10d      	bne.n	800e336 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e322:	f107 0208 	add.w	r2, r7, #8
 800e326:	4610      	mov	r0, r2
 800e328:	4798      	blx	r3
 800e32a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	3301      	adds	r3, #1
 800e330:	2207      	movs	r2, #7
 800e332:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e334:	e00f      	b.n	800e356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e336:	6839      	ldr	r1, [r7, #0]
 800e338:	6878      	ldr	r0, [r7, #4]
 800e33a:	f000 fa10 	bl	800e75e <USBD_CtlError>
        err++;
 800e33e:	7afb      	ldrb	r3, [r7, #11]
 800e340:	3301      	adds	r3, #1
 800e342:	72fb      	strb	r3, [r7, #11]
      break;
 800e344:	e007      	b.n	800e356 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e346:	6839      	ldr	r1, [r7, #0]
 800e348:	6878      	ldr	r0, [r7, #4]
 800e34a:	f000 fa08 	bl	800e75e <USBD_CtlError>
      err++;
 800e34e:	7afb      	ldrb	r3, [r7, #11]
 800e350:	3301      	adds	r3, #1
 800e352:	72fb      	strb	r3, [r7, #11]
      break;
 800e354:	bf00      	nop
  }

  if (err != 0U)
 800e356:	7afb      	ldrb	r3, [r7, #11]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d11e      	bne.n	800e39a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	88db      	ldrh	r3, [r3, #6]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d016      	beq.n	800e392 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e364:	893b      	ldrh	r3, [r7, #8]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d00e      	beq.n	800e388 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	88da      	ldrh	r2, [r3, #6]
 800e36e:	893b      	ldrh	r3, [r7, #8]
 800e370:	4293      	cmp	r3, r2
 800e372:	bf28      	it	cs
 800e374:	4613      	movcs	r3, r2
 800e376:	b29b      	uxth	r3, r3
 800e378:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e37a:	893b      	ldrh	r3, [r7, #8]
 800e37c:	461a      	mov	r2, r3
 800e37e:	68f9      	ldr	r1, [r7, #12]
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f000 fa69 	bl	800e858 <USBD_CtlSendData>
 800e386:	e009      	b.n	800e39c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e388:	6839      	ldr	r1, [r7, #0]
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f000 f9e7 	bl	800e75e <USBD_CtlError>
 800e390:	e004      	b.n	800e39c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f000 faba 	bl	800e90c <USBD_CtlSendStatus>
 800e398:	e000      	b.n	800e39c <USBD_GetDescriptor+0x320>
    return;
 800e39a:	bf00      	nop
  }
}
 800e39c:	3710      	adds	r7, #16
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}
 800e3a2:	bf00      	nop

0800e3a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b084      	sub	sp, #16
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
 800e3ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	889b      	ldrh	r3, [r3, #4]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d131      	bne.n	800e41a <USBD_SetAddress+0x76>
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	88db      	ldrh	r3, [r3, #6]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d12d      	bne.n	800e41a <USBD_SetAddress+0x76>
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	885b      	ldrh	r3, [r3, #2]
 800e3c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e3c4:	d829      	bhi.n	800e41a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	885b      	ldrh	r3, [r3, #2]
 800e3ca:	b2db      	uxtb	r3, r3
 800e3cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d8:	b2db      	uxtb	r3, r3
 800e3da:	2b03      	cmp	r3, #3
 800e3dc:	d104      	bne.n	800e3e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e3de:	6839      	ldr	r1, [r7, #0]
 800e3e0:	6878      	ldr	r0, [r7, #4]
 800e3e2:	f000 f9bc 	bl	800e75e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3e6:	e01d      	b.n	800e424 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	7bfa      	ldrb	r2, [r7, #15]
 800e3ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e3f0:	7bfb      	ldrb	r3, [r7, #15]
 800e3f2:	4619      	mov	r1, r3
 800e3f4:	6878      	ldr	r0, [r7, #4]
 800e3f6:	f000 ff47 	bl	800f288 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 fa86 	bl	800e90c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e400:	7bfb      	ldrb	r3, [r7, #15]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d004      	beq.n	800e410 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2202      	movs	r2, #2
 800e40a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e40e:	e009      	b.n	800e424 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	2201      	movs	r2, #1
 800e414:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e418:	e004      	b.n	800e424 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e41a:	6839      	ldr	r1, [r7, #0]
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f000 f99e 	bl	800e75e <USBD_CtlError>
  }
}
 800e422:	bf00      	nop
 800e424:	bf00      	nop
 800e426:	3710      	adds	r7, #16
 800e428:	46bd      	mov	sp, r7
 800e42a:	bd80      	pop	{r7, pc}

0800e42c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b084      	sub	sp, #16
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
 800e434:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e436:	2300      	movs	r3, #0
 800e438:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	885b      	ldrh	r3, [r3, #2]
 800e43e:	b2da      	uxtb	r2, r3
 800e440:	4b4e      	ldr	r3, [pc, #312]	@ (800e57c <USBD_SetConfig+0x150>)
 800e442:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e444:	4b4d      	ldr	r3, [pc, #308]	@ (800e57c <USBD_SetConfig+0x150>)
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	2b01      	cmp	r3, #1
 800e44a:	d905      	bls.n	800e458 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e44c:	6839      	ldr	r1, [r7, #0]
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f000 f985 	bl	800e75e <USBD_CtlError>
    return USBD_FAIL;
 800e454:	2303      	movs	r3, #3
 800e456:	e08c      	b.n	800e572 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e45e:	b2db      	uxtb	r3, r3
 800e460:	2b02      	cmp	r3, #2
 800e462:	d002      	beq.n	800e46a <USBD_SetConfig+0x3e>
 800e464:	2b03      	cmp	r3, #3
 800e466:	d029      	beq.n	800e4bc <USBD_SetConfig+0x90>
 800e468:	e075      	b.n	800e556 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e46a:	4b44      	ldr	r3, [pc, #272]	@ (800e57c <USBD_SetConfig+0x150>)
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d020      	beq.n	800e4b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e472:	4b42      	ldr	r3, [pc, #264]	@ (800e57c <USBD_SetConfig+0x150>)
 800e474:	781b      	ldrb	r3, [r3, #0]
 800e476:	461a      	mov	r2, r3
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e47c:	4b3f      	ldr	r3, [pc, #252]	@ (800e57c <USBD_SetConfig+0x150>)
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	4619      	mov	r1, r3
 800e482:	6878      	ldr	r0, [r7, #4]
 800e484:	f7fe ffb9 	bl	800d3fa <USBD_SetClassConfig>
 800e488:	4603      	mov	r3, r0
 800e48a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e48c:	7bfb      	ldrb	r3, [r7, #15]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d008      	beq.n	800e4a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e492:	6839      	ldr	r1, [r7, #0]
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f000 f962 	bl	800e75e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	2202      	movs	r2, #2
 800e49e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e4a2:	e065      	b.n	800e570 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f000 fa31 	bl	800e90c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	2203      	movs	r2, #3
 800e4ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e4b2:	e05d      	b.n	800e570 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f000 fa29 	bl	800e90c <USBD_CtlSendStatus>
      break;
 800e4ba:	e059      	b.n	800e570 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e4bc:	4b2f      	ldr	r3, [pc, #188]	@ (800e57c <USBD_SetConfig+0x150>)
 800e4be:	781b      	ldrb	r3, [r3, #0]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d112      	bne.n	800e4ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2202      	movs	r2, #2
 800e4c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e4cc:	4b2b      	ldr	r3, [pc, #172]	@ (800e57c <USBD_SetConfig+0x150>)
 800e4ce:	781b      	ldrb	r3, [r3, #0]
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e4d6:	4b29      	ldr	r3, [pc, #164]	@ (800e57c <USBD_SetConfig+0x150>)
 800e4d8:	781b      	ldrb	r3, [r3, #0]
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7fe ffa8 	bl	800d432 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f000 fa12 	bl	800e90c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e4e8:	e042      	b.n	800e570 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e4ea:	4b24      	ldr	r3, [pc, #144]	@ (800e57c <USBD_SetConfig+0x150>)
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	685b      	ldr	r3, [r3, #4]
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	d02a      	beq.n	800e54e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	685b      	ldr	r3, [r3, #4]
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	4619      	mov	r1, r3
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f7fe ff96 	bl	800d432 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e506:	4b1d      	ldr	r3, [pc, #116]	@ (800e57c <USBD_SetConfig+0x150>)
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	461a      	mov	r2, r3
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e510:	4b1a      	ldr	r3, [pc, #104]	@ (800e57c <USBD_SetConfig+0x150>)
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	4619      	mov	r1, r3
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f7fe ff6f 	bl	800d3fa <USBD_SetClassConfig>
 800e51c:	4603      	mov	r3, r0
 800e51e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e520:	7bfb      	ldrb	r3, [r7, #15]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d00f      	beq.n	800e546 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e526:	6839      	ldr	r1, [r7, #0]
 800e528:	6878      	ldr	r0, [r7, #4]
 800e52a:	f000 f918 	bl	800e75e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	685b      	ldr	r3, [r3, #4]
 800e532:	b2db      	uxtb	r3, r3
 800e534:	4619      	mov	r1, r3
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f7fe ff7b 	bl	800d432 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2202      	movs	r2, #2
 800e540:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e544:	e014      	b.n	800e570 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 f9e0 	bl	800e90c <USBD_CtlSendStatus>
      break;
 800e54c:	e010      	b.n	800e570 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 f9dc 	bl	800e90c <USBD_CtlSendStatus>
      break;
 800e554:	e00c      	b.n	800e570 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e556:	6839      	ldr	r1, [r7, #0]
 800e558:	6878      	ldr	r0, [r7, #4]
 800e55a:	f000 f900 	bl	800e75e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e55e:	4b07      	ldr	r3, [pc, #28]	@ (800e57c <USBD_SetConfig+0x150>)
 800e560:	781b      	ldrb	r3, [r3, #0]
 800e562:	4619      	mov	r1, r3
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f7fe ff64 	bl	800d432 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e56a:	2303      	movs	r3, #3
 800e56c:	73fb      	strb	r3, [r7, #15]
      break;
 800e56e:	bf00      	nop
  }

  return ret;
 800e570:	7bfb      	ldrb	r3, [r7, #15]
}
 800e572:	4618      	mov	r0, r3
 800e574:	3710      	adds	r7, #16
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	240007f8 	.word	0x240007f8

0800e580 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e58a:	683b      	ldr	r3, [r7, #0]
 800e58c:	88db      	ldrh	r3, [r3, #6]
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d004      	beq.n	800e59c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e592:	6839      	ldr	r1, [r7, #0]
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f000 f8e2 	bl	800e75e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e59a:	e023      	b.n	800e5e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	2b02      	cmp	r3, #2
 800e5a6:	dc02      	bgt.n	800e5ae <USBD_GetConfig+0x2e>
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	dc03      	bgt.n	800e5b4 <USBD_GetConfig+0x34>
 800e5ac:	e015      	b.n	800e5da <USBD_GetConfig+0x5a>
 800e5ae:	2b03      	cmp	r3, #3
 800e5b0:	d00b      	beq.n	800e5ca <USBD_GetConfig+0x4a>
 800e5b2:	e012      	b.n	800e5da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2200      	movs	r2, #0
 800e5b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	3308      	adds	r3, #8
 800e5be:	2201      	movs	r2, #1
 800e5c0:	4619      	mov	r1, r3
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 f948 	bl	800e858 <USBD_CtlSendData>
        break;
 800e5c8:	e00c      	b.n	800e5e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	3304      	adds	r3, #4
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	4619      	mov	r1, r3
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f000 f940 	bl	800e858 <USBD_CtlSendData>
        break;
 800e5d8:	e004      	b.n	800e5e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e5da:	6839      	ldr	r1, [r7, #0]
 800e5dc:	6878      	ldr	r0, [r7, #4]
 800e5de:	f000 f8be 	bl	800e75e <USBD_CtlError>
        break;
 800e5e2:	bf00      	nop
}
 800e5e4:	bf00      	nop
 800e5e6:	3708      	adds	r7, #8
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}

0800e5ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b082      	sub	sp, #8
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5fc:	b2db      	uxtb	r3, r3
 800e5fe:	3b01      	subs	r3, #1
 800e600:	2b02      	cmp	r3, #2
 800e602:	d81e      	bhi.n	800e642 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	88db      	ldrh	r3, [r3, #6]
 800e608:	2b02      	cmp	r3, #2
 800e60a:	d004      	beq.n	800e616 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e60c:	6839      	ldr	r1, [r7, #0]
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f000 f8a5 	bl	800e75e <USBD_CtlError>
        break;
 800e614:	e01a      	b.n	800e64c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	2201      	movs	r2, #1
 800e61a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e622:	2b00      	cmp	r3, #0
 800e624:	d005      	beq.n	800e632 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	68db      	ldr	r3, [r3, #12]
 800e62a:	f043 0202 	orr.w	r2, r3, #2
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	330c      	adds	r3, #12
 800e636:	2202      	movs	r2, #2
 800e638:	4619      	mov	r1, r3
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f000 f90c 	bl	800e858 <USBD_CtlSendData>
      break;
 800e640:	e004      	b.n	800e64c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e642:	6839      	ldr	r1, [r7, #0]
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f000 f88a 	bl	800e75e <USBD_CtlError>
      break;
 800e64a:	bf00      	nop
  }
}
 800e64c:	bf00      	nop
 800e64e:	3708      	adds	r7, #8
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b082      	sub	sp, #8
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	885b      	ldrh	r3, [r3, #2]
 800e662:	2b01      	cmp	r3, #1
 800e664:	d107      	bne.n	800e676 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2201      	movs	r2, #1
 800e66a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 f94c 	bl	800e90c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e674:	e013      	b.n	800e69e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	885b      	ldrh	r3, [r3, #2]
 800e67a:	2b02      	cmp	r3, #2
 800e67c:	d10b      	bne.n	800e696 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	889b      	ldrh	r3, [r3, #4]
 800e682:	0a1b      	lsrs	r3, r3, #8
 800e684:	b29b      	uxth	r3, r3
 800e686:	b2da      	uxtb	r2, r3
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e68e:	6878      	ldr	r0, [r7, #4]
 800e690:	f000 f93c 	bl	800e90c <USBD_CtlSendStatus>
}
 800e694:	e003      	b.n	800e69e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e696:	6839      	ldr	r1, [r7, #0]
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f000 f860 	bl	800e75e <USBD_CtlError>
}
 800e69e:	bf00      	nop
 800e6a0:	3708      	adds	r7, #8
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	bd80      	pop	{r7, pc}

0800e6a6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6a6:	b580      	push	{r7, lr}
 800e6a8:	b082      	sub	sp, #8
 800e6aa:	af00      	add	r7, sp, #0
 800e6ac:	6078      	str	r0, [r7, #4]
 800e6ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6b6:	b2db      	uxtb	r3, r3
 800e6b8:	3b01      	subs	r3, #1
 800e6ba:	2b02      	cmp	r3, #2
 800e6bc:	d80b      	bhi.n	800e6d6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	885b      	ldrh	r3, [r3, #2]
 800e6c2:	2b01      	cmp	r3, #1
 800e6c4:	d10c      	bne.n	800e6e0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f000 f91c 	bl	800e90c <USBD_CtlSendStatus>
      }
      break;
 800e6d4:	e004      	b.n	800e6e0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e6d6:	6839      	ldr	r1, [r7, #0]
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f000 f840 	bl	800e75e <USBD_CtlError>
      break;
 800e6de:	e000      	b.n	800e6e2 <USBD_ClrFeature+0x3c>
      break;
 800e6e0:	bf00      	nop
  }
}
 800e6e2:	bf00      	nop
 800e6e4:	3708      	adds	r7, #8
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	bd80      	pop	{r7, pc}

0800e6ea <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e6ea:	b580      	push	{r7, lr}
 800e6ec:	b084      	sub	sp, #16
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
 800e6f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	781a      	ldrb	r2, [r3, #0]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	3301      	adds	r3, #1
 800e704:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	781a      	ldrb	r2, [r3, #0]
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	3301      	adds	r3, #1
 800e712:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e714:	68f8      	ldr	r0, [r7, #12]
 800e716:	f7ff fa16 	bl	800db46 <SWAPBYTE>
 800e71a:	4603      	mov	r3, r0
 800e71c:	461a      	mov	r2, r3
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	3301      	adds	r3, #1
 800e726:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	3301      	adds	r3, #1
 800e72c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e72e:	68f8      	ldr	r0, [r7, #12]
 800e730:	f7ff fa09 	bl	800db46 <SWAPBYTE>
 800e734:	4603      	mov	r3, r0
 800e736:	461a      	mov	r2, r3
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	3301      	adds	r3, #1
 800e740:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	3301      	adds	r3, #1
 800e746:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e748:	68f8      	ldr	r0, [r7, #12]
 800e74a:	f7ff f9fc 	bl	800db46 <SWAPBYTE>
 800e74e:	4603      	mov	r3, r0
 800e750:	461a      	mov	r2, r3
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	80da      	strh	r2, [r3, #6]
}
 800e756:	bf00      	nop
 800e758:	3710      	adds	r7, #16
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}

0800e75e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e75e:	b580      	push	{r7, lr}
 800e760:	b082      	sub	sp, #8
 800e762:	af00      	add	r7, sp, #0
 800e764:	6078      	str	r0, [r7, #4]
 800e766:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e768:	2180      	movs	r1, #128	@ 0x80
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f000 fd22 	bl	800f1b4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e770:	2100      	movs	r1, #0
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f000 fd1e 	bl	800f1b4 <USBD_LL_StallEP>
}
 800e778:	bf00      	nop
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	60f8      	str	r0, [r7, #12]
 800e788:	60b9      	str	r1, [r7, #8]
 800e78a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e78c:	2300      	movs	r3, #0
 800e78e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d042      	beq.n	800e81c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e79a:	6938      	ldr	r0, [r7, #16]
 800e79c:	f000 f842 	bl	800e824 <USBD_GetLen>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	005b      	lsls	r3, r3, #1
 800e7a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e7aa:	d808      	bhi.n	800e7be <USBD_GetString+0x3e>
 800e7ac:	6938      	ldr	r0, [r7, #16]
 800e7ae:	f000 f839 	bl	800e824 <USBD_GetLen>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	3301      	adds	r3, #1
 800e7b6:	b29b      	uxth	r3, r3
 800e7b8:	005b      	lsls	r3, r3, #1
 800e7ba:	b29a      	uxth	r2, r3
 800e7bc:	e001      	b.n	800e7c2 <USBD_GetString+0x42>
 800e7be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e7c6:	7dfb      	ldrb	r3, [r7, #23]
 800e7c8:	68ba      	ldr	r2, [r7, #8]
 800e7ca:	4413      	add	r3, r2
 800e7cc:	687a      	ldr	r2, [r7, #4]
 800e7ce:	7812      	ldrb	r2, [r2, #0]
 800e7d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800e7d2:	7dfb      	ldrb	r3, [r7, #23]
 800e7d4:	3301      	adds	r3, #1
 800e7d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e7d8:	7dfb      	ldrb	r3, [r7, #23]
 800e7da:	68ba      	ldr	r2, [r7, #8]
 800e7dc:	4413      	add	r3, r2
 800e7de:	2203      	movs	r2, #3
 800e7e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800e7e2:	7dfb      	ldrb	r3, [r7, #23]
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e7e8:	e013      	b.n	800e812 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e7ea:	7dfb      	ldrb	r3, [r7, #23]
 800e7ec:	68ba      	ldr	r2, [r7, #8]
 800e7ee:	4413      	add	r3, r2
 800e7f0:	693a      	ldr	r2, [r7, #16]
 800e7f2:	7812      	ldrb	r2, [r2, #0]
 800e7f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	613b      	str	r3, [r7, #16]
    idx++;
 800e7fc:	7dfb      	ldrb	r3, [r7, #23]
 800e7fe:	3301      	adds	r3, #1
 800e800:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e802:	7dfb      	ldrb	r3, [r7, #23]
 800e804:	68ba      	ldr	r2, [r7, #8]
 800e806:	4413      	add	r3, r2
 800e808:	2200      	movs	r2, #0
 800e80a:	701a      	strb	r2, [r3, #0]
    idx++;
 800e80c:	7dfb      	ldrb	r3, [r7, #23]
 800e80e:	3301      	adds	r3, #1
 800e810:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	781b      	ldrb	r3, [r3, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d1e7      	bne.n	800e7ea <USBD_GetString+0x6a>
 800e81a:	e000      	b.n	800e81e <USBD_GetString+0x9e>
    return;
 800e81c:	bf00      	nop
  }
}
 800e81e:	3718      	adds	r7, #24
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}

0800e824 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e824:	b480      	push	{r7}
 800e826:	b085      	sub	sp, #20
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e82c:	2300      	movs	r3, #0
 800e82e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e834:	e005      	b.n	800e842 <USBD_GetLen+0x1e>
  {
    len++;
 800e836:	7bfb      	ldrb	r3, [r7, #15]
 800e838:	3301      	adds	r3, #1
 800e83a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	3301      	adds	r3, #1
 800e840:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	781b      	ldrb	r3, [r3, #0]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d1f5      	bne.n	800e836 <USBD_GetLen+0x12>
  }

  return len;
 800e84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3714      	adds	r7, #20
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr

0800e858 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b084      	sub	sp, #16
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	60f8      	str	r0, [r7, #12]
 800e860:	60b9      	str	r1, [r7, #8]
 800e862:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	2202      	movs	r2, #2
 800e868:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	687a      	ldr	r2, [r7, #4]
 800e870:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	687a      	ldr	r2, [r7, #4]
 800e876:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	68ba      	ldr	r2, [r7, #8]
 800e87c:	2100      	movs	r1, #0
 800e87e:	68f8      	ldr	r0, [r7, #12]
 800e880:	f000 fd21 	bl	800f2c6 <USBD_LL_Transmit>

  return USBD_OK;
 800e884:	2300      	movs	r3, #0
}
 800e886:	4618      	mov	r0, r3
 800e888:	3710      	adds	r7, #16
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}

0800e88e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e88e:	b580      	push	{r7, lr}
 800e890:	b084      	sub	sp, #16
 800e892:	af00      	add	r7, sp, #0
 800e894:	60f8      	str	r0, [r7, #12]
 800e896:	60b9      	str	r1, [r7, #8]
 800e898:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	68ba      	ldr	r2, [r7, #8]
 800e89e:	2100      	movs	r1, #0
 800e8a0:	68f8      	ldr	r0, [r7, #12]
 800e8a2:	f000 fd10 	bl	800f2c6 <USBD_LL_Transmit>

  return USBD_OK;
 800e8a6:	2300      	movs	r3, #0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}

0800e8b0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b084      	sub	sp, #16
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	60f8      	str	r0, [r7, #12]
 800e8b8:	60b9      	str	r1, [r7, #8]
 800e8ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2203      	movs	r2, #3
 800e8c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	687a      	ldr	r2, [r7, #4]
 800e8d0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	68ba      	ldr	r2, [r7, #8]
 800e8d8:	2100      	movs	r1, #0
 800e8da:	68f8      	ldr	r0, [r7, #12]
 800e8dc:	f000 fd14 	bl	800f308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e8e0:	2300      	movs	r3, #0
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	3710      	adds	r7, #16
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}

0800e8ea <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b084      	sub	sp, #16
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	60f8      	str	r0, [r7, #12]
 800e8f2:	60b9      	str	r1, [r7, #8]
 800e8f4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	68ba      	ldr	r2, [r7, #8]
 800e8fa:	2100      	movs	r1, #0
 800e8fc:	68f8      	ldr	r0, [r7, #12]
 800e8fe:	f000 fd03 	bl	800f308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e902:	2300      	movs	r3, #0
}
 800e904:	4618      	mov	r0, r3
 800e906:	3710      	adds	r7, #16
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b082      	sub	sp, #8
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	2204      	movs	r2, #4
 800e918:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e91c:	2300      	movs	r3, #0
 800e91e:	2200      	movs	r2, #0
 800e920:	2100      	movs	r1, #0
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 fccf 	bl	800f2c6 <USBD_LL_Transmit>

  return USBD_OK;
 800e928:	2300      	movs	r3, #0
}
 800e92a:	4618      	mov	r0, r3
 800e92c:	3708      	adds	r7, #8
 800e92e:	46bd      	mov	sp, r7
 800e930:	bd80      	pop	{r7, pc}

0800e932 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e932:	b580      	push	{r7, lr}
 800e934:	b082      	sub	sp, #8
 800e936:	af00      	add	r7, sp, #0
 800e938:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2205      	movs	r2, #5
 800e93e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e942:	2300      	movs	r3, #0
 800e944:	2200      	movs	r2, #0
 800e946:	2100      	movs	r1, #0
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 fcdd 	bl	800f308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e94e:	2300      	movs	r3, #0
}
 800e950:	4618      	mov	r0, r3
 800e952:	3708      	adds	r7, #8
 800e954:	46bd      	mov	sp, r7
 800e956:	bd80      	pop	{r7, pc}

0800e958 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e95c:	2200      	movs	r2, #0
 800e95e:	4913      	ldr	r1, [pc, #76]	@ (800e9ac <MX_USB_DEVICE_Init+0x54>)
 800e960:	4813      	ldr	r0, [pc, #76]	@ (800e9b0 <MX_USB_DEVICE_Init+0x58>)
 800e962:	f7fe fccd 	bl	800d300 <USBD_Init>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d001      	beq.n	800e970 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e96c:	f7f2 fb76 	bl	800105c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e970:	4910      	ldr	r1, [pc, #64]	@ (800e9b4 <MX_USB_DEVICE_Init+0x5c>)
 800e972:	480f      	ldr	r0, [pc, #60]	@ (800e9b0 <MX_USB_DEVICE_Init+0x58>)
 800e974:	f7fe fcf4 	bl	800d360 <USBD_RegisterClass>
 800e978:	4603      	mov	r3, r0
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d001      	beq.n	800e982 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e97e:	f7f2 fb6d 	bl	800105c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e982:	490d      	ldr	r1, [pc, #52]	@ (800e9b8 <MX_USB_DEVICE_Init+0x60>)
 800e984:	480a      	ldr	r0, [pc, #40]	@ (800e9b0 <MX_USB_DEVICE_Init+0x58>)
 800e986:	f7fe fbeb 	bl	800d160 <USBD_CDC_RegisterInterface>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d001      	beq.n	800e994 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e990:	f7f2 fb64 	bl	800105c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e994:	4806      	ldr	r0, [pc, #24]	@ (800e9b0 <MX_USB_DEVICE_Init+0x58>)
 800e996:	f7fe fd19 	bl	800d3cc <USBD_Start>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d001      	beq.n	800e9a4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e9a0:	f7f2 fb5c 	bl	800105c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800e9a4:	f7f7 fa44 	bl	8005e30 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e9a8:	bf00      	nop
 800e9aa:	bd80      	pop	{r7, pc}
 800e9ac:	240000cc 	.word	0x240000cc
 800e9b0:	240007fc 	.word	0x240007fc
 800e9b4:	24000038 	.word	0x24000038
 800e9b8:	240000b8 	.word	0x240000b8

0800e9bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	4905      	ldr	r1, [pc, #20]	@ (800e9d8 <CDC_Init_FS+0x1c>)
 800e9c4:	4805      	ldr	r0, [pc, #20]	@ (800e9dc <CDC_Init_FS+0x20>)
 800e9c6:	f7fe fbe5 	bl	800d194 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e9ca:	4905      	ldr	r1, [pc, #20]	@ (800e9e0 <CDC_Init_FS+0x24>)
 800e9cc:	4803      	ldr	r0, [pc, #12]	@ (800e9dc <CDC_Init_FS+0x20>)
 800e9ce:	f7fe fc03 	bl	800d1d8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e9d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	bd80      	pop	{r7, pc}
 800e9d8:	240012d8 	.word	0x240012d8
 800e9dc:	240007fc 	.word	0x240007fc
 800e9e0:	24000ad8 	.word	0x24000ad8

0800e9e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e9e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f2:	4770      	bx	lr

0800e9f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	b083      	sub	sp, #12
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	4603      	mov	r3, r0
 800e9fc:	6039      	str	r1, [r7, #0]
 800e9fe:	71fb      	strb	r3, [r7, #7]
 800ea00:	4613      	mov	r3, r2
 800ea02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ea04:	79fb      	ldrb	r3, [r7, #7]
 800ea06:	2b23      	cmp	r3, #35	@ 0x23
 800ea08:	d84a      	bhi.n	800eaa0 <CDC_Control_FS+0xac>
 800ea0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea10 <CDC_Control_FS+0x1c>)
 800ea0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea10:	0800eaa1 	.word	0x0800eaa1
 800ea14:	0800eaa1 	.word	0x0800eaa1
 800ea18:	0800eaa1 	.word	0x0800eaa1
 800ea1c:	0800eaa1 	.word	0x0800eaa1
 800ea20:	0800eaa1 	.word	0x0800eaa1
 800ea24:	0800eaa1 	.word	0x0800eaa1
 800ea28:	0800eaa1 	.word	0x0800eaa1
 800ea2c:	0800eaa1 	.word	0x0800eaa1
 800ea30:	0800eaa1 	.word	0x0800eaa1
 800ea34:	0800eaa1 	.word	0x0800eaa1
 800ea38:	0800eaa1 	.word	0x0800eaa1
 800ea3c:	0800eaa1 	.word	0x0800eaa1
 800ea40:	0800eaa1 	.word	0x0800eaa1
 800ea44:	0800eaa1 	.word	0x0800eaa1
 800ea48:	0800eaa1 	.word	0x0800eaa1
 800ea4c:	0800eaa1 	.word	0x0800eaa1
 800ea50:	0800eaa1 	.word	0x0800eaa1
 800ea54:	0800eaa1 	.word	0x0800eaa1
 800ea58:	0800eaa1 	.word	0x0800eaa1
 800ea5c:	0800eaa1 	.word	0x0800eaa1
 800ea60:	0800eaa1 	.word	0x0800eaa1
 800ea64:	0800eaa1 	.word	0x0800eaa1
 800ea68:	0800eaa1 	.word	0x0800eaa1
 800ea6c:	0800eaa1 	.word	0x0800eaa1
 800ea70:	0800eaa1 	.word	0x0800eaa1
 800ea74:	0800eaa1 	.word	0x0800eaa1
 800ea78:	0800eaa1 	.word	0x0800eaa1
 800ea7c:	0800eaa1 	.word	0x0800eaa1
 800ea80:	0800eaa1 	.word	0x0800eaa1
 800ea84:	0800eaa1 	.word	0x0800eaa1
 800ea88:	0800eaa1 	.word	0x0800eaa1
 800ea8c:	0800eaa1 	.word	0x0800eaa1
 800ea90:	0800eaa1 	.word	0x0800eaa1
 800ea94:	0800eaa1 	.word	0x0800eaa1
 800ea98:	0800eaa1 	.word	0x0800eaa1
 800ea9c:	0800eaa1 	.word	0x0800eaa1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800eaa0:	bf00      	nop
  }

  return (USBD_OK);
 800eaa2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	370c      	adds	r7, #12
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr

0800eab0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b082      	sub	sp, #8
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
 800eab8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800eaba:	6879      	ldr	r1, [r7, #4]
 800eabc:	4805      	ldr	r0, [pc, #20]	@ (800ead4 <CDC_Receive_FS+0x24>)
 800eabe:	f7fe fb8b 	bl	800d1d8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800eac2:	4804      	ldr	r0, [pc, #16]	@ (800ead4 <CDC_Receive_FS+0x24>)
 800eac4:	f7fe fbe6 	bl	800d294 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800eac8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800eaca:	4618      	mov	r0, r3
 800eacc:	3708      	adds	r7, #8
 800eace:	46bd      	mov	sp, r7
 800ead0:	bd80      	pop	{r7, pc}
 800ead2:	bf00      	nop
 800ead4:	240007fc 	.word	0x240007fc

0800ead8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ead8:	b580      	push	{r7, lr}
 800eada:	b084      	sub	sp, #16
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
 800eae0:	460b      	mov	r3, r1
 800eae2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800eae4:	2300      	movs	r3, #0
 800eae6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800eae8:	4b0d      	ldr	r3, [pc, #52]	@ (800eb20 <CDC_Transmit_FS+0x48>)
 800eaea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eaee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d001      	beq.n	800eafe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800eafa:	2301      	movs	r3, #1
 800eafc:	e00b      	b.n	800eb16 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800eafe:	887b      	ldrh	r3, [r7, #2]
 800eb00:	461a      	mov	r2, r3
 800eb02:	6879      	ldr	r1, [r7, #4]
 800eb04:	4806      	ldr	r0, [pc, #24]	@ (800eb20 <CDC_Transmit_FS+0x48>)
 800eb06:	f7fe fb45 	bl	800d194 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800eb0a:	4805      	ldr	r0, [pc, #20]	@ (800eb20 <CDC_Transmit_FS+0x48>)
 800eb0c:	f7fe fb82 	bl	800d214 <USBD_CDC_TransmitPacket>
 800eb10:	4603      	mov	r3, r0
 800eb12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800eb14:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb16:	4618      	mov	r0, r3
 800eb18:	3710      	adds	r7, #16
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	240007fc 	.word	0x240007fc

0800eb24 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800eb24:	b480      	push	{r7}
 800eb26:	b087      	sub	sp, #28
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	60f8      	str	r0, [r7, #12]
 800eb2c:	60b9      	str	r1, [r7, #8]
 800eb2e:	4613      	mov	r3, r2
 800eb30:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800eb32:	2300      	movs	r3, #0
 800eb34:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800eb36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	371c      	adds	r7, #28
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb44:	4770      	bx	lr
	...

0800eb48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb48:	b480      	push	{r7}
 800eb4a:	b083      	sub	sp, #12
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	4603      	mov	r3, r0
 800eb50:	6039      	str	r1, [r7, #0]
 800eb52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	2212      	movs	r2, #18
 800eb58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800eb5a:	4b03      	ldr	r3, [pc, #12]	@ (800eb68 <USBD_FS_DeviceDescriptor+0x20>)
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	370c      	adds	r7, #12
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr
 800eb68:	240000ec 	.word	0x240000ec

0800eb6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b083      	sub	sp, #12
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	4603      	mov	r3, r0
 800eb74:	6039      	str	r1, [r7, #0]
 800eb76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	2204      	movs	r2, #4
 800eb7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800eb7e:	4b03      	ldr	r3, [pc, #12]	@ (800eb8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	370c      	adds	r7, #12
 800eb84:	46bd      	mov	sp, r7
 800eb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8a:	4770      	bx	lr
 800eb8c:	24000100 	.word	0x24000100

0800eb90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	4603      	mov	r3, r0
 800eb98:	6039      	str	r1, [r7, #0]
 800eb9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eb9c:	79fb      	ldrb	r3, [r7, #7]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d105      	bne.n	800ebae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800eba2:	683a      	ldr	r2, [r7, #0]
 800eba4:	4907      	ldr	r1, [pc, #28]	@ (800ebc4 <USBD_FS_ProductStrDescriptor+0x34>)
 800eba6:	4808      	ldr	r0, [pc, #32]	@ (800ebc8 <USBD_FS_ProductStrDescriptor+0x38>)
 800eba8:	f7ff fdea 	bl	800e780 <USBD_GetString>
 800ebac:	e004      	b.n	800ebb8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ebae:	683a      	ldr	r2, [r7, #0]
 800ebb0:	4904      	ldr	r1, [pc, #16]	@ (800ebc4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ebb2:	4805      	ldr	r0, [pc, #20]	@ (800ebc8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ebb4:	f7ff fde4 	bl	800e780 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ebb8:	4b02      	ldr	r3, [pc, #8]	@ (800ebc4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3708      	adds	r7, #8
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}
 800ebc2:	bf00      	nop
 800ebc4:	24001ad8 	.word	0x24001ad8
 800ebc8:	0801201c 	.word	0x0801201c

0800ebcc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b082      	sub	sp, #8
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	6039      	str	r1, [r7, #0]
 800ebd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ebd8:	683a      	ldr	r2, [r7, #0]
 800ebda:	4904      	ldr	r1, [pc, #16]	@ (800ebec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ebdc:	4804      	ldr	r0, [pc, #16]	@ (800ebf0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ebde:	f7ff fdcf 	bl	800e780 <USBD_GetString>
  return USBD_StrDesc;
 800ebe2:	4b02      	ldr	r3, [pc, #8]	@ (800ebec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3708      	adds	r7, #8
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}
 800ebec:	24001ad8 	.word	0x24001ad8
 800ebf0:	08012034 	.word	0x08012034

0800ebf4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b082      	sub	sp, #8
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	6039      	str	r1, [r7, #0]
 800ebfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	221a      	movs	r2, #26
 800ec04:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ec06:	f000 f843 	bl	800ec90 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ec0a:	4b02      	ldr	r3, [pc, #8]	@ (800ec14 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	3708      	adds	r7, #8
 800ec10:	46bd      	mov	sp, r7
 800ec12:	bd80      	pop	{r7, pc}
 800ec14:	24000104 	.word	0x24000104

0800ec18 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b082      	sub	sp, #8
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	4603      	mov	r3, r0
 800ec20:	6039      	str	r1, [r7, #0]
 800ec22:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ec24:	79fb      	ldrb	r3, [r7, #7]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d105      	bne.n	800ec36 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec2a:	683a      	ldr	r2, [r7, #0]
 800ec2c:	4907      	ldr	r1, [pc, #28]	@ (800ec4c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec2e:	4808      	ldr	r0, [pc, #32]	@ (800ec50 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec30:	f7ff fda6 	bl	800e780 <USBD_GetString>
 800ec34:	e004      	b.n	800ec40 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec36:	683a      	ldr	r2, [r7, #0]
 800ec38:	4904      	ldr	r1, [pc, #16]	@ (800ec4c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ec3a:	4805      	ldr	r0, [pc, #20]	@ (800ec50 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ec3c:	f7ff fda0 	bl	800e780 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec40:	4b02      	ldr	r3, [pc, #8]	@ (800ec4c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ec42:	4618      	mov	r0, r3
 800ec44:	3708      	adds	r7, #8
 800ec46:	46bd      	mov	sp, r7
 800ec48:	bd80      	pop	{r7, pc}
 800ec4a:	bf00      	nop
 800ec4c:	24001ad8 	.word	0x24001ad8
 800ec50:	08012048 	.word	0x08012048

0800ec54 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b082      	sub	sp, #8
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	6039      	str	r1, [r7, #0]
 800ec5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ec60:	79fb      	ldrb	r3, [r7, #7]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d105      	bne.n	800ec72 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec66:	683a      	ldr	r2, [r7, #0]
 800ec68:	4907      	ldr	r1, [pc, #28]	@ (800ec88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec6a:	4808      	ldr	r0, [pc, #32]	@ (800ec8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec6c:	f7ff fd88 	bl	800e780 <USBD_GetString>
 800ec70:	e004      	b.n	800ec7c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ec72:	683a      	ldr	r2, [r7, #0]
 800ec74:	4904      	ldr	r1, [pc, #16]	@ (800ec88 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ec76:	4805      	ldr	r0, [pc, #20]	@ (800ec8c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ec78:	f7ff fd82 	bl	800e780 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec7c:	4b02      	ldr	r3, [pc, #8]	@ (800ec88 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3708      	adds	r7, #8
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}
 800ec86:	bf00      	nop
 800ec88:	24001ad8 	.word	0x24001ad8
 800ec8c:	08012054 	.word	0x08012054

0800ec90 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b084      	sub	sp, #16
 800ec94:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ec96:	4b0f      	ldr	r3, [pc, #60]	@ (800ecd4 <Get_SerialNum+0x44>)
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ec9c:	4b0e      	ldr	r3, [pc, #56]	@ (800ecd8 <Get_SerialNum+0x48>)
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eca2:	4b0e      	ldr	r3, [pc, #56]	@ (800ecdc <Get_SerialNum+0x4c>)
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800eca8:	68fa      	ldr	r2, [r7, #12]
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	4413      	add	r3, r2
 800ecae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d009      	beq.n	800ecca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ecb6:	2208      	movs	r2, #8
 800ecb8:	4909      	ldr	r1, [pc, #36]	@ (800ece0 <Get_SerialNum+0x50>)
 800ecba:	68f8      	ldr	r0, [r7, #12]
 800ecbc:	f000 f814 	bl	800ece8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ecc0:	2204      	movs	r2, #4
 800ecc2:	4908      	ldr	r1, [pc, #32]	@ (800ece4 <Get_SerialNum+0x54>)
 800ecc4:	68b8      	ldr	r0, [r7, #8]
 800ecc6:	f000 f80f 	bl	800ece8 <IntToUnicode>
  }
}
 800ecca:	bf00      	nop
 800eccc:	3710      	adds	r7, #16
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bd80      	pop	{r7, pc}
 800ecd2:	bf00      	nop
 800ecd4:	1ff1e800 	.word	0x1ff1e800
 800ecd8:	1ff1e804 	.word	0x1ff1e804
 800ecdc:	1ff1e808 	.word	0x1ff1e808
 800ece0:	24000106 	.word	0x24000106
 800ece4:	24000116 	.word	0x24000116

0800ece8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b087      	sub	sp, #28
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	60f8      	str	r0, [r7, #12]
 800ecf0:	60b9      	str	r1, [r7, #8]
 800ecf2:	4613      	mov	r3, r2
 800ecf4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	75fb      	strb	r3, [r7, #23]
 800ecfe:	e027      	b.n	800ed50 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	0f1b      	lsrs	r3, r3, #28
 800ed04:	2b09      	cmp	r3, #9
 800ed06:	d80b      	bhi.n	800ed20 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	0f1b      	lsrs	r3, r3, #28
 800ed0c:	b2da      	uxtb	r2, r3
 800ed0e:	7dfb      	ldrb	r3, [r7, #23]
 800ed10:	005b      	lsls	r3, r3, #1
 800ed12:	4619      	mov	r1, r3
 800ed14:	68bb      	ldr	r3, [r7, #8]
 800ed16:	440b      	add	r3, r1
 800ed18:	3230      	adds	r2, #48	@ 0x30
 800ed1a:	b2d2      	uxtb	r2, r2
 800ed1c:	701a      	strb	r2, [r3, #0]
 800ed1e:	e00a      	b.n	800ed36 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	0f1b      	lsrs	r3, r3, #28
 800ed24:	b2da      	uxtb	r2, r3
 800ed26:	7dfb      	ldrb	r3, [r7, #23]
 800ed28:	005b      	lsls	r3, r3, #1
 800ed2a:	4619      	mov	r1, r3
 800ed2c:	68bb      	ldr	r3, [r7, #8]
 800ed2e:	440b      	add	r3, r1
 800ed30:	3237      	adds	r2, #55	@ 0x37
 800ed32:	b2d2      	uxtb	r2, r2
 800ed34:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	011b      	lsls	r3, r3, #4
 800ed3a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ed3c:	7dfb      	ldrb	r3, [r7, #23]
 800ed3e:	005b      	lsls	r3, r3, #1
 800ed40:	3301      	adds	r3, #1
 800ed42:	68ba      	ldr	r2, [r7, #8]
 800ed44:	4413      	add	r3, r2
 800ed46:	2200      	movs	r2, #0
 800ed48:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ed4a:	7dfb      	ldrb	r3, [r7, #23]
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	75fb      	strb	r3, [r7, #23]
 800ed50:	7dfa      	ldrb	r2, [r7, #23]
 800ed52:	79fb      	ldrb	r3, [r7, #7]
 800ed54:	429a      	cmp	r2, r3
 800ed56:	d3d3      	bcc.n	800ed00 <IntToUnicode+0x18>
  }
}
 800ed58:	bf00      	nop
 800ed5a:	bf00      	nop
 800ed5c:	371c      	adds	r7, #28
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr
	...

0800ed68 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b0ba      	sub	sp, #232	@ 0xe8
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ed70:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800ed74:	2200      	movs	r2, #0
 800ed76:	601a      	str	r2, [r3, #0]
 800ed78:	605a      	str	r2, [r3, #4]
 800ed7a:	609a      	str	r2, [r3, #8]
 800ed7c:	60da      	str	r2, [r3, #12]
 800ed7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ed80:	f107 0310 	add.w	r3, r7, #16
 800ed84:	22c0      	movs	r2, #192	@ 0xc0
 800ed86:	2100      	movs	r1, #0
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f001 f892 	bl	800feb2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4a34      	ldr	r2, [pc, #208]	@ (800ee64 <HAL_PCD_MspInit+0xfc>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d161      	bne.n	800ee5c <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ed98:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800ed9c:	f04f 0300 	mov.w	r3, #0
 800eda0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800eda4:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800eda8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800edac:	f107 0310 	add.w	r3, r7, #16
 800edb0:	4618      	mov	r0, r3
 800edb2:	f7f8 f833 	bl	8006e1c <HAL_RCCEx_PeriphCLKConfig>
 800edb6:	4603      	mov	r3, r0
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d001      	beq.n	800edc0 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800edbc:	f7f2 f94e 	bl	800105c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800edc0:	f7f7 f836 	bl	8005e30 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800edc4:	4b28      	ldr	r3, [pc, #160]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800edc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800edca:	4a27      	ldr	r2, [pc, #156]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800edcc:	f043 0301 	orr.w	r3, r3, #1
 800edd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800edd4:	4b24      	ldr	r3, [pc, #144]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800edd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800edda:	f003 0301 	and.w	r3, r3, #1
 800edde:	60fb      	str	r3, [r7, #12]
 800ede0:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800ede2:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800ede6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800edea:	2302      	movs	r3, #2
 800edec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800edf0:	2300      	movs	r3, #0
 800edf2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800edf6:	2300      	movs	r3, #0
 800edf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800edfc:	230a      	movs	r3, #10
 800edfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee02:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800ee06:	4619      	mov	r1, r3
 800ee08:	4818      	ldr	r0, [pc, #96]	@ (800ee6c <HAL_PCD_MspInit+0x104>)
 800ee0a:	f7f5 fb07 	bl	800441c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ee0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ee12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ee16:	2300      	movs	r3, #0
 800ee18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee22:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800ee26:	4619      	mov	r1, r3
 800ee28:	4810      	ldr	r0, [pc, #64]	@ (800ee6c <HAL_PCD_MspInit+0x104>)
 800ee2a:	f7f5 faf7 	bl	800441c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ee2e:	4b0e      	ldr	r3, [pc, #56]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800ee30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ee34:	4a0c      	ldr	r2, [pc, #48]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800ee36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ee3a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ee3e:	4b0a      	ldr	r3, [pc, #40]	@ (800ee68 <HAL_PCD_MspInit+0x100>)
 800ee40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ee44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee48:	60bb      	str	r3, [r7, #8]
 800ee4a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	2100      	movs	r1, #0
 800ee50:	2065      	movs	r0, #101	@ 0x65
 800ee52:	f7f3 f952 	bl	80020fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ee56:	2065      	movs	r0, #101	@ 0x65
 800ee58:	f7f3 f969 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ee5c:	bf00      	nop
 800ee5e:	37e8      	adds	r7, #232	@ 0xe8
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	40080000 	.word	0x40080000
 800ee68:	58024400 	.word	0x58024400
 800ee6c:	58020000 	.word	0x58020000

0800ee70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b082      	sub	sp, #8
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ee84:	4619      	mov	r1, r3
 800ee86:	4610      	mov	r0, r2
 800ee88:	f7fe faed 	bl	800d466 <USBD_LL_SetupStage>
}
 800ee8c:	bf00      	nop
 800ee8e:	3708      	adds	r7, #8
 800ee90:	46bd      	mov	sp, r7
 800ee92:	bd80      	pop	{r7, pc}

0800ee94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b082      	sub	sp, #8
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
 800ee9c:	460b      	mov	r3, r1
 800ee9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800eea6:	78fa      	ldrb	r2, [r7, #3]
 800eea8:	6879      	ldr	r1, [r7, #4]
 800eeaa:	4613      	mov	r3, r2
 800eeac:	00db      	lsls	r3, r3, #3
 800eeae:	4413      	add	r3, r2
 800eeb0:	009b      	lsls	r3, r3, #2
 800eeb2:	440b      	add	r3, r1
 800eeb4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eeb8:	681a      	ldr	r2, [r3, #0]
 800eeba:	78fb      	ldrb	r3, [r7, #3]
 800eebc:	4619      	mov	r1, r3
 800eebe:	f7fe fb27 	bl	800d510 <USBD_LL_DataOutStage>
}
 800eec2:	bf00      	nop
 800eec4:	3708      	adds	r7, #8
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}

0800eeca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eeca:	b580      	push	{r7, lr}
 800eecc:	b082      	sub	sp, #8
 800eece:	af00      	add	r7, sp, #0
 800eed0:	6078      	str	r0, [r7, #4]
 800eed2:	460b      	mov	r3, r1
 800eed4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800eedc:	78fa      	ldrb	r2, [r7, #3]
 800eede:	6879      	ldr	r1, [r7, #4]
 800eee0:	4613      	mov	r3, r2
 800eee2:	00db      	lsls	r3, r3, #3
 800eee4:	4413      	add	r3, r2
 800eee6:	009b      	lsls	r3, r3, #2
 800eee8:	440b      	add	r3, r1
 800eeea:	3320      	adds	r3, #32
 800eeec:	681a      	ldr	r2, [r3, #0]
 800eeee:	78fb      	ldrb	r3, [r7, #3]
 800eef0:	4619      	mov	r1, r3
 800eef2:	f7fe fbc0 	bl	800d676 <USBD_LL_DataInStage>
}
 800eef6:	bf00      	nop
 800eef8:	3708      	adds	r7, #8
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eefe:	b580      	push	{r7, lr}
 800ef00:	b082      	sub	sp, #8
 800ef02:	af00      	add	r7, sp, #0
 800ef04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	f7fe fcfa 	bl	800d906 <USBD_LL_SOF>
}
 800ef12:	bf00      	nop
 800ef14:	3708      	adds	r7, #8
 800ef16:	46bd      	mov	sp, r7
 800ef18:	bd80      	pop	{r7, pc}

0800ef1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef1a:	b580      	push	{r7, lr}
 800ef1c:	b084      	sub	sp, #16
 800ef1e:	af00      	add	r7, sp, #0
 800ef20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ef22:	2301      	movs	r3, #1
 800ef24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	79db      	ldrb	r3, [r3, #7]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d102      	bne.n	800ef34 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	73fb      	strb	r3, [r7, #15]
 800ef32:	e008      	b.n	800ef46 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	79db      	ldrb	r3, [r3, #7]
 800ef38:	2b02      	cmp	r3, #2
 800ef3a:	d102      	bne.n	800ef42 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	73fb      	strb	r3, [r7, #15]
 800ef40:	e001      	b.n	800ef46 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ef42:	f7f2 f88b 	bl	800105c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef4c:	7bfa      	ldrb	r2, [r7, #15]
 800ef4e:	4611      	mov	r1, r2
 800ef50:	4618      	mov	r0, r3
 800ef52:	f7fe fc94 	bl	800d87e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f7fe fc3c 	bl	800d7da <USBD_LL_Reset>
}
 800ef62:	bf00      	nop
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b082      	sub	sp, #8
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	f7fe fc8f 	bl	800d89e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	687a      	ldr	r2, [r7, #4]
 800ef8c:	6812      	ldr	r2, [r2, #0]
 800ef8e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ef92:	f043 0301 	orr.w	r3, r3, #1
 800ef96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	7adb      	ldrb	r3, [r3, #11]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d005      	beq.n	800efac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800efa0:	4b04      	ldr	r3, [pc, #16]	@ (800efb4 <HAL_PCD_SuspendCallback+0x48>)
 800efa2:	691b      	ldr	r3, [r3, #16]
 800efa4:	4a03      	ldr	r2, [pc, #12]	@ (800efb4 <HAL_PCD_SuspendCallback+0x48>)
 800efa6:	f043 0306 	orr.w	r3, r3, #6
 800efaa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800efac:	bf00      	nop
 800efae:	3708      	adds	r7, #8
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}
 800efb4:	e000ed00 	.word	0xe000ed00

0800efb8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800efc6:	4618      	mov	r0, r3
 800efc8:	f7fe fc85 	bl	800d8d6 <USBD_LL_Resume>
}
 800efcc:	bf00      	nop
 800efce:	3708      	adds	r7, #8
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b082      	sub	sp, #8
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	460b      	mov	r3, r1
 800efde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800efe6:	78fa      	ldrb	r2, [r7, #3]
 800efe8:	4611      	mov	r1, r2
 800efea:	4618      	mov	r0, r3
 800efec:	f7fe fcdd 	bl	800d9aa <USBD_LL_IsoOUTIncomplete>
}
 800eff0:	bf00      	nop
 800eff2:	3708      	adds	r7, #8
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b082      	sub	sp, #8
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
 800f000:	460b      	mov	r3, r1
 800f002:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f00a:	78fa      	ldrb	r2, [r7, #3]
 800f00c:	4611      	mov	r1, r2
 800f00e:	4618      	mov	r0, r3
 800f010:	f7fe fc99 	bl	800d946 <USBD_LL_IsoINIncomplete>
}
 800f014:	bf00      	nop
 800f016:	3708      	adds	r7, #8
 800f018:	46bd      	mov	sp, r7
 800f01a:	bd80      	pop	{r7, pc}

0800f01c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b082      	sub	sp, #8
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f02a:	4618      	mov	r0, r3
 800f02c:	f7fe fcef 	bl	800da0e <USBD_LL_DevConnected>
}
 800f030:	bf00      	nop
 800f032:	3708      	adds	r7, #8
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b082      	sub	sp, #8
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f046:	4618      	mov	r0, r3
 800f048:	f7fe fcec 	bl	800da24 <USBD_LL_DevDisconnected>
}
 800f04c:	bf00      	nop
 800f04e:	3708      	adds	r7, #8
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d13e      	bne.n	800f0e2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f064:	4a21      	ldr	r2, [pc, #132]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	4a1f      	ldr	r2, [pc, #124]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f070:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f074:	4b1d      	ldr	r3, [pc, #116]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f076:	4a1e      	ldr	r2, [pc, #120]	@ (800f0f0 <USBD_LL_Init+0x9c>)
 800f078:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f07a:	4b1c      	ldr	r3, [pc, #112]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f07c:	2209      	movs	r2, #9
 800f07e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f080:	4b1a      	ldr	r3, [pc, #104]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f082:	2202      	movs	r2, #2
 800f084:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f086:	4b19      	ldr	r3, [pc, #100]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f088:	2200      	movs	r2, #0
 800f08a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f08c:	4b17      	ldr	r3, [pc, #92]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f08e:	2202      	movs	r2, #2
 800f090:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800f092:	4b16      	ldr	r3, [pc, #88]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f094:	2201      	movs	r2, #1
 800f096:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f098:	4b14      	ldr	r3, [pc, #80]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f09a:	2200      	movs	r2, #0
 800f09c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f09e:	4b13      	ldr	r3, [pc, #76]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800f0a4:	4b11      	ldr	r3, [pc, #68]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0a6:	2201      	movs	r2, #1
 800f0a8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800f0aa:	4b10      	ldr	r3, [pc, #64]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f0b0:	4b0e      	ldr	r3, [pc, #56]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f0b6:	480d      	ldr	r0, [pc, #52]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0b8:	f7f5 fbc2 	bl	8004840 <HAL_PCD_Init>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d001      	beq.n	800f0c6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800f0c2:	f7f1 ffcb 	bl	800105c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f0c6:	2180      	movs	r1, #128	@ 0x80
 800f0c8:	4808      	ldr	r0, [pc, #32]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0ca:	f7f6 fe16 	bl	8005cfa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f0ce:	2240      	movs	r2, #64	@ 0x40
 800f0d0:	2100      	movs	r1, #0
 800f0d2:	4806      	ldr	r0, [pc, #24]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0d4:	f7f6 fdca 	bl	8005c6c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f0d8:	2280      	movs	r2, #128	@ 0x80
 800f0da:	2101      	movs	r1, #1
 800f0dc:	4803      	ldr	r0, [pc, #12]	@ (800f0ec <USBD_LL_Init+0x98>)
 800f0de:	f7f6 fdc5 	bl	8005c6c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800f0e2:	2300      	movs	r3, #0
}
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	3708      	adds	r7, #8
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}
 800f0ec:	24001cd8 	.word	0x24001cd8
 800f0f0:	40080000 	.word	0x40080000

0800f0f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b084      	sub	sp, #16
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f100:	2300      	movs	r3, #0
 800f102:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7f5 fca4 	bl	8004a58 <HAL_PCD_Start>
 800f110:	4603      	mov	r3, r0
 800f112:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f114:	7bfb      	ldrb	r3, [r7, #15]
 800f116:	4618      	mov	r0, r3
 800f118:	f000 f942 	bl	800f3a0 <USBD_Get_USB_Status>
 800f11c:	4603      	mov	r3, r0
 800f11e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f120:	7bbb      	ldrb	r3, [r7, #14]
}
 800f122:	4618      	mov	r0, r3
 800f124:	3710      	adds	r7, #16
 800f126:	46bd      	mov	sp, r7
 800f128:	bd80      	pop	{r7, pc}

0800f12a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f12a:	b580      	push	{r7, lr}
 800f12c:	b084      	sub	sp, #16
 800f12e:	af00      	add	r7, sp, #0
 800f130:	6078      	str	r0, [r7, #4]
 800f132:	4608      	mov	r0, r1
 800f134:	4611      	mov	r1, r2
 800f136:	461a      	mov	r2, r3
 800f138:	4603      	mov	r3, r0
 800f13a:	70fb      	strb	r3, [r7, #3]
 800f13c:	460b      	mov	r3, r1
 800f13e:	70bb      	strb	r3, [r7, #2]
 800f140:	4613      	mov	r3, r2
 800f142:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f144:	2300      	movs	r3, #0
 800f146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f148:	2300      	movs	r3, #0
 800f14a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f152:	78bb      	ldrb	r3, [r7, #2]
 800f154:	883a      	ldrh	r2, [r7, #0]
 800f156:	78f9      	ldrb	r1, [r7, #3]
 800f158:	f7f6 f9a5 	bl	80054a6 <HAL_PCD_EP_Open>
 800f15c:	4603      	mov	r3, r0
 800f15e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f160:	7bfb      	ldrb	r3, [r7, #15]
 800f162:	4618      	mov	r0, r3
 800f164:	f000 f91c 	bl	800f3a0 <USBD_Get_USB_Status>
 800f168:	4603      	mov	r3, r0
 800f16a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f16c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3710      	adds	r7, #16
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}

0800f176 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f176:	b580      	push	{r7, lr}
 800f178:	b084      	sub	sp, #16
 800f17a:	af00      	add	r7, sp, #0
 800f17c:	6078      	str	r0, [r7, #4]
 800f17e:	460b      	mov	r3, r1
 800f180:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f182:	2300      	movs	r3, #0
 800f184:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f186:	2300      	movs	r3, #0
 800f188:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f190:	78fa      	ldrb	r2, [r7, #3]
 800f192:	4611      	mov	r1, r2
 800f194:	4618      	mov	r0, r3
 800f196:	f7f6 f9ee 	bl	8005576 <HAL_PCD_EP_Close>
 800f19a:	4603      	mov	r3, r0
 800f19c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f19e:	7bfb      	ldrb	r3, [r7, #15]
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f000 f8fd 	bl	800f3a0 <USBD_Get_USB_Status>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	3710      	adds	r7, #16
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	bd80      	pop	{r7, pc}

0800f1b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
 800f1bc:	460b      	mov	r3, r1
 800f1be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f1ce:	78fa      	ldrb	r2, [r7, #3]
 800f1d0:	4611      	mov	r1, r2
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	f7f6 faa6 	bl	8005724 <HAL_PCD_EP_SetStall>
 800f1d8:	4603      	mov	r3, r0
 800f1da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f1dc:	7bfb      	ldrb	r3, [r7, #15]
 800f1de:	4618      	mov	r0, r3
 800f1e0:	f000 f8de 	bl	800f3a0 <USBD_Get_USB_Status>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}

0800f1f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f1f2:	b580      	push	{r7, lr}
 800f1f4:	b084      	sub	sp, #16
 800f1f6:	af00      	add	r7, sp, #0
 800f1f8:	6078      	str	r0, [r7, #4]
 800f1fa:	460b      	mov	r3, r1
 800f1fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1fe:	2300      	movs	r3, #0
 800f200:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f202:	2300      	movs	r3, #0
 800f204:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f20c:	78fa      	ldrb	r2, [r7, #3]
 800f20e:	4611      	mov	r1, r2
 800f210:	4618      	mov	r0, r3
 800f212:	f7f6 faea 	bl	80057ea <HAL_PCD_EP_ClrStall>
 800f216:	4603      	mov	r3, r0
 800f218:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f21a:	7bfb      	ldrb	r3, [r7, #15]
 800f21c:	4618      	mov	r0, r3
 800f21e:	f000 f8bf 	bl	800f3a0 <USBD_Get_USB_Status>
 800f222:	4603      	mov	r3, r0
 800f224:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f226:	7bbb      	ldrb	r3, [r7, #14]
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3710      	adds	r7, #16
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}

0800f230 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f230:	b480      	push	{r7}
 800f232:	b085      	sub	sp, #20
 800f234:	af00      	add	r7, sp, #0
 800f236:	6078      	str	r0, [r7, #4]
 800f238:	460b      	mov	r3, r1
 800f23a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f242:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f244:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	da0b      	bge.n	800f264 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f24c:	78fb      	ldrb	r3, [r7, #3]
 800f24e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f252:	68f9      	ldr	r1, [r7, #12]
 800f254:	4613      	mov	r3, r2
 800f256:	00db      	lsls	r3, r3, #3
 800f258:	4413      	add	r3, r2
 800f25a:	009b      	lsls	r3, r3, #2
 800f25c:	440b      	add	r3, r1
 800f25e:	3316      	adds	r3, #22
 800f260:	781b      	ldrb	r3, [r3, #0]
 800f262:	e00b      	b.n	800f27c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f264:	78fb      	ldrb	r3, [r7, #3]
 800f266:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f26a:	68f9      	ldr	r1, [r7, #12]
 800f26c:	4613      	mov	r3, r2
 800f26e:	00db      	lsls	r3, r3, #3
 800f270:	4413      	add	r3, r2
 800f272:	009b      	lsls	r3, r3, #2
 800f274:	440b      	add	r3, r1
 800f276:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f27a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3714      	adds	r7, #20
 800f280:	46bd      	mov	sp, r7
 800f282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f286:	4770      	bx	lr

0800f288 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b084      	sub	sp, #16
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	460b      	mov	r3, r1
 800f292:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f294:	2300      	movs	r3, #0
 800f296:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f298:	2300      	movs	r3, #0
 800f29a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f2a2:	78fa      	ldrb	r2, [r7, #3]
 800f2a4:	4611      	mov	r1, r2
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7f6 f8d9 	bl	800545e <HAL_PCD_SetAddress>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f2b0:	7bfb      	ldrb	r3, [r7, #15]
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	f000 f874 	bl	800f3a0 <USBD_Get_USB_Status>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f2bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	3710      	adds	r7, #16
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}

0800f2c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f2c6:	b580      	push	{r7, lr}
 800f2c8:	b086      	sub	sp, #24
 800f2ca:	af00      	add	r7, sp, #0
 800f2cc:	60f8      	str	r0, [r7, #12]
 800f2ce:	607a      	str	r2, [r7, #4]
 800f2d0:	603b      	str	r3, [r7, #0]
 800f2d2:	460b      	mov	r3, r1
 800f2d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f2d6:	2300      	movs	r3, #0
 800f2d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f2e4:	7af9      	ldrb	r1, [r7, #11]
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	687a      	ldr	r2, [r7, #4]
 800f2ea:	f7f6 f9e1 	bl	80056b0 <HAL_PCD_EP_Transmit>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f2f2:	7dfb      	ldrb	r3, [r7, #23]
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f000 f853 	bl	800f3a0 <USBD_Get_USB_Status>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f2fe:	7dbb      	ldrb	r3, [r7, #22]
}
 800f300:	4618      	mov	r0, r3
 800f302:	3718      	adds	r7, #24
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b086      	sub	sp, #24
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	60f8      	str	r0, [r7, #12]
 800f310:	607a      	str	r2, [r7, #4]
 800f312:	603b      	str	r3, [r7, #0]
 800f314:	460b      	mov	r3, r1
 800f316:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f318:	2300      	movs	r3, #0
 800f31a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f31c:	2300      	movs	r3, #0
 800f31e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f326:	7af9      	ldrb	r1, [r7, #11]
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	687a      	ldr	r2, [r7, #4]
 800f32c:	f7f6 f96d 	bl	800560a <HAL_PCD_EP_Receive>
 800f330:	4603      	mov	r3, r0
 800f332:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f334:	7dfb      	ldrb	r3, [r7, #23]
 800f336:	4618      	mov	r0, r3
 800f338:	f000 f832 	bl	800f3a0 <USBD_Get_USB_Status>
 800f33c:	4603      	mov	r3, r0
 800f33e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f340:	7dbb      	ldrb	r3, [r7, #22]
}
 800f342:	4618      	mov	r0, r3
 800f344:	3718      	adds	r7, #24
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}

0800f34a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f34a:	b580      	push	{r7, lr}
 800f34c:	b082      	sub	sp, #8
 800f34e:	af00      	add	r7, sp, #0
 800f350:	6078      	str	r0, [r7, #4]
 800f352:	460b      	mov	r3, r1
 800f354:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f35c:	78fa      	ldrb	r2, [r7, #3]
 800f35e:	4611      	mov	r1, r2
 800f360:	4618      	mov	r0, r3
 800f362:	f7f6 f98d 	bl	8005680 <HAL_PCD_EP_GetRxCount>
 800f366:	4603      	mov	r3, r0
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3708      	adds	r7, #8
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f370:	b480      	push	{r7}
 800f372:	b083      	sub	sp, #12
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f378:	4b03      	ldr	r3, [pc, #12]	@ (800f388 <USBD_static_malloc+0x18>)
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	370c      	adds	r7, #12
 800f37e:	46bd      	mov	sp, r7
 800f380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f384:	4770      	bx	lr
 800f386:	bf00      	nop
 800f388:	240021bc 	.word	0x240021bc

0800f38c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f38c:	b480      	push	{r7}
 800f38e:	b083      	sub	sp, #12
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800f394:	bf00      	nop
 800f396:	370c      	adds	r7, #12
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f3ae:	79fb      	ldrb	r3, [r7, #7]
 800f3b0:	2b03      	cmp	r3, #3
 800f3b2:	d817      	bhi.n	800f3e4 <USBD_Get_USB_Status+0x44>
 800f3b4:	a201      	add	r2, pc, #4	@ (adr r2, 800f3bc <USBD_Get_USB_Status+0x1c>)
 800f3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3ba:	bf00      	nop
 800f3bc:	0800f3cd 	.word	0x0800f3cd
 800f3c0:	0800f3d3 	.word	0x0800f3d3
 800f3c4:	0800f3d9 	.word	0x0800f3d9
 800f3c8:	0800f3df 	.word	0x0800f3df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	73fb      	strb	r3, [r7, #15]
    break;
 800f3d0:	e00b      	b.n	800f3ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f3d2:	2303      	movs	r3, #3
 800f3d4:	73fb      	strb	r3, [r7, #15]
    break;
 800f3d6:	e008      	b.n	800f3ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f3d8:	2301      	movs	r3, #1
 800f3da:	73fb      	strb	r3, [r7, #15]
    break;
 800f3dc:	e005      	b.n	800f3ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f3de:	2303      	movs	r3, #3
 800f3e0:	73fb      	strb	r3, [r7, #15]
    break;
 800f3e2:	e002      	b.n	800f3ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f3e4:	2303      	movs	r3, #3
 800f3e6:	73fb      	strb	r3, [r7, #15]
    break;
 800f3e8:	bf00      	nop
  }
  return usb_status;
 800f3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3714      	adds	r7, #20
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <__cvt>:
 800f3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3fa:	ed2d 8b02 	vpush	{d8}
 800f3fe:	eeb0 8b40 	vmov.f64	d8, d0
 800f402:	b085      	sub	sp, #20
 800f404:	4617      	mov	r7, r2
 800f406:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f408:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f40a:	ee18 2a90 	vmov	r2, s17
 800f40e:	f025 0520 	bic.w	r5, r5, #32
 800f412:	2a00      	cmp	r2, #0
 800f414:	bfb6      	itet	lt
 800f416:	222d      	movlt	r2, #45	@ 0x2d
 800f418:	2200      	movge	r2, #0
 800f41a:	eeb1 8b40 	vneglt.f64	d8, d0
 800f41e:	2d46      	cmp	r5, #70	@ 0x46
 800f420:	460c      	mov	r4, r1
 800f422:	701a      	strb	r2, [r3, #0]
 800f424:	d004      	beq.n	800f430 <__cvt+0x38>
 800f426:	2d45      	cmp	r5, #69	@ 0x45
 800f428:	d100      	bne.n	800f42c <__cvt+0x34>
 800f42a:	3401      	adds	r4, #1
 800f42c:	2102      	movs	r1, #2
 800f42e:	e000      	b.n	800f432 <__cvt+0x3a>
 800f430:	2103      	movs	r1, #3
 800f432:	ab03      	add	r3, sp, #12
 800f434:	9301      	str	r3, [sp, #4]
 800f436:	ab02      	add	r3, sp, #8
 800f438:	9300      	str	r3, [sp, #0]
 800f43a:	4622      	mov	r2, r4
 800f43c:	4633      	mov	r3, r6
 800f43e:	eeb0 0b48 	vmov.f64	d0, d8
 800f442:	f000 fe41 	bl	80100c8 <_dtoa_r>
 800f446:	2d47      	cmp	r5, #71	@ 0x47
 800f448:	d114      	bne.n	800f474 <__cvt+0x7c>
 800f44a:	07fb      	lsls	r3, r7, #31
 800f44c:	d50a      	bpl.n	800f464 <__cvt+0x6c>
 800f44e:	1902      	adds	r2, r0, r4
 800f450:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f458:	bf08      	it	eq
 800f45a:	9203      	streq	r2, [sp, #12]
 800f45c:	2130      	movs	r1, #48	@ 0x30
 800f45e:	9b03      	ldr	r3, [sp, #12]
 800f460:	4293      	cmp	r3, r2
 800f462:	d319      	bcc.n	800f498 <__cvt+0xa0>
 800f464:	9b03      	ldr	r3, [sp, #12]
 800f466:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f468:	1a1b      	subs	r3, r3, r0
 800f46a:	6013      	str	r3, [r2, #0]
 800f46c:	b005      	add	sp, #20
 800f46e:	ecbd 8b02 	vpop	{d8}
 800f472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f474:	2d46      	cmp	r5, #70	@ 0x46
 800f476:	eb00 0204 	add.w	r2, r0, r4
 800f47a:	d1e9      	bne.n	800f450 <__cvt+0x58>
 800f47c:	7803      	ldrb	r3, [r0, #0]
 800f47e:	2b30      	cmp	r3, #48	@ 0x30
 800f480:	d107      	bne.n	800f492 <__cvt+0x9a>
 800f482:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f48a:	bf1c      	itt	ne
 800f48c:	f1c4 0401 	rsbne	r4, r4, #1
 800f490:	6034      	strne	r4, [r6, #0]
 800f492:	6833      	ldr	r3, [r6, #0]
 800f494:	441a      	add	r2, r3
 800f496:	e7db      	b.n	800f450 <__cvt+0x58>
 800f498:	1c5c      	adds	r4, r3, #1
 800f49a:	9403      	str	r4, [sp, #12]
 800f49c:	7019      	strb	r1, [r3, #0]
 800f49e:	e7de      	b.n	800f45e <__cvt+0x66>

0800f4a0 <__exponent>:
 800f4a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4a2:	2900      	cmp	r1, #0
 800f4a4:	bfba      	itte	lt
 800f4a6:	4249      	neglt	r1, r1
 800f4a8:	232d      	movlt	r3, #45	@ 0x2d
 800f4aa:	232b      	movge	r3, #43	@ 0x2b
 800f4ac:	2909      	cmp	r1, #9
 800f4ae:	7002      	strb	r2, [r0, #0]
 800f4b0:	7043      	strb	r3, [r0, #1]
 800f4b2:	dd29      	ble.n	800f508 <__exponent+0x68>
 800f4b4:	f10d 0307 	add.w	r3, sp, #7
 800f4b8:	461d      	mov	r5, r3
 800f4ba:	270a      	movs	r7, #10
 800f4bc:	461a      	mov	r2, r3
 800f4be:	fbb1 f6f7 	udiv	r6, r1, r7
 800f4c2:	fb07 1416 	mls	r4, r7, r6, r1
 800f4c6:	3430      	adds	r4, #48	@ 0x30
 800f4c8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f4cc:	460c      	mov	r4, r1
 800f4ce:	2c63      	cmp	r4, #99	@ 0x63
 800f4d0:	f103 33ff 	add.w	r3, r3, #4294967295
 800f4d4:	4631      	mov	r1, r6
 800f4d6:	dcf1      	bgt.n	800f4bc <__exponent+0x1c>
 800f4d8:	3130      	adds	r1, #48	@ 0x30
 800f4da:	1e94      	subs	r4, r2, #2
 800f4dc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f4e0:	1c41      	adds	r1, r0, #1
 800f4e2:	4623      	mov	r3, r4
 800f4e4:	42ab      	cmp	r3, r5
 800f4e6:	d30a      	bcc.n	800f4fe <__exponent+0x5e>
 800f4e8:	f10d 0309 	add.w	r3, sp, #9
 800f4ec:	1a9b      	subs	r3, r3, r2
 800f4ee:	42ac      	cmp	r4, r5
 800f4f0:	bf88      	it	hi
 800f4f2:	2300      	movhi	r3, #0
 800f4f4:	3302      	adds	r3, #2
 800f4f6:	4403      	add	r3, r0
 800f4f8:	1a18      	subs	r0, r3, r0
 800f4fa:	b003      	add	sp, #12
 800f4fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f502:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f506:	e7ed      	b.n	800f4e4 <__exponent+0x44>
 800f508:	2330      	movs	r3, #48	@ 0x30
 800f50a:	3130      	adds	r1, #48	@ 0x30
 800f50c:	7083      	strb	r3, [r0, #2]
 800f50e:	70c1      	strb	r1, [r0, #3]
 800f510:	1d03      	adds	r3, r0, #4
 800f512:	e7f1      	b.n	800f4f8 <__exponent+0x58>
 800f514:	0000      	movs	r0, r0
	...

0800f518 <_printf_float>:
 800f518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f51c:	b08d      	sub	sp, #52	@ 0x34
 800f51e:	460c      	mov	r4, r1
 800f520:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f524:	4616      	mov	r6, r2
 800f526:	461f      	mov	r7, r3
 800f528:	4605      	mov	r5, r0
 800f52a:	f000 fccb 	bl	800fec4 <_localeconv_r>
 800f52e:	f8d0 b000 	ldr.w	fp, [r0]
 800f532:	4658      	mov	r0, fp
 800f534:	f7f0 ff24 	bl	8000380 <strlen>
 800f538:	2300      	movs	r3, #0
 800f53a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f53c:	f8d8 3000 	ldr.w	r3, [r8]
 800f540:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f544:	6822      	ldr	r2, [r4, #0]
 800f546:	9005      	str	r0, [sp, #20]
 800f548:	3307      	adds	r3, #7
 800f54a:	f023 0307 	bic.w	r3, r3, #7
 800f54e:	f103 0108 	add.w	r1, r3, #8
 800f552:	f8c8 1000 	str.w	r1, [r8]
 800f556:	ed93 0b00 	vldr	d0, [r3]
 800f55a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800f7b8 <_printf_float+0x2a0>
 800f55e:	eeb0 7bc0 	vabs.f64	d7, d0
 800f562:	eeb4 7b46 	vcmp.f64	d7, d6
 800f566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f56a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f56e:	dd24      	ble.n	800f5ba <_printf_float+0xa2>
 800f570:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f578:	d502      	bpl.n	800f580 <_printf_float+0x68>
 800f57a:	232d      	movs	r3, #45	@ 0x2d
 800f57c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f580:	498f      	ldr	r1, [pc, #572]	@ (800f7c0 <_printf_float+0x2a8>)
 800f582:	4b90      	ldr	r3, [pc, #576]	@ (800f7c4 <_printf_float+0x2ac>)
 800f584:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800f588:	bf94      	ite	ls
 800f58a:	4688      	movls	r8, r1
 800f58c:	4698      	movhi	r8, r3
 800f58e:	f022 0204 	bic.w	r2, r2, #4
 800f592:	2303      	movs	r3, #3
 800f594:	6123      	str	r3, [r4, #16]
 800f596:	6022      	str	r2, [r4, #0]
 800f598:	f04f 0a00 	mov.w	sl, #0
 800f59c:	9700      	str	r7, [sp, #0]
 800f59e:	4633      	mov	r3, r6
 800f5a0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f5a2:	4621      	mov	r1, r4
 800f5a4:	4628      	mov	r0, r5
 800f5a6:	f000 f9d1 	bl	800f94c <_printf_common>
 800f5aa:	3001      	adds	r0, #1
 800f5ac:	f040 8089 	bne.w	800f6c2 <_printf_float+0x1aa>
 800f5b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f5b4:	b00d      	add	sp, #52	@ 0x34
 800f5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ba:	eeb4 0b40 	vcmp.f64	d0, d0
 800f5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5c2:	d709      	bvc.n	800f5d8 <_printf_float+0xc0>
 800f5c4:	ee10 3a90 	vmov	r3, s1
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	bfbc      	itt	lt
 800f5cc:	232d      	movlt	r3, #45	@ 0x2d
 800f5ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f5d2:	497d      	ldr	r1, [pc, #500]	@ (800f7c8 <_printf_float+0x2b0>)
 800f5d4:	4b7d      	ldr	r3, [pc, #500]	@ (800f7cc <_printf_float+0x2b4>)
 800f5d6:	e7d5      	b.n	800f584 <_printf_float+0x6c>
 800f5d8:	6863      	ldr	r3, [r4, #4]
 800f5da:	1c59      	adds	r1, r3, #1
 800f5dc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800f5e0:	d139      	bne.n	800f656 <_printf_float+0x13e>
 800f5e2:	2306      	movs	r3, #6
 800f5e4:	6063      	str	r3, [r4, #4]
 800f5e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	6022      	str	r2, [r4, #0]
 800f5ee:	9303      	str	r3, [sp, #12]
 800f5f0:	ab0a      	add	r3, sp, #40	@ 0x28
 800f5f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f5f6:	ab09      	add	r3, sp, #36	@ 0x24
 800f5f8:	9300      	str	r3, [sp, #0]
 800f5fa:	6861      	ldr	r1, [r4, #4]
 800f5fc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f600:	4628      	mov	r0, r5
 800f602:	f7ff fef9 	bl	800f3f8 <__cvt>
 800f606:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f60a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f60c:	4680      	mov	r8, r0
 800f60e:	d129      	bne.n	800f664 <_printf_float+0x14c>
 800f610:	1cc8      	adds	r0, r1, #3
 800f612:	db02      	blt.n	800f61a <_printf_float+0x102>
 800f614:	6863      	ldr	r3, [r4, #4]
 800f616:	4299      	cmp	r1, r3
 800f618:	dd41      	ble.n	800f69e <_printf_float+0x186>
 800f61a:	f1a9 0902 	sub.w	r9, r9, #2
 800f61e:	fa5f f989 	uxtb.w	r9, r9
 800f622:	3901      	subs	r1, #1
 800f624:	464a      	mov	r2, r9
 800f626:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f62a:	9109      	str	r1, [sp, #36]	@ 0x24
 800f62c:	f7ff ff38 	bl	800f4a0 <__exponent>
 800f630:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f632:	1813      	adds	r3, r2, r0
 800f634:	2a01      	cmp	r2, #1
 800f636:	4682      	mov	sl, r0
 800f638:	6123      	str	r3, [r4, #16]
 800f63a:	dc02      	bgt.n	800f642 <_printf_float+0x12a>
 800f63c:	6822      	ldr	r2, [r4, #0]
 800f63e:	07d2      	lsls	r2, r2, #31
 800f640:	d501      	bpl.n	800f646 <_printf_float+0x12e>
 800f642:	3301      	adds	r3, #1
 800f644:	6123      	str	r3, [r4, #16]
 800f646:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d0a6      	beq.n	800f59c <_printf_float+0x84>
 800f64e:	232d      	movs	r3, #45	@ 0x2d
 800f650:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f654:	e7a2      	b.n	800f59c <_printf_float+0x84>
 800f656:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f65a:	d1c4      	bne.n	800f5e6 <_printf_float+0xce>
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1c2      	bne.n	800f5e6 <_printf_float+0xce>
 800f660:	2301      	movs	r3, #1
 800f662:	e7bf      	b.n	800f5e4 <_printf_float+0xcc>
 800f664:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f668:	d9db      	bls.n	800f622 <_printf_float+0x10a>
 800f66a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800f66e:	d118      	bne.n	800f6a2 <_printf_float+0x18a>
 800f670:	2900      	cmp	r1, #0
 800f672:	6863      	ldr	r3, [r4, #4]
 800f674:	dd0b      	ble.n	800f68e <_printf_float+0x176>
 800f676:	6121      	str	r1, [r4, #16]
 800f678:	b913      	cbnz	r3, 800f680 <_printf_float+0x168>
 800f67a:	6822      	ldr	r2, [r4, #0]
 800f67c:	07d0      	lsls	r0, r2, #31
 800f67e:	d502      	bpl.n	800f686 <_printf_float+0x16e>
 800f680:	3301      	adds	r3, #1
 800f682:	440b      	add	r3, r1
 800f684:	6123      	str	r3, [r4, #16]
 800f686:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f688:	f04f 0a00 	mov.w	sl, #0
 800f68c:	e7db      	b.n	800f646 <_printf_float+0x12e>
 800f68e:	b913      	cbnz	r3, 800f696 <_printf_float+0x17e>
 800f690:	6822      	ldr	r2, [r4, #0]
 800f692:	07d2      	lsls	r2, r2, #31
 800f694:	d501      	bpl.n	800f69a <_printf_float+0x182>
 800f696:	3302      	adds	r3, #2
 800f698:	e7f4      	b.n	800f684 <_printf_float+0x16c>
 800f69a:	2301      	movs	r3, #1
 800f69c:	e7f2      	b.n	800f684 <_printf_float+0x16c>
 800f69e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800f6a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6a4:	4299      	cmp	r1, r3
 800f6a6:	db05      	blt.n	800f6b4 <_printf_float+0x19c>
 800f6a8:	6823      	ldr	r3, [r4, #0]
 800f6aa:	6121      	str	r1, [r4, #16]
 800f6ac:	07d8      	lsls	r0, r3, #31
 800f6ae:	d5ea      	bpl.n	800f686 <_printf_float+0x16e>
 800f6b0:	1c4b      	adds	r3, r1, #1
 800f6b2:	e7e7      	b.n	800f684 <_printf_float+0x16c>
 800f6b4:	2900      	cmp	r1, #0
 800f6b6:	bfd4      	ite	le
 800f6b8:	f1c1 0202 	rsble	r2, r1, #2
 800f6bc:	2201      	movgt	r2, #1
 800f6be:	4413      	add	r3, r2
 800f6c0:	e7e0      	b.n	800f684 <_printf_float+0x16c>
 800f6c2:	6823      	ldr	r3, [r4, #0]
 800f6c4:	055a      	lsls	r2, r3, #21
 800f6c6:	d407      	bmi.n	800f6d8 <_printf_float+0x1c0>
 800f6c8:	6923      	ldr	r3, [r4, #16]
 800f6ca:	4642      	mov	r2, r8
 800f6cc:	4631      	mov	r1, r6
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	47b8      	blx	r7
 800f6d2:	3001      	adds	r0, #1
 800f6d4:	d12a      	bne.n	800f72c <_printf_float+0x214>
 800f6d6:	e76b      	b.n	800f5b0 <_printf_float+0x98>
 800f6d8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f6dc:	f240 80e0 	bls.w	800f8a0 <_printf_float+0x388>
 800f6e0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f6e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f6e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6ec:	d133      	bne.n	800f756 <_printf_float+0x23e>
 800f6ee:	4a38      	ldr	r2, [pc, #224]	@ (800f7d0 <_printf_float+0x2b8>)
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	4631      	mov	r1, r6
 800f6f4:	4628      	mov	r0, r5
 800f6f6:	47b8      	blx	r7
 800f6f8:	3001      	adds	r0, #1
 800f6fa:	f43f af59 	beq.w	800f5b0 <_printf_float+0x98>
 800f6fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f702:	4543      	cmp	r3, r8
 800f704:	db02      	blt.n	800f70c <_printf_float+0x1f4>
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	07d8      	lsls	r0, r3, #31
 800f70a:	d50f      	bpl.n	800f72c <_printf_float+0x214>
 800f70c:	9b05      	ldr	r3, [sp, #20]
 800f70e:	465a      	mov	r2, fp
 800f710:	4631      	mov	r1, r6
 800f712:	4628      	mov	r0, r5
 800f714:	47b8      	blx	r7
 800f716:	3001      	adds	r0, #1
 800f718:	f43f af4a 	beq.w	800f5b0 <_printf_float+0x98>
 800f71c:	f04f 0900 	mov.w	r9, #0
 800f720:	f108 38ff 	add.w	r8, r8, #4294967295
 800f724:	f104 0a1a 	add.w	sl, r4, #26
 800f728:	45c8      	cmp	r8, r9
 800f72a:	dc09      	bgt.n	800f740 <_printf_float+0x228>
 800f72c:	6823      	ldr	r3, [r4, #0]
 800f72e:	079b      	lsls	r3, r3, #30
 800f730:	f100 8107 	bmi.w	800f942 <_printf_float+0x42a>
 800f734:	68e0      	ldr	r0, [r4, #12]
 800f736:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f738:	4298      	cmp	r0, r3
 800f73a:	bfb8      	it	lt
 800f73c:	4618      	movlt	r0, r3
 800f73e:	e739      	b.n	800f5b4 <_printf_float+0x9c>
 800f740:	2301      	movs	r3, #1
 800f742:	4652      	mov	r2, sl
 800f744:	4631      	mov	r1, r6
 800f746:	4628      	mov	r0, r5
 800f748:	47b8      	blx	r7
 800f74a:	3001      	adds	r0, #1
 800f74c:	f43f af30 	beq.w	800f5b0 <_printf_float+0x98>
 800f750:	f109 0901 	add.w	r9, r9, #1
 800f754:	e7e8      	b.n	800f728 <_printf_float+0x210>
 800f756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f758:	2b00      	cmp	r3, #0
 800f75a:	dc3b      	bgt.n	800f7d4 <_printf_float+0x2bc>
 800f75c:	4a1c      	ldr	r2, [pc, #112]	@ (800f7d0 <_printf_float+0x2b8>)
 800f75e:	2301      	movs	r3, #1
 800f760:	4631      	mov	r1, r6
 800f762:	4628      	mov	r0, r5
 800f764:	47b8      	blx	r7
 800f766:	3001      	adds	r0, #1
 800f768:	f43f af22 	beq.w	800f5b0 <_printf_float+0x98>
 800f76c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f770:	ea59 0303 	orrs.w	r3, r9, r3
 800f774:	d102      	bne.n	800f77c <_printf_float+0x264>
 800f776:	6823      	ldr	r3, [r4, #0]
 800f778:	07d9      	lsls	r1, r3, #31
 800f77a:	d5d7      	bpl.n	800f72c <_printf_float+0x214>
 800f77c:	9b05      	ldr	r3, [sp, #20]
 800f77e:	465a      	mov	r2, fp
 800f780:	4631      	mov	r1, r6
 800f782:	4628      	mov	r0, r5
 800f784:	47b8      	blx	r7
 800f786:	3001      	adds	r0, #1
 800f788:	f43f af12 	beq.w	800f5b0 <_printf_float+0x98>
 800f78c:	f04f 0a00 	mov.w	sl, #0
 800f790:	f104 0b1a 	add.w	fp, r4, #26
 800f794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f796:	425b      	negs	r3, r3
 800f798:	4553      	cmp	r3, sl
 800f79a:	dc01      	bgt.n	800f7a0 <_printf_float+0x288>
 800f79c:	464b      	mov	r3, r9
 800f79e:	e794      	b.n	800f6ca <_printf_float+0x1b2>
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	465a      	mov	r2, fp
 800f7a4:	4631      	mov	r1, r6
 800f7a6:	4628      	mov	r0, r5
 800f7a8:	47b8      	blx	r7
 800f7aa:	3001      	adds	r0, #1
 800f7ac:	f43f af00 	beq.w	800f5b0 <_printf_float+0x98>
 800f7b0:	f10a 0a01 	add.w	sl, sl, #1
 800f7b4:	e7ee      	b.n	800f794 <_printf_float+0x27c>
 800f7b6:	bf00      	nop
 800f7b8:	ffffffff 	.word	0xffffffff
 800f7bc:	7fefffff 	.word	0x7fefffff
 800f7c0:	080120a0 	.word	0x080120a0
 800f7c4:	080120a4 	.word	0x080120a4
 800f7c8:	080120a8 	.word	0x080120a8
 800f7cc:	080120ac 	.word	0x080120ac
 800f7d0:	080120b0 	.word	0x080120b0
 800f7d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f7d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f7da:	4553      	cmp	r3, sl
 800f7dc:	bfa8      	it	ge
 800f7de:	4653      	movge	r3, sl
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	4699      	mov	r9, r3
 800f7e4:	dc37      	bgt.n	800f856 <_printf_float+0x33e>
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	9307      	str	r3, [sp, #28]
 800f7ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f7ee:	f104 021a 	add.w	r2, r4, #26
 800f7f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f7f4:	9907      	ldr	r1, [sp, #28]
 800f7f6:	9306      	str	r3, [sp, #24]
 800f7f8:	eba3 0309 	sub.w	r3, r3, r9
 800f7fc:	428b      	cmp	r3, r1
 800f7fe:	dc31      	bgt.n	800f864 <_printf_float+0x34c>
 800f800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f802:	459a      	cmp	sl, r3
 800f804:	dc3b      	bgt.n	800f87e <_printf_float+0x366>
 800f806:	6823      	ldr	r3, [r4, #0]
 800f808:	07da      	lsls	r2, r3, #31
 800f80a:	d438      	bmi.n	800f87e <_printf_float+0x366>
 800f80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f80e:	ebaa 0903 	sub.w	r9, sl, r3
 800f812:	9b06      	ldr	r3, [sp, #24]
 800f814:	ebaa 0303 	sub.w	r3, sl, r3
 800f818:	4599      	cmp	r9, r3
 800f81a:	bfa8      	it	ge
 800f81c:	4699      	movge	r9, r3
 800f81e:	f1b9 0f00 	cmp.w	r9, #0
 800f822:	dc34      	bgt.n	800f88e <_printf_float+0x376>
 800f824:	f04f 0800 	mov.w	r8, #0
 800f828:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f82c:	f104 0b1a 	add.w	fp, r4, #26
 800f830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f832:	ebaa 0303 	sub.w	r3, sl, r3
 800f836:	eba3 0309 	sub.w	r3, r3, r9
 800f83a:	4543      	cmp	r3, r8
 800f83c:	f77f af76 	ble.w	800f72c <_printf_float+0x214>
 800f840:	2301      	movs	r3, #1
 800f842:	465a      	mov	r2, fp
 800f844:	4631      	mov	r1, r6
 800f846:	4628      	mov	r0, r5
 800f848:	47b8      	blx	r7
 800f84a:	3001      	adds	r0, #1
 800f84c:	f43f aeb0 	beq.w	800f5b0 <_printf_float+0x98>
 800f850:	f108 0801 	add.w	r8, r8, #1
 800f854:	e7ec      	b.n	800f830 <_printf_float+0x318>
 800f856:	4642      	mov	r2, r8
 800f858:	4631      	mov	r1, r6
 800f85a:	4628      	mov	r0, r5
 800f85c:	47b8      	blx	r7
 800f85e:	3001      	adds	r0, #1
 800f860:	d1c1      	bne.n	800f7e6 <_printf_float+0x2ce>
 800f862:	e6a5      	b.n	800f5b0 <_printf_float+0x98>
 800f864:	2301      	movs	r3, #1
 800f866:	4631      	mov	r1, r6
 800f868:	4628      	mov	r0, r5
 800f86a:	9206      	str	r2, [sp, #24]
 800f86c:	47b8      	blx	r7
 800f86e:	3001      	adds	r0, #1
 800f870:	f43f ae9e 	beq.w	800f5b0 <_printf_float+0x98>
 800f874:	9b07      	ldr	r3, [sp, #28]
 800f876:	9a06      	ldr	r2, [sp, #24]
 800f878:	3301      	adds	r3, #1
 800f87a:	9307      	str	r3, [sp, #28]
 800f87c:	e7b9      	b.n	800f7f2 <_printf_float+0x2da>
 800f87e:	9b05      	ldr	r3, [sp, #20]
 800f880:	465a      	mov	r2, fp
 800f882:	4631      	mov	r1, r6
 800f884:	4628      	mov	r0, r5
 800f886:	47b8      	blx	r7
 800f888:	3001      	adds	r0, #1
 800f88a:	d1bf      	bne.n	800f80c <_printf_float+0x2f4>
 800f88c:	e690      	b.n	800f5b0 <_printf_float+0x98>
 800f88e:	9a06      	ldr	r2, [sp, #24]
 800f890:	464b      	mov	r3, r9
 800f892:	4442      	add	r2, r8
 800f894:	4631      	mov	r1, r6
 800f896:	4628      	mov	r0, r5
 800f898:	47b8      	blx	r7
 800f89a:	3001      	adds	r0, #1
 800f89c:	d1c2      	bne.n	800f824 <_printf_float+0x30c>
 800f89e:	e687      	b.n	800f5b0 <_printf_float+0x98>
 800f8a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800f8a4:	f1b9 0f01 	cmp.w	r9, #1
 800f8a8:	dc01      	bgt.n	800f8ae <_printf_float+0x396>
 800f8aa:	07db      	lsls	r3, r3, #31
 800f8ac:	d536      	bpl.n	800f91c <_printf_float+0x404>
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	4642      	mov	r2, r8
 800f8b2:	4631      	mov	r1, r6
 800f8b4:	4628      	mov	r0, r5
 800f8b6:	47b8      	blx	r7
 800f8b8:	3001      	adds	r0, #1
 800f8ba:	f43f ae79 	beq.w	800f5b0 <_printf_float+0x98>
 800f8be:	9b05      	ldr	r3, [sp, #20]
 800f8c0:	465a      	mov	r2, fp
 800f8c2:	4631      	mov	r1, r6
 800f8c4:	4628      	mov	r0, r5
 800f8c6:	47b8      	blx	r7
 800f8c8:	3001      	adds	r0, #1
 800f8ca:	f43f ae71 	beq.w	800f5b0 <_printf_float+0x98>
 800f8ce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f8d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8da:	f109 39ff 	add.w	r9, r9, #4294967295
 800f8de:	d018      	beq.n	800f912 <_printf_float+0x3fa>
 800f8e0:	464b      	mov	r3, r9
 800f8e2:	f108 0201 	add.w	r2, r8, #1
 800f8e6:	4631      	mov	r1, r6
 800f8e8:	4628      	mov	r0, r5
 800f8ea:	47b8      	blx	r7
 800f8ec:	3001      	adds	r0, #1
 800f8ee:	d10c      	bne.n	800f90a <_printf_float+0x3f2>
 800f8f0:	e65e      	b.n	800f5b0 <_printf_float+0x98>
 800f8f2:	2301      	movs	r3, #1
 800f8f4:	465a      	mov	r2, fp
 800f8f6:	4631      	mov	r1, r6
 800f8f8:	4628      	mov	r0, r5
 800f8fa:	47b8      	blx	r7
 800f8fc:	3001      	adds	r0, #1
 800f8fe:	f43f ae57 	beq.w	800f5b0 <_printf_float+0x98>
 800f902:	f108 0801 	add.w	r8, r8, #1
 800f906:	45c8      	cmp	r8, r9
 800f908:	dbf3      	blt.n	800f8f2 <_printf_float+0x3da>
 800f90a:	4653      	mov	r3, sl
 800f90c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f910:	e6dc      	b.n	800f6cc <_printf_float+0x1b4>
 800f912:	f04f 0800 	mov.w	r8, #0
 800f916:	f104 0b1a 	add.w	fp, r4, #26
 800f91a:	e7f4      	b.n	800f906 <_printf_float+0x3ee>
 800f91c:	2301      	movs	r3, #1
 800f91e:	4642      	mov	r2, r8
 800f920:	e7e1      	b.n	800f8e6 <_printf_float+0x3ce>
 800f922:	2301      	movs	r3, #1
 800f924:	464a      	mov	r2, r9
 800f926:	4631      	mov	r1, r6
 800f928:	4628      	mov	r0, r5
 800f92a:	47b8      	blx	r7
 800f92c:	3001      	adds	r0, #1
 800f92e:	f43f ae3f 	beq.w	800f5b0 <_printf_float+0x98>
 800f932:	f108 0801 	add.w	r8, r8, #1
 800f936:	68e3      	ldr	r3, [r4, #12]
 800f938:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f93a:	1a5b      	subs	r3, r3, r1
 800f93c:	4543      	cmp	r3, r8
 800f93e:	dcf0      	bgt.n	800f922 <_printf_float+0x40a>
 800f940:	e6f8      	b.n	800f734 <_printf_float+0x21c>
 800f942:	f04f 0800 	mov.w	r8, #0
 800f946:	f104 0919 	add.w	r9, r4, #25
 800f94a:	e7f4      	b.n	800f936 <_printf_float+0x41e>

0800f94c <_printf_common>:
 800f94c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f950:	4616      	mov	r6, r2
 800f952:	4698      	mov	r8, r3
 800f954:	688a      	ldr	r2, [r1, #8]
 800f956:	690b      	ldr	r3, [r1, #16]
 800f958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f95c:	4293      	cmp	r3, r2
 800f95e:	bfb8      	it	lt
 800f960:	4613      	movlt	r3, r2
 800f962:	6033      	str	r3, [r6, #0]
 800f964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f968:	4607      	mov	r7, r0
 800f96a:	460c      	mov	r4, r1
 800f96c:	b10a      	cbz	r2, 800f972 <_printf_common+0x26>
 800f96e:	3301      	adds	r3, #1
 800f970:	6033      	str	r3, [r6, #0]
 800f972:	6823      	ldr	r3, [r4, #0]
 800f974:	0699      	lsls	r1, r3, #26
 800f976:	bf42      	ittt	mi
 800f978:	6833      	ldrmi	r3, [r6, #0]
 800f97a:	3302      	addmi	r3, #2
 800f97c:	6033      	strmi	r3, [r6, #0]
 800f97e:	6825      	ldr	r5, [r4, #0]
 800f980:	f015 0506 	ands.w	r5, r5, #6
 800f984:	d106      	bne.n	800f994 <_printf_common+0x48>
 800f986:	f104 0a19 	add.w	sl, r4, #25
 800f98a:	68e3      	ldr	r3, [r4, #12]
 800f98c:	6832      	ldr	r2, [r6, #0]
 800f98e:	1a9b      	subs	r3, r3, r2
 800f990:	42ab      	cmp	r3, r5
 800f992:	dc26      	bgt.n	800f9e2 <_printf_common+0x96>
 800f994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f998:	6822      	ldr	r2, [r4, #0]
 800f99a:	3b00      	subs	r3, #0
 800f99c:	bf18      	it	ne
 800f99e:	2301      	movne	r3, #1
 800f9a0:	0692      	lsls	r2, r2, #26
 800f9a2:	d42b      	bmi.n	800f9fc <_printf_common+0xb0>
 800f9a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f9a8:	4641      	mov	r1, r8
 800f9aa:	4638      	mov	r0, r7
 800f9ac:	47c8      	blx	r9
 800f9ae:	3001      	adds	r0, #1
 800f9b0:	d01e      	beq.n	800f9f0 <_printf_common+0xa4>
 800f9b2:	6823      	ldr	r3, [r4, #0]
 800f9b4:	6922      	ldr	r2, [r4, #16]
 800f9b6:	f003 0306 	and.w	r3, r3, #6
 800f9ba:	2b04      	cmp	r3, #4
 800f9bc:	bf02      	ittt	eq
 800f9be:	68e5      	ldreq	r5, [r4, #12]
 800f9c0:	6833      	ldreq	r3, [r6, #0]
 800f9c2:	1aed      	subeq	r5, r5, r3
 800f9c4:	68a3      	ldr	r3, [r4, #8]
 800f9c6:	bf0c      	ite	eq
 800f9c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f9cc:	2500      	movne	r5, #0
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	bfc4      	itt	gt
 800f9d2:	1a9b      	subgt	r3, r3, r2
 800f9d4:	18ed      	addgt	r5, r5, r3
 800f9d6:	2600      	movs	r6, #0
 800f9d8:	341a      	adds	r4, #26
 800f9da:	42b5      	cmp	r5, r6
 800f9dc:	d11a      	bne.n	800fa14 <_printf_common+0xc8>
 800f9de:	2000      	movs	r0, #0
 800f9e0:	e008      	b.n	800f9f4 <_printf_common+0xa8>
 800f9e2:	2301      	movs	r3, #1
 800f9e4:	4652      	mov	r2, sl
 800f9e6:	4641      	mov	r1, r8
 800f9e8:	4638      	mov	r0, r7
 800f9ea:	47c8      	blx	r9
 800f9ec:	3001      	adds	r0, #1
 800f9ee:	d103      	bne.n	800f9f8 <_printf_common+0xac>
 800f9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f9f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9f8:	3501      	adds	r5, #1
 800f9fa:	e7c6      	b.n	800f98a <_printf_common+0x3e>
 800f9fc:	18e1      	adds	r1, r4, r3
 800f9fe:	1c5a      	adds	r2, r3, #1
 800fa00:	2030      	movs	r0, #48	@ 0x30
 800fa02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fa06:	4422      	add	r2, r4
 800fa08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fa0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fa10:	3302      	adds	r3, #2
 800fa12:	e7c7      	b.n	800f9a4 <_printf_common+0x58>
 800fa14:	2301      	movs	r3, #1
 800fa16:	4622      	mov	r2, r4
 800fa18:	4641      	mov	r1, r8
 800fa1a:	4638      	mov	r0, r7
 800fa1c:	47c8      	blx	r9
 800fa1e:	3001      	adds	r0, #1
 800fa20:	d0e6      	beq.n	800f9f0 <_printf_common+0xa4>
 800fa22:	3601      	adds	r6, #1
 800fa24:	e7d9      	b.n	800f9da <_printf_common+0x8e>
	...

0800fa28 <_printf_i>:
 800fa28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa2c:	7e0f      	ldrb	r7, [r1, #24]
 800fa2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fa30:	2f78      	cmp	r7, #120	@ 0x78
 800fa32:	4691      	mov	r9, r2
 800fa34:	4680      	mov	r8, r0
 800fa36:	460c      	mov	r4, r1
 800fa38:	469a      	mov	sl, r3
 800fa3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fa3e:	d807      	bhi.n	800fa50 <_printf_i+0x28>
 800fa40:	2f62      	cmp	r7, #98	@ 0x62
 800fa42:	d80a      	bhi.n	800fa5a <_printf_i+0x32>
 800fa44:	2f00      	cmp	r7, #0
 800fa46:	f000 80d2 	beq.w	800fbee <_printf_i+0x1c6>
 800fa4a:	2f58      	cmp	r7, #88	@ 0x58
 800fa4c:	f000 80b9 	beq.w	800fbc2 <_printf_i+0x19a>
 800fa50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fa54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fa58:	e03a      	b.n	800fad0 <_printf_i+0xa8>
 800fa5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fa5e:	2b15      	cmp	r3, #21
 800fa60:	d8f6      	bhi.n	800fa50 <_printf_i+0x28>
 800fa62:	a101      	add	r1, pc, #4	@ (adr r1, 800fa68 <_printf_i+0x40>)
 800fa64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fa68:	0800fac1 	.word	0x0800fac1
 800fa6c:	0800fad5 	.word	0x0800fad5
 800fa70:	0800fa51 	.word	0x0800fa51
 800fa74:	0800fa51 	.word	0x0800fa51
 800fa78:	0800fa51 	.word	0x0800fa51
 800fa7c:	0800fa51 	.word	0x0800fa51
 800fa80:	0800fad5 	.word	0x0800fad5
 800fa84:	0800fa51 	.word	0x0800fa51
 800fa88:	0800fa51 	.word	0x0800fa51
 800fa8c:	0800fa51 	.word	0x0800fa51
 800fa90:	0800fa51 	.word	0x0800fa51
 800fa94:	0800fbd5 	.word	0x0800fbd5
 800fa98:	0800faff 	.word	0x0800faff
 800fa9c:	0800fb8f 	.word	0x0800fb8f
 800faa0:	0800fa51 	.word	0x0800fa51
 800faa4:	0800fa51 	.word	0x0800fa51
 800faa8:	0800fbf7 	.word	0x0800fbf7
 800faac:	0800fa51 	.word	0x0800fa51
 800fab0:	0800faff 	.word	0x0800faff
 800fab4:	0800fa51 	.word	0x0800fa51
 800fab8:	0800fa51 	.word	0x0800fa51
 800fabc:	0800fb97 	.word	0x0800fb97
 800fac0:	6833      	ldr	r3, [r6, #0]
 800fac2:	1d1a      	adds	r2, r3, #4
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	6032      	str	r2, [r6, #0]
 800fac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800facc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fad0:	2301      	movs	r3, #1
 800fad2:	e09d      	b.n	800fc10 <_printf_i+0x1e8>
 800fad4:	6833      	ldr	r3, [r6, #0]
 800fad6:	6820      	ldr	r0, [r4, #0]
 800fad8:	1d19      	adds	r1, r3, #4
 800fada:	6031      	str	r1, [r6, #0]
 800fadc:	0606      	lsls	r6, r0, #24
 800fade:	d501      	bpl.n	800fae4 <_printf_i+0xbc>
 800fae0:	681d      	ldr	r5, [r3, #0]
 800fae2:	e003      	b.n	800faec <_printf_i+0xc4>
 800fae4:	0645      	lsls	r5, r0, #25
 800fae6:	d5fb      	bpl.n	800fae0 <_printf_i+0xb8>
 800fae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800faec:	2d00      	cmp	r5, #0
 800faee:	da03      	bge.n	800faf8 <_printf_i+0xd0>
 800faf0:	232d      	movs	r3, #45	@ 0x2d
 800faf2:	426d      	negs	r5, r5
 800faf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800faf8:	4859      	ldr	r0, [pc, #356]	@ (800fc60 <_printf_i+0x238>)
 800fafa:	230a      	movs	r3, #10
 800fafc:	e011      	b.n	800fb22 <_printf_i+0xfa>
 800fafe:	6821      	ldr	r1, [r4, #0]
 800fb00:	6833      	ldr	r3, [r6, #0]
 800fb02:	0608      	lsls	r0, r1, #24
 800fb04:	f853 5b04 	ldr.w	r5, [r3], #4
 800fb08:	d402      	bmi.n	800fb10 <_printf_i+0xe8>
 800fb0a:	0649      	lsls	r1, r1, #25
 800fb0c:	bf48      	it	mi
 800fb0e:	b2ad      	uxthmi	r5, r5
 800fb10:	2f6f      	cmp	r7, #111	@ 0x6f
 800fb12:	4853      	ldr	r0, [pc, #332]	@ (800fc60 <_printf_i+0x238>)
 800fb14:	6033      	str	r3, [r6, #0]
 800fb16:	bf14      	ite	ne
 800fb18:	230a      	movne	r3, #10
 800fb1a:	2308      	moveq	r3, #8
 800fb1c:	2100      	movs	r1, #0
 800fb1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fb22:	6866      	ldr	r6, [r4, #4]
 800fb24:	60a6      	str	r6, [r4, #8]
 800fb26:	2e00      	cmp	r6, #0
 800fb28:	bfa2      	ittt	ge
 800fb2a:	6821      	ldrge	r1, [r4, #0]
 800fb2c:	f021 0104 	bicge.w	r1, r1, #4
 800fb30:	6021      	strge	r1, [r4, #0]
 800fb32:	b90d      	cbnz	r5, 800fb38 <_printf_i+0x110>
 800fb34:	2e00      	cmp	r6, #0
 800fb36:	d04b      	beq.n	800fbd0 <_printf_i+0x1a8>
 800fb38:	4616      	mov	r6, r2
 800fb3a:	fbb5 f1f3 	udiv	r1, r5, r3
 800fb3e:	fb03 5711 	mls	r7, r3, r1, r5
 800fb42:	5dc7      	ldrb	r7, [r0, r7]
 800fb44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fb48:	462f      	mov	r7, r5
 800fb4a:	42bb      	cmp	r3, r7
 800fb4c:	460d      	mov	r5, r1
 800fb4e:	d9f4      	bls.n	800fb3a <_printf_i+0x112>
 800fb50:	2b08      	cmp	r3, #8
 800fb52:	d10b      	bne.n	800fb6c <_printf_i+0x144>
 800fb54:	6823      	ldr	r3, [r4, #0]
 800fb56:	07df      	lsls	r7, r3, #31
 800fb58:	d508      	bpl.n	800fb6c <_printf_i+0x144>
 800fb5a:	6923      	ldr	r3, [r4, #16]
 800fb5c:	6861      	ldr	r1, [r4, #4]
 800fb5e:	4299      	cmp	r1, r3
 800fb60:	bfde      	ittt	le
 800fb62:	2330      	movle	r3, #48	@ 0x30
 800fb64:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fb68:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fb6c:	1b92      	subs	r2, r2, r6
 800fb6e:	6122      	str	r2, [r4, #16]
 800fb70:	f8cd a000 	str.w	sl, [sp]
 800fb74:	464b      	mov	r3, r9
 800fb76:	aa03      	add	r2, sp, #12
 800fb78:	4621      	mov	r1, r4
 800fb7a:	4640      	mov	r0, r8
 800fb7c:	f7ff fee6 	bl	800f94c <_printf_common>
 800fb80:	3001      	adds	r0, #1
 800fb82:	d14a      	bne.n	800fc1a <_printf_i+0x1f2>
 800fb84:	f04f 30ff 	mov.w	r0, #4294967295
 800fb88:	b004      	add	sp, #16
 800fb8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb8e:	6823      	ldr	r3, [r4, #0]
 800fb90:	f043 0320 	orr.w	r3, r3, #32
 800fb94:	6023      	str	r3, [r4, #0]
 800fb96:	4833      	ldr	r0, [pc, #204]	@ (800fc64 <_printf_i+0x23c>)
 800fb98:	2778      	movs	r7, #120	@ 0x78
 800fb9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fb9e:	6823      	ldr	r3, [r4, #0]
 800fba0:	6831      	ldr	r1, [r6, #0]
 800fba2:	061f      	lsls	r7, r3, #24
 800fba4:	f851 5b04 	ldr.w	r5, [r1], #4
 800fba8:	d402      	bmi.n	800fbb0 <_printf_i+0x188>
 800fbaa:	065f      	lsls	r7, r3, #25
 800fbac:	bf48      	it	mi
 800fbae:	b2ad      	uxthmi	r5, r5
 800fbb0:	6031      	str	r1, [r6, #0]
 800fbb2:	07d9      	lsls	r1, r3, #31
 800fbb4:	bf44      	itt	mi
 800fbb6:	f043 0320 	orrmi.w	r3, r3, #32
 800fbba:	6023      	strmi	r3, [r4, #0]
 800fbbc:	b11d      	cbz	r5, 800fbc6 <_printf_i+0x19e>
 800fbbe:	2310      	movs	r3, #16
 800fbc0:	e7ac      	b.n	800fb1c <_printf_i+0xf4>
 800fbc2:	4827      	ldr	r0, [pc, #156]	@ (800fc60 <_printf_i+0x238>)
 800fbc4:	e7e9      	b.n	800fb9a <_printf_i+0x172>
 800fbc6:	6823      	ldr	r3, [r4, #0]
 800fbc8:	f023 0320 	bic.w	r3, r3, #32
 800fbcc:	6023      	str	r3, [r4, #0]
 800fbce:	e7f6      	b.n	800fbbe <_printf_i+0x196>
 800fbd0:	4616      	mov	r6, r2
 800fbd2:	e7bd      	b.n	800fb50 <_printf_i+0x128>
 800fbd4:	6833      	ldr	r3, [r6, #0]
 800fbd6:	6825      	ldr	r5, [r4, #0]
 800fbd8:	6961      	ldr	r1, [r4, #20]
 800fbda:	1d18      	adds	r0, r3, #4
 800fbdc:	6030      	str	r0, [r6, #0]
 800fbde:	062e      	lsls	r6, r5, #24
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	d501      	bpl.n	800fbe8 <_printf_i+0x1c0>
 800fbe4:	6019      	str	r1, [r3, #0]
 800fbe6:	e002      	b.n	800fbee <_printf_i+0x1c6>
 800fbe8:	0668      	lsls	r0, r5, #25
 800fbea:	d5fb      	bpl.n	800fbe4 <_printf_i+0x1bc>
 800fbec:	8019      	strh	r1, [r3, #0]
 800fbee:	2300      	movs	r3, #0
 800fbf0:	6123      	str	r3, [r4, #16]
 800fbf2:	4616      	mov	r6, r2
 800fbf4:	e7bc      	b.n	800fb70 <_printf_i+0x148>
 800fbf6:	6833      	ldr	r3, [r6, #0]
 800fbf8:	1d1a      	adds	r2, r3, #4
 800fbfa:	6032      	str	r2, [r6, #0]
 800fbfc:	681e      	ldr	r6, [r3, #0]
 800fbfe:	6862      	ldr	r2, [r4, #4]
 800fc00:	2100      	movs	r1, #0
 800fc02:	4630      	mov	r0, r6
 800fc04:	f7f0 fb6c 	bl	80002e0 <memchr>
 800fc08:	b108      	cbz	r0, 800fc0e <_printf_i+0x1e6>
 800fc0a:	1b80      	subs	r0, r0, r6
 800fc0c:	6060      	str	r0, [r4, #4]
 800fc0e:	6863      	ldr	r3, [r4, #4]
 800fc10:	6123      	str	r3, [r4, #16]
 800fc12:	2300      	movs	r3, #0
 800fc14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc18:	e7aa      	b.n	800fb70 <_printf_i+0x148>
 800fc1a:	6923      	ldr	r3, [r4, #16]
 800fc1c:	4632      	mov	r2, r6
 800fc1e:	4649      	mov	r1, r9
 800fc20:	4640      	mov	r0, r8
 800fc22:	47d0      	blx	sl
 800fc24:	3001      	adds	r0, #1
 800fc26:	d0ad      	beq.n	800fb84 <_printf_i+0x15c>
 800fc28:	6823      	ldr	r3, [r4, #0]
 800fc2a:	079b      	lsls	r3, r3, #30
 800fc2c:	d413      	bmi.n	800fc56 <_printf_i+0x22e>
 800fc2e:	68e0      	ldr	r0, [r4, #12]
 800fc30:	9b03      	ldr	r3, [sp, #12]
 800fc32:	4298      	cmp	r0, r3
 800fc34:	bfb8      	it	lt
 800fc36:	4618      	movlt	r0, r3
 800fc38:	e7a6      	b.n	800fb88 <_printf_i+0x160>
 800fc3a:	2301      	movs	r3, #1
 800fc3c:	4632      	mov	r2, r6
 800fc3e:	4649      	mov	r1, r9
 800fc40:	4640      	mov	r0, r8
 800fc42:	47d0      	blx	sl
 800fc44:	3001      	adds	r0, #1
 800fc46:	d09d      	beq.n	800fb84 <_printf_i+0x15c>
 800fc48:	3501      	adds	r5, #1
 800fc4a:	68e3      	ldr	r3, [r4, #12]
 800fc4c:	9903      	ldr	r1, [sp, #12]
 800fc4e:	1a5b      	subs	r3, r3, r1
 800fc50:	42ab      	cmp	r3, r5
 800fc52:	dcf2      	bgt.n	800fc3a <_printf_i+0x212>
 800fc54:	e7eb      	b.n	800fc2e <_printf_i+0x206>
 800fc56:	2500      	movs	r5, #0
 800fc58:	f104 0619 	add.w	r6, r4, #25
 800fc5c:	e7f5      	b.n	800fc4a <_printf_i+0x222>
 800fc5e:	bf00      	nop
 800fc60:	080120b2 	.word	0x080120b2
 800fc64:	080120c3 	.word	0x080120c3

0800fc68 <std>:
 800fc68:	2300      	movs	r3, #0
 800fc6a:	b510      	push	{r4, lr}
 800fc6c:	4604      	mov	r4, r0
 800fc6e:	e9c0 3300 	strd	r3, r3, [r0]
 800fc72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fc76:	6083      	str	r3, [r0, #8]
 800fc78:	8181      	strh	r1, [r0, #12]
 800fc7a:	6643      	str	r3, [r0, #100]	@ 0x64
 800fc7c:	81c2      	strh	r2, [r0, #14]
 800fc7e:	6183      	str	r3, [r0, #24]
 800fc80:	4619      	mov	r1, r3
 800fc82:	2208      	movs	r2, #8
 800fc84:	305c      	adds	r0, #92	@ 0x5c
 800fc86:	f000 f914 	bl	800feb2 <memset>
 800fc8a:	4b0d      	ldr	r3, [pc, #52]	@ (800fcc0 <std+0x58>)
 800fc8c:	6263      	str	r3, [r4, #36]	@ 0x24
 800fc8e:	4b0d      	ldr	r3, [pc, #52]	@ (800fcc4 <std+0x5c>)
 800fc90:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fc92:	4b0d      	ldr	r3, [pc, #52]	@ (800fcc8 <std+0x60>)
 800fc94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fc96:	4b0d      	ldr	r3, [pc, #52]	@ (800fccc <std+0x64>)
 800fc98:	6323      	str	r3, [r4, #48]	@ 0x30
 800fc9a:	4b0d      	ldr	r3, [pc, #52]	@ (800fcd0 <std+0x68>)
 800fc9c:	6224      	str	r4, [r4, #32]
 800fc9e:	429c      	cmp	r4, r3
 800fca0:	d006      	beq.n	800fcb0 <std+0x48>
 800fca2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fca6:	4294      	cmp	r4, r2
 800fca8:	d002      	beq.n	800fcb0 <std+0x48>
 800fcaa:	33d0      	adds	r3, #208	@ 0xd0
 800fcac:	429c      	cmp	r4, r3
 800fcae:	d105      	bne.n	800fcbc <std+0x54>
 800fcb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fcb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fcb8:	f000 b978 	b.w	800ffac <__retarget_lock_init_recursive>
 800fcbc:	bd10      	pop	{r4, pc}
 800fcbe:	bf00      	nop
 800fcc0:	0800fe2d 	.word	0x0800fe2d
 800fcc4:	0800fe4f 	.word	0x0800fe4f
 800fcc8:	0800fe87 	.word	0x0800fe87
 800fccc:	0800feab 	.word	0x0800feab
 800fcd0:	240023dc 	.word	0x240023dc

0800fcd4 <stdio_exit_handler>:
 800fcd4:	4a02      	ldr	r2, [pc, #8]	@ (800fce0 <stdio_exit_handler+0xc>)
 800fcd6:	4903      	ldr	r1, [pc, #12]	@ (800fce4 <stdio_exit_handler+0x10>)
 800fcd8:	4803      	ldr	r0, [pc, #12]	@ (800fce8 <stdio_exit_handler+0x14>)
 800fcda:	f000 b869 	b.w	800fdb0 <_fwalk_sglue>
 800fcde:	bf00      	nop
 800fce0:	24000120 	.word	0x24000120
 800fce4:	08011831 	.word	0x08011831
 800fce8:	24000130 	.word	0x24000130

0800fcec <cleanup_stdio>:
 800fcec:	6841      	ldr	r1, [r0, #4]
 800fcee:	4b0c      	ldr	r3, [pc, #48]	@ (800fd20 <cleanup_stdio+0x34>)
 800fcf0:	4299      	cmp	r1, r3
 800fcf2:	b510      	push	{r4, lr}
 800fcf4:	4604      	mov	r4, r0
 800fcf6:	d001      	beq.n	800fcfc <cleanup_stdio+0x10>
 800fcf8:	f001 fd9a 	bl	8011830 <_fflush_r>
 800fcfc:	68a1      	ldr	r1, [r4, #8]
 800fcfe:	4b09      	ldr	r3, [pc, #36]	@ (800fd24 <cleanup_stdio+0x38>)
 800fd00:	4299      	cmp	r1, r3
 800fd02:	d002      	beq.n	800fd0a <cleanup_stdio+0x1e>
 800fd04:	4620      	mov	r0, r4
 800fd06:	f001 fd93 	bl	8011830 <_fflush_r>
 800fd0a:	68e1      	ldr	r1, [r4, #12]
 800fd0c:	4b06      	ldr	r3, [pc, #24]	@ (800fd28 <cleanup_stdio+0x3c>)
 800fd0e:	4299      	cmp	r1, r3
 800fd10:	d004      	beq.n	800fd1c <cleanup_stdio+0x30>
 800fd12:	4620      	mov	r0, r4
 800fd14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd18:	f001 bd8a 	b.w	8011830 <_fflush_r>
 800fd1c:	bd10      	pop	{r4, pc}
 800fd1e:	bf00      	nop
 800fd20:	240023dc 	.word	0x240023dc
 800fd24:	24002444 	.word	0x24002444
 800fd28:	240024ac 	.word	0x240024ac

0800fd2c <global_stdio_init.part.0>:
 800fd2c:	b510      	push	{r4, lr}
 800fd2e:	4b0b      	ldr	r3, [pc, #44]	@ (800fd5c <global_stdio_init.part.0+0x30>)
 800fd30:	4c0b      	ldr	r4, [pc, #44]	@ (800fd60 <global_stdio_init.part.0+0x34>)
 800fd32:	4a0c      	ldr	r2, [pc, #48]	@ (800fd64 <global_stdio_init.part.0+0x38>)
 800fd34:	601a      	str	r2, [r3, #0]
 800fd36:	4620      	mov	r0, r4
 800fd38:	2200      	movs	r2, #0
 800fd3a:	2104      	movs	r1, #4
 800fd3c:	f7ff ff94 	bl	800fc68 <std>
 800fd40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fd44:	2201      	movs	r2, #1
 800fd46:	2109      	movs	r1, #9
 800fd48:	f7ff ff8e 	bl	800fc68 <std>
 800fd4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fd50:	2202      	movs	r2, #2
 800fd52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd56:	2112      	movs	r1, #18
 800fd58:	f7ff bf86 	b.w	800fc68 <std>
 800fd5c:	24002514 	.word	0x24002514
 800fd60:	240023dc 	.word	0x240023dc
 800fd64:	0800fcd5 	.word	0x0800fcd5

0800fd68 <__sfp_lock_acquire>:
 800fd68:	4801      	ldr	r0, [pc, #4]	@ (800fd70 <__sfp_lock_acquire+0x8>)
 800fd6a:	f000 b920 	b.w	800ffae <__retarget_lock_acquire_recursive>
 800fd6e:	bf00      	nop
 800fd70:	2400251d 	.word	0x2400251d

0800fd74 <__sfp_lock_release>:
 800fd74:	4801      	ldr	r0, [pc, #4]	@ (800fd7c <__sfp_lock_release+0x8>)
 800fd76:	f000 b91b 	b.w	800ffb0 <__retarget_lock_release_recursive>
 800fd7a:	bf00      	nop
 800fd7c:	2400251d 	.word	0x2400251d

0800fd80 <__sinit>:
 800fd80:	b510      	push	{r4, lr}
 800fd82:	4604      	mov	r4, r0
 800fd84:	f7ff fff0 	bl	800fd68 <__sfp_lock_acquire>
 800fd88:	6a23      	ldr	r3, [r4, #32]
 800fd8a:	b11b      	cbz	r3, 800fd94 <__sinit+0x14>
 800fd8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd90:	f7ff bff0 	b.w	800fd74 <__sfp_lock_release>
 800fd94:	4b04      	ldr	r3, [pc, #16]	@ (800fda8 <__sinit+0x28>)
 800fd96:	6223      	str	r3, [r4, #32]
 800fd98:	4b04      	ldr	r3, [pc, #16]	@ (800fdac <__sinit+0x2c>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d1f5      	bne.n	800fd8c <__sinit+0xc>
 800fda0:	f7ff ffc4 	bl	800fd2c <global_stdio_init.part.0>
 800fda4:	e7f2      	b.n	800fd8c <__sinit+0xc>
 800fda6:	bf00      	nop
 800fda8:	0800fced 	.word	0x0800fced
 800fdac:	24002514 	.word	0x24002514

0800fdb0 <_fwalk_sglue>:
 800fdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdb4:	4607      	mov	r7, r0
 800fdb6:	4688      	mov	r8, r1
 800fdb8:	4614      	mov	r4, r2
 800fdba:	2600      	movs	r6, #0
 800fdbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fdc0:	f1b9 0901 	subs.w	r9, r9, #1
 800fdc4:	d505      	bpl.n	800fdd2 <_fwalk_sglue+0x22>
 800fdc6:	6824      	ldr	r4, [r4, #0]
 800fdc8:	2c00      	cmp	r4, #0
 800fdca:	d1f7      	bne.n	800fdbc <_fwalk_sglue+0xc>
 800fdcc:	4630      	mov	r0, r6
 800fdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdd2:	89ab      	ldrh	r3, [r5, #12]
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	d907      	bls.n	800fde8 <_fwalk_sglue+0x38>
 800fdd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fddc:	3301      	adds	r3, #1
 800fdde:	d003      	beq.n	800fde8 <_fwalk_sglue+0x38>
 800fde0:	4629      	mov	r1, r5
 800fde2:	4638      	mov	r0, r7
 800fde4:	47c0      	blx	r8
 800fde6:	4306      	orrs	r6, r0
 800fde8:	3568      	adds	r5, #104	@ 0x68
 800fdea:	e7e9      	b.n	800fdc0 <_fwalk_sglue+0x10>

0800fdec <siprintf>:
 800fdec:	b40e      	push	{r1, r2, r3}
 800fdee:	b500      	push	{lr}
 800fdf0:	b09c      	sub	sp, #112	@ 0x70
 800fdf2:	ab1d      	add	r3, sp, #116	@ 0x74
 800fdf4:	9002      	str	r0, [sp, #8]
 800fdf6:	9006      	str	r0, [sp, #24]
 800fdf8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fdfc:	4809      	ldr	r0, [pc, #36]	@ (800fe24 <siprintf+0x38>)
 800fdfe:	9107      	str	r1, [sp, #28]
 800fe00:	9104      	str	r1, [sp, #16]
 800fe02:	4909      	ldr	r1, [pc, #36]	@ (800fe28 <siprintf+0x3c>)
 800fe04:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe08:	9105      	str	r1, [sp, #20]
 800fe0a:	6800      	ldr	r0, [r0, #0]
 800fe0c:	9301      	str	r3, [sp, #4]
 800fe0e:	a902      	add	r1, sp, #8
 800fe10:	f001 fb8e 	bl	8011530 <_svfiprintf_r>
 800fe14:	9b02      	ldr	r3, [sp, #8]
 800fe16:	2200      	movs	r2, #0
 800fe18:	701a      	strb	r2, [r3, #0]
 800fe1a:	b01c      	add	sp, #112	@ 0x70
 800fe1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe20:	b003      	add	sp, #12
 800fe22:	4770      	bx	lr
 800fe24:	2400012c 	.word	0x2400012c
 800fe28:	ffff0208 	.word	0xffff0208

0800fe2c <__sread>:
 800fe2c:	b510      	push	{r4, lr}
 800fe2e:	460c      	mov	r4, r1
 800fe30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe34:	f000 f86c 	bl	800ff10 <_read_r>
 800fe38:	2800      	cmp	r0, #0
 800fe3a:	bfab      	itete	ge
 800fe3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fe3e:	89a3      	ldrhlt	r3, [r4, #12]
 800fe40:	181b      	addge	r3, r3, r0
 800fe42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fe46:	bfac      	ite	ge
 800fe48:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fe4a:	81a3      	strhlt	r3, [r4, #12]
 800fe4c:	bd10      	pop	{r4, pc}

0800fe4e <__swrite>:
 800fe4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe52:	461f      	mov	r7, r3
 800fe54:	898b      	ldrh	r3, [r1, #12]
 800fe56:	05db      	lsls	r3, r3, #23
 800fe58:	4605      	mov	r5, r0
 800fe5a:	460c      	mov	r4, r1
 800fe5c:	4616      	mov	r6, r2
 800fe5e:	d505      	bpl.n	800fe6c <__swrite+0x1e>
 800fe60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe64:	2302      	movs	r3, #2
 800fe66:	2200      	movs	r2, #0
 800fe68:	f000 f840 	bl	800feec <_lseek_r>
 800fe6c:	89a3      	ldrh	r3, [r4, #12]
 800fe6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fe76:	81a3      	strh	r3, [r4, #12]
 800fe78:	4632      	mov	r2, r6
 800fe7a:	463b      	mov	r3, r7
 800fe7c:	4628      	mov	r0, r5
 800fe7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe82:	f000 b857 	b.w	800ff34 <_write_r>

0800fe86 <__sseek>:
 800fe86:	b510      	push	{r4, lr}
 800fe88:	460c      	mov	r4, r1
 800fe8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe8e:	f000 f82d 	bl	800feec <_lseek_r>
 800fe92:	1c43      	adds	r3, r0, #1
 800fe94:	89a3      	ldrh	r3, [r4, #12]
 800fe96:	bf15      	itete	ne
 800fe98:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fe9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fe9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fea2:	81a3      	strheq	r3, [r4, #12]
 800fea4:	bf18      	it	ne
 800fea6:	81a3      	strhne	r3, [r4, #12]
 800fea8:	bd10      	pop	{r4, pc}

0800feaa <__sclose>:
 800feaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feae:	f000 b80d 	b.w	800fecc <_close_r>

0800feb2 <memset>:
 800feb2:	4402      	add	r2, r0
 800feb4:	4603      	mov	r3, r0
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d100      	bne.n	800febc <memset+0xa>
 800feba:	4770      	bx	lr
 800febc:	f803 1b01 	strb.w	r1, [r3], #1
 800fec0:	e7f9      	b.n	800feb6 <memset+0x4>
	...

0800fec4 <_localeconv_r>:
 800fec4:	4800      	ldr	r0, [pc, #0]	@ (800fec8 <_localeconv_r+0x4>)
 800fec6:	4770      	bx	lr
 800fec8:	2400026c 	.word	0x2400026c

0800fecc <_close_r>:
 800fecc:	b538      	push	{r3, r4, r5, lr}
 800fece:	4d06      	ldr	r5, [pc, #24]	@ (800fee8 <_close_r+0x1c>)
 800fed0:	2300      	movs	r3, #0
 800fed2:	4604      	mov	r4, r0
 800fed4:	4608      	mov	r0, r1
 800fed6:	602b      	str	r3, [r5, #0]
 800fed8:	f7f1 f9b6 	bl	8001248 <_close>
 800fedc:	1c43      	adds	r3, r0, #1
 800fede:	d102      	bne.n	800fee6 <_close_r+0x1a>
 800fee0:	682b      	ldr	r3, [r5, #0]
 800fee2:	b103      	cbz	r3, 800fee6 <_close_r+0x1a>
 800fee4:	6023      	str	r3, [r4, #0]
 800fee6:	bd38      	pop	{r3, r4, r5, pc}
 800fee8:	24002518 	.word	0x24002518

0800feec <_lseek_r>:
 800feec:	b538      	push	{r3, r4, r5, lr}
 800feee:	4d07      	ldr	r5, [pc, #28]	@ (800ff0c <_lseek_r+0x20>)
 800fef0:	4604      	mov	r4, r0
 800fef2:	4608      	mov	r0, r1
 800fef4:	4611      	mov	r1, r2
 800fef6:	2200      	movs	r2, #0
 800fef8:	602a      	str	r2, [r5, #0]
 800fefa:	461a      	mov	r2, r3
 800fefc:	f7f1 f9cb 	bl	8001296 <_lseek>
 800ff00:	1c43      	adds	r3, r0, #1
 800ff02:	d102      	bne.n	800ff0a <_lseek_r+0x1e>
 800ff04:	682b      	ldr	r3, [r5, #0]
 800ff06:	b103      	cbz	r3, 800ff0a <_lseek_r+0x1e>
 800ff08:	6023      	str	r3, [r4, #0]
 800ff0a:	bd38      	pop	{r3, r4, r5, pc}
 800ff0c:	24002518 	.word	0x24002518

0800ff10 <_read_r>:
 800ff10:	b538      	push	{r3, r4, r5, lr}
 800ff12:	4d07      	ldr	r5, [pc, #28]	@ (800ff30 <_read_r+0x20>)
 800ff14:	4604      	mov	r4, r0
 800ff16:	4608      	mov	r0, r1
 800ff18:	4611      	mov	r1, r2
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	602a      	str	r2, [r5, #0]
 800ff1e:	461a      	mov	r2, r3
 800ff20:	f7f1 f959 	bl	80011d6 <_read>
 800ff24:	1c43      	adds	r3, r0, #1
 800ff26:	d102      	bne.n	800ff2e <_read_r+0x1e>
 800ff28:	682b      	ldr	r3, [r5, #0]
 800ff2a:	b103      	cbz	r3, 800ff2e <_read_r+0x1e>
 800ff2c:	6023      	str	r3, [r4, #0]
 800ff2e:	bd38      	pop	{r3, r4, r5, pc}
 800ff30:	24002518 	.word	0x24002518

0800ff34 <_write_r>:
 800ff34:	b538      	push	{r3, r4, r5, lr}
 800ff36:	4d07      	ldr	r5, [pc, #28]	@ (800ff54 <_write_r+0x20>)
 800ff38:	4604      	mov	r4, r0
 800ff3a:	4608      	mov	r0, r1
 800ff3c:	4611      	mov	r1, r2
 800ff3e:	2200      	movs	r2, #0
 800ff40:	602a      	str	r2, [r5, #0]
 800ff42:	461a      	mov	r2, r3
 800ff44:	f7f1 f964 	bl	8001210 <_write>
 800ff48:	1c43      	adds	r3, r0, #1
 800ff4a:	d102      	bne.n	800ff52 <_write_r+0x1e>
 800ff4c:	682b      	ldr	r3, [r5, #0]
 800ff4e:	b103      	cbz	r3, 800ff52 <_write_r+0x1e>
 800ff50:	6023      	str	r3, [r4, #0]
 800ff52:	bd38      	pop	{r3, r4, r5, pc}
 800ff54:	24002518 	.word	0x24002518

0800ff58 <__errno>:
 800ff58:	4b01      	ldr	r3, [pc, #4]	@ (800ff60 <__errno+0x8>)
 800ff5a:	6818      	ldr	r0, [r3, #0]
 800ff5c:	4770      	bx	lr
 800ff5e:	bf00      	nop
 800ff60:	2400012c 	.word	0x2400012c

0800ff64 <__libc_init_array>:
 800ff64:	b570      	push	{r4, r5, r6, lr}
 800ff66:	4d0d      	ldr	r5, [pc, #52]	@ (800ff9c <__libc_init_array+0x38>)
 800ff68:	4c0d      	ldr	r4, [pc, #52]	@ (800ffa0 <__libc_init_array+0x3c>)
 800ff6a:	1b64      	subs	r4, r4, r5
 800ff6c:	10a4      	asrs	r4, r4, #2
 800ff6e:	2600      	movs	r6, #0
 800ff70:	42a6      	cmp	r6, r4
 800ff72:	d109      	bne.n	800ff88 <__libc_init_array+0x24>
 800ff74:	4d0b      	ldr	r5, [pc, #44]	@ (800ffa4 <__libc_init_array+0x40>)
 800ff76:	4c0c      	ldr	r4, [pc, #48]	@ (800ffa8 <__libc_init_array+0x44>)
 800ff78:	f002 f838 	bl	8011fec <_init>
 800ff7c:	1b64      	subs	r4, r4, r5
 800ff7e:	10a4      	asrs	r4, r4, #2
 800ff80:	2600      	movs	r6, #0
 800ff82:	42a6      	cmp	r6, r4
 800ff84:	d105      	bne.n	800ff92 <__libc_init_array+0x2e>
 800ff86:	bd70      	pop	{r4, r5, r6, pc}
 800ff88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff8c:	4798      	blx	r3
 800ff8e:	3601      	adds	r6, #1
 800ff90:	e7ee      	b.n	800ff70 <__libc_init_array+0xc>
 800ff92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff96:	4798      	blx	r3
 800ff98:	3601      	adds	r6, #1
 800ff9a:	e7f2      	b.n	800ff82 <__libc_init_array+0x1e>
 800ff9c:	08012420 	.word	0x08012420
 800ffa0:	08012420 	.word	0x08012420
 800ffa4:	08012420 	.word	0x08012420
 800ffa8:	08012424 	.word	0x08012424

0800ffac <__retarget_lock_init_recursive>:
 800ffac:	4770      	bx	lr

0800ffae <__retarget_lock_acquire_recursive>:
 800ffae:	4770      	bx	lr

0800ffb0 <__retarget_lock_release_recursive>:
 800ffb0:	4770      	bx	lr

0800ffb2 <quorem>:
 800ffb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffb6:	6903      	ldr	r3, [r0, #16]
 800ffb8:	690c      	ldr	r4, [r1, #16]
 800ffba:	42a3      	cmp	r3, r4
 800ffbc:	4607      	mov	r7, r0
 800ffbe:	db7e      	blt.n	80100be <quorem+0x10c>
 800ffc0:	3c01      	subs	r4, #1
 800ffc2:	f101 0814 	add.w	r8, r1, #20
 800ffc6:	00a3      	lsls	r3, r4, #2
 800ffc8:	f100 0514 	add.w	r5, r0, #20
 800ffcc:	9300      	str	r3, [sp, #0]
 800ffce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ffd2:	9301      	str	r3, [sp, #4]
 800ffd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ffd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ffdc:	3301      	adds	r3, #1
 800ffde:	429a      	cmp	r2, r3
 800ffe0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ffe4:	fbb2 f6f3 	udiv	r6, r2, r3
 800ffe8:	d32e      	bcc.n	8010048 <quorem+0x96>
 800ffea:	f04f 0a00 	mov.w	sl, #0
 800ffee:	46c4      	mov	ip, r8
 800fff0:	46ae      	mov	lr, r5
 800fff2:	46d3      	mov	fp, sl
 800fff4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fff8:	b298      	uxth	r0, r3
 800fffa:	fb06 a000 	mla	r0, r6, r0, sl
 800fffe:	0c02      	lsrs	r2, r0, #16
 8010000:	0c1b      	lsrs	r3, r3, #16
 8010002:	fb06 2303 	mla	r3, r6, r3, r2
 8010006:	f8de 2000 	ldr.w	r2, [lr]
 801000a:	b280      	uxth	r0, r0
 801000c:	b292      	uxth	r2, r2
 801000e:	1a12      	subs	r2, r2, r0
 8010010:	445a      	add	r2, fp
 8010012:	f8de 0000 	ldr.w	r0, [lr]
 8010016:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801001a:	b29b      	uxth	r3, r3
 801001c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010020:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010024:	b292      	uxth	r2, r2
 8010026:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801002a:	45e1      	cmp	r9, ip
 801002c:	f84e 2b04 	str.w	r2, [lr], #4
 8010030:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010034:	d2de      	bcs.n	800fff4 <quorem+0x42>
 8010036:	9b00      	ldr	r3, [sp, #0]
 8010038:	58eb      	ldr	r3, [r5, r3]
 801003a:	b92b      	cbnz	r3, 8010048 <quorem+0x96>
 801003c:	9b01      	ldr	r3, [sp, #4]
 801003e:	3b04      	subs	r3, #4
 8010040:	429d      	cmp	r5, r3
 8010042:	461a      	mov	r2, r3
 8010044:	d32f      	bcc.n	80100a6 <quorem+0xf4>
 8010046:	613c      	str	r4, [r7, #16]
 8010048:	4638      	mov	r0, r7
 801004a:	f001 f90d 	bl	8011268 <__mcmp>
 801004e:	2800      	cmp	r0, #0
 8010050:	db25      	blt.n	801009e <quorem+0xec>
 8010052:	4629      	mov	r1, r5
 8010054:	2000      	movs	r0, #0
 8010056:	f858 2b04 	ldr.w	r2, [r8], #4
 801005a:	f8d1 c000 	ldr.w	ip, [r1]
 801005e:	fa1f fe82 	uxth.w	lr, r2
 8010062:	fa1f f38c 	uxth.w	r3, ip
 8010066:	eba3 030e 	sub.w	r3, r3, lr
 801006a:	4403      	add	r3, r0
 801006c:	0c12      	lsrs	r2, r2, #16
 801006e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010072:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010076:	b29b      	uxth	r3, r3
 8010078:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801007c:	45c1      	cmp	r9, r8
 801007e:	f841 3b04 	str.w	r3, [r1], #4
 8010082:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010086:	d2e6      	bcs.n	8010056 <quorem+0xa4>
 8010088:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801008c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010090:	b922      	cbnz	r2, 801009c <quorem+0xea>
 8010092:	3b04      	subs	r3, #4
 8010094:	429d      	cmp	r5, r3
 8010096:	461a      	mov	r2, r3
 8010098:	d30b      	bcc.n	80100b2 <quorem+0x100>
 801009a:	613c      	str	r4, [r7, #16]
 801009c:	3601      	adds	r6, #1
 801009e:	4630      	mov	r0, r6
 80100a0:	b003      	add	sp, #12
 80100a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100a6:	6812      	ldr	r2, [r2, #0]
 80100a8:	3b04      	subs	r3, #4
 80100aa:	2a00      	cmp	r2, #0
 80100ac:	d1cb      	bne.n	8010046 <quorem+0x94>
 80100ae:	3c01      	subs	r4, #1
 80100b0:	e7c6      	b.n	8010040 <quorem+0x8e>
 80100b2:	6812      	ldr	r2, [r2, #0]
 80100b4:	3b04      	subs	r3, #4
 80100b6:	2a00      	cmp	r2, #0
 80100b8:	d1ef      	bne.n	801009a <quorem+0xe8>
 80100ba:	3c01      	subs	r4, #1
 80100bc:	e7ea      	b.n	8010094 <quorem+0xe2>
 80100be:	2000      	movs	r0, #0
 80100c0:	e7ee      	b.n	80100a0 <quorem+0xee>
 80100c2:	0000      	movs	r0, r0
 80100c4:	0000      	movs	r0, r0
	...

080100c8 <_dtoa_r>:
 80100c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100cc:	ed2d 8b02 	vpush	{d8}
 80100d0:	69c7      	ldr	r7, [r0, #28]
 80100d2:	b091      	sub	sp, #68	@ 0x44
 80100d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80100d8:	ec55 4b10 	vmov	r4, r5, d0
 80100dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80100de:	9107      	str	r1, [sp, #28]
 80100e0:	4681      	mov	r9, r0
 80100e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80100e4:	930d      	str	r3, [sp, #52]	@ 0x34
 80100e6:	b97f      	cbnz	r7, 8010108 <_dtoa_r+0x40>
 80100e8:	2010      	movs	r0, #16
 80100ea:	f000 fd8d 	bl	8010c08 <malloc>
 80100ee:	4602      	mov	r2, r0
 80100f0:	f8c9 001c 	str.w	r0, [r9, #28]
 80100f4:	b920      	cbnz	r0, 8010100 <_dtoa_r+0x38>
 80100f6:	4ba0      	ldr	r3, [pc, #640]	@ (8010378 <_dtoa_r+0x2b0>)
 80100f8:	21ef      	movs	r1, #239	@ 0xef
 80100fa:	48a0      	ldr	r0, [pc, #640]	@ (801037c <_dtoa_r+0x2b4>)
 80100fc:	f001 fbf8 	bl	80118f0 <__assert_func>
 8010100:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010104:	6007      	str	r7, [r0, #0]
 8010106:	60c7      	str	r7, [r0, #12]
 8010108:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801010c:	6819      	ldr	r1, [r3, #0]
 801010e:	b159      	cbz	r1, 8010128 <_dtoa_r+0x60>
 8010110:	685a      	ldr	r2, [r3, #4]
 8010112:	604a      	str	r2, [r1, #4]
 8010114:	2301      	movs	r3, #1
 8010116:	4093      	lsls	r3, r2
 8010118:	608b      	str	r3, [r1, #8]
 801011a:	4648      	mov	r0, r9
 801011c:	f000 fe6a 	bl	8010df4 <_Bfree>
 8010120:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010124:	2200      	movs	r2, #0
 8010126:	601a      	str	r2, [r3, #0]
 8010128:	1e2b      	subs	r3, r5, #0
 801012a:	bfbb      	ittet	lt
 801012c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010130:	9303      	strlt	r3, [sp, #12]
 8010132:	2300      	movge	r3, #0
 8010134:	2201      	movlt	r2, #1
 8010136:	bfac      	ite	ge
 8010138:	6033      	strge	r3, [r6, #0]
 801013a:	6032      	strlt	r2, [r6, #0]
 801013c:	4b90      	ldr	r3, [pc, #576]	@ (8010380 <_dtoa_r+0x2b8>)
 801013e:	9e03      	ldr	r6, [sp, #12]
 8010140:	43b3      	bics	r3, r6
 8010142:	d110      	bne.n	8010166 <_dtoa_r+0x9e>
 8010144:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010146:	f242 730f 	movw	r3, #9999	@ 0x270f
 801014a:	6013      	str	r3, [r2, #0]
 801014c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010150:	4323      	orrs	r3, r4
 8010152:	f000 84de 	beq.w	8010b12 <_dtoa_r+0xa4a>
 8010156:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010158:	4f8a      	ldr	r7, [pc, #552]	@ (8010384 <_dtoa_r+0x2bc>)
 801015a:	2b00      	cmp	r3, #0
 801015c:	f000 84e0 	beq.w	8010b20 <_dtoa_r+0xa58>
 8010160:	1cfb      	adds	r3, r7, #3
 8010162:	f000 bcdb 	b.w	8010b1c <_dtoa_r+0xa54>
 8010166:	ed9d 8b02 	vldr	d8, [sp, #8]
 801016a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801016e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010172:	d10a      	bne.n	801018a <_dtoa_r+0xc2>
 8010174:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010176:	2301      	movs	r3, #1
 8010178:	6013      	str	r3, [r2, #0]
 801017a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801017c:	b113      	cbz	r3, 8010184 <_dtoa_r+0xbc>
 801017e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010180:	4b81      	ldr	r3, [pc, #516]	@ (8010388 <_dtoa_r+0x2c0>)
 8010182:	6013      	str	r3, [r2, #0]
 8010184:	4f81      	ldr	r7, [pc, #516]	@ (801038c <_dtoa_r+0x2c4>)
 8010186:	f000 bccb 	b.w	8010b20 <_dtoa_r+0xa58>
 801018a:	aa0e      	add	r2, sp, #56	@ 0x38
 801018c:	a90f      	add	r1, sp, #60	@ 0x3c
 801018e:	4648      	mov	r0, r9
 8010190:	eeb0 0b48 	vmov.f64	d0, d8
 8010194:	f001 f918 	bl	80113c8 <__d2b>
 8010198:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801019c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801019e:	9001      	str	r0, [sp, #4]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d045      	beq.n	8010230 <_dtoa_r+0x168>
 80101a4:	eeb0 7b48 	vmov.f64	d7, d8
 80101a8:	ee18 1a90 	vmov	r1, s17
 80101ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80101b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80101b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80101b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80101bc:	2500      	movs	r5, #0
 80101be:	ee07 1a90 	vmov	s15, r1
 80101c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80101c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010360 <_dtoa_r+0x298>
 80101ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80101ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010368 <_dtoa_r+0x2a0>
 80101d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80101d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010370 <_dtoa_r+0x2a8>
 80101da:	ee07 3a90 	vmov	s15, r3
 80101de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80101e2:	eeb0 7b46 	vmov.f64	d7, d6
 80101e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80101ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80101ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80101f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f6:	ee16 8a90 	vmov	r8, s13
 80101fa:	d508      	bpl.n	801020e <_dtoa_r+0x146>
 80101fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010200:	eeb4 6b47 	vcmp.f64	d6, d7
 8010204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010208:	bf18      	it	ne
 801020a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801020e:	f1b8 0f16 	cmp.w	r8, #22
 8010212:	d82b      	bhi.n	801026c <_dtoa_r+0x1a4>
 8010214:	495e      	ldr	r1, [pc, #376]	@ (8010390 <_dtoa_r+0x2c8>)
 8010216:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801021a:	ed91 7b00 	vldr	d7, [r1]
 801021e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010226:	d501      	bpl.n	801022c <_dtoa_r+0x164>
 8010228:	f108 38ff 	add.w	r8, r8, #4294967295
 801022c:	2100      	movs	r1, #0
 801022e:	e01e      	b.n	801026e <_dtoa_r+0x1a6>
 8010230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010232:	4413      	add	r3, r2
 8010234:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010238:	2920      	cmp	r1, #32
 801023a:	bfc1      	itttt	gt
 801023c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010240:	408e      	lslgt	r6, r1
 8010242:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8010246:	fa24 f101 	lsrgt.w	r1, r4, r1
 801024a:	bfd6      	itet	le
 801024c:	f1c1 0120 	rsble	r1, r1, #32
 8010250:	4331      	orrgt	r1, r6
 8010252:	fa04 f101 	lslle.w	r1, r4, r1
 8010256:	ee07 1a90 	vmov	s15, r1
 801025a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801025e:	3b01      	subs	r3, #1
 8010260:	ee17 1a90 	vmov	r1, s15
 8010264:	2501      	movs	r5, #1
 8010266:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801026a:	e7a8      	b.n	80101be <_dtoa_r+0xf6>
 801026c:	2101      	movs	r1, #1
 801026e:	1ad2      	subs	r2, r2, r3
 8010270:	1e53      	subs	r3, r2, #1
 8010272:	9306      	str	r3, [sp, #24]
 8010274:	bf45      	ittet	mi
 8010276:	f1c2 0301 	rsbmi	r3, r2, #1
 801027a:	9305      	strmi	r3, [sp, #20]
 801027c:	2300      	movpl	r3, #0
 801027e:	2300      	movmi	r3, #0
 8010280:	bf4c      	ite	mi
 8010282:	9306      	strmi	r3, [sp, #24]
 8010284:	9305      	strpl	r3, [sp, #20]
 8010286:	f1b8 0f00 	cmp.w	r8, #0
 801028a:	910c      	str	r1, [sp, #48]	@ 0x30
 801028c:	db18      	blt.n	80102c0 <_dtoa_r+0x1f8>
 801028e:	9b06      	ldr	r3, [sp, #24]
 8010290:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8010294:	4443      	add	r3, r8
 8010296:	9306      	str	r3, [sp, #24]
 8010298:	2300      	movs	r3, #0
 801029a:	9a07      	ldr	r2, [sp, #28]
 801029c:	2a09      	cmp	r2, #9
 801029e:	d849      	bhi.n	8010334 <_dtoa_r+0x26c>
 80102a0:	2a05      	cmp	r2, #5
 80102a2:	bfc4      	itt	gt
 80102a4:	3a04      	subgt	r2, #4
 80102a6:	9207      	strgt	r2, [sp, #28]
 80102a8:	9a07      	ldr	r2, [sp, #28]
 80102aa:	f1a2 0202 	sub.w	r2, r2, #2
 80102ae:	bfcc      	ite	gt
 80102b0:	2400      	movgt	r4, #0
 80102b2:	2401      	movle	r4, #1
 80102b4:	2a03      	cmp	r2, #3
 80102b6:	d848      	bhi.n	801034a <_dtoa_r+0x282>
 80102b8:	e8df f002 	tbb	[pc, r2]
 80102bc:	3a2c2e0b 	.word	0x3a2c2e0b
 80102c0:	9b05      	ldr	r3, [sp, #20]
 80102c2:	2200      	movs	r2, #0
 80102c4:	eba3 0308 	sub.w	r3, r3, r8
 80102c8:	9305      	str	r3, [sp, #20]
 80102ca:	920a      	str	r2, [sp, #40]	@ 0x28
 80102cc:	f1c8 0300 	rsb	r3, r8, #0
 80102d0:	e7e3      	b.n	801029a <_dtoa_r+0x1d2>
 80102d2:	2200      	movs	r2, #0
 80102d4:	9208      	str	r2, [sp, #32]
 80102d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80102d8:	2a00      	cmp	r2, #0
 80102da:	dc39      	bgt.n	8010350 <_dtoa_r+0x288>
 80102dc:	f04f 0b01 	mov.w	fp, #1
 80102e0:	46da      	mov	sl, fp
 80102e2:	465a      	mov	r2, fp
 80102e4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80102e8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80102ec:	2100      	movs	r1, #0
 80102ee:	2004      	movs	r0, #4
 80102f0:	f100 0614 	add.w	r6, r0, #20
 80102f4:	4296      	cmp	r6, r2
 80102f6:	d930      	bls.n	801035a <_dtoa_r+0x292>
 80102f8:	6079      	str	r1, [r7, #4]
 80102fa:	4648      	mov	r0, r9
 80102fc:	9304      	str	r3, [sp, #16]
 80102fe:	f000 fd39 	bl	8010d74 <_Balloc>
 8010302:	9b04      	ldr	r3, [sp, #16]
 8010304:	4607      	mov	r7, r0
 8010306:	2800      	cmp	r0, #0
 8010308:	d146      	bne.n	8010398 <_dtoa_r+0x2d0>
 801030a:	4b22      	ldr	r3, [pc, #136]	@ (8010394 <_dtoa_r+0x2cc>)
 801030c:	4602      	mov	r2, r0
 801030e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010312:	e6f2      	b.n	80100fa <_dtoa_r+0x32>
 8010314:	2201      	movs	r2, #1
 8010316:	e7dd      	b.n	80102d4 <_dtoa_r+0x20c>
 8010318:	2200      	movs	r2, #0
 801031a:	9208      	str	r2, [sp, #32]
 801031c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801031e:	eb08 0b02 	add.w	fp, r8, r2
 8010322:	f10b 0a01 	add.w	sl, fp, #1
 8010326:	4652      	mov	r2, sl
 8010328:	2a01      	cmp	r2, #1
 801032a:	bfb8      	it	lt
 801032c:	2201      	movlt	r2, #1
 801032e:	e7db      	b.n	80102e8 <_dtoa_r+0x220>
 8010330:	2201      	movs	r2, #1
 8010332:	e7f2      	b.n	801031a <_dtoa_r+0x252>
 8010334:	2401      	movs	r4, #1
 8010336:	2200      	movs	r2, #0
 8010338:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801033c:	f04f 3bff 	mov.w	fp, #4294967295
 8010340:	2100      	movs	r1, #0
 8010342:	46da      	mov	sl, fp
 8010344:	2212      	movs	r2, #18
 8010346:	9109      	str	r1, [sp, #36]	@ 0x24
 8010348:	e7ce      	b.n	80102e8 <_dtoa_r+0x220>
 801034a:	2201      	movs	r2, #1
 801034c:	9208      	str	r2, [sp, #32]
 801034e:	e7f5      	b.n	801033c <_dtoa_r+0x274>
 8010350:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8010354:	46da      	mov	sl, fp
 8010356:	465a      	mov	r2, fp
 8010358:	e7c6      	b.n	80102e8 <_dtoa_r+0x220>
 801035a:	3101      	adds	r1, #1
 801035c:	0040      	lsls	r0, r0, #1
 801035e:	e7c7      	b.n	80102f0 <_dtoa_r+0x228>
 8010360:	636f4361 	.word	0x636f4361
 8010364:	3fd287a7 	.word	0x3fd287a7
 8010368:	8b60c8b3 	.word	0x8b60c8b3
 801036c:	3fc68a28 	.word	0x3fc68a28
 8010370:	509f79fb 	.word	0x509f79fb
 8010374:	3fd34413 	.word	0x3fd34413
 8010378:	080120e1 	.word	0x080120e1
 801037c:	080120f8 	.word	0x080120f8
 8010380:	7ff00000 	.word	0x7ff00000
 8010384:	080120dd 	.word	0x080120dd
 8010388:	080120b1 	.word	0x080120b1
 801038c:	080120b0 	.word	0x080120b0
 8010390:	080121f0 	.word	0x080121f0
 8010394:	08012150 	.word	0x08012150
 8010398:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801039c:	f1ba 0f0e 	cmp.w	sl, #14
 80103a0:	6010      	str	r0, [r2, #0]
 80103a2:	d86f      	bhi.n	8010484 <_dtoa_r+0x3bc>
 80103a4:	2c00      	cmp	r4, #0
 80103a6:	d06d      	beq.n	8010484 <_dtoa_r+0x3bc>
 80103a8:	f1b8 0f00 	cmp.w	r8, #0
 80103ac:	f340 80c2 	ble.w	8010534 <_dtoa_r+0x46c>
 80103b0:	4aca      	ldr	r2, [pc, #808]	@ (80106dc <_dtoa_r+0x614>)
 80103b2:	f008 010f 	and.w	r1, r8, #15
 80103b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80103ba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80103be:	ed92 7b00 	vldr	d7, [r2]
 80103c2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80103c6:	f000 80a9 	beq.w	801051c <_dtoa_r+0x454>
 80103ca:	4ac5      	ldr	r2, [pc, #788]	@ (80106e0 <_dtoa_r+0x618>)
 80103cc:	ed92 6b08 	vldr	d6, [r2, #32]
 80103d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80103d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80103d8:	f001 010f 	and.w	r1, r1, #15
 80103dc:	2203      	movs	r2, #3
 80103de:	48c0      	ldr	r0, [pc, #768]	@ (80106e0 <_dtoa_r+0x618>)
 80103e0:	2900      	cmp	r1, #0
 80103e2:	f040 809d 	bne.w	8010520 <_dtoa_r+0x458>
 80103e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80103ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80103ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 80103f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80103f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80103f8:	2900      	cmp	r1, #0
 80103fa:	f000 80c1 	beq.w	8010580 <_dtoa_r+0x4b8>
 80103fe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8010402:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040a:	f140 80b9 	bpl.w	8010580 <_dtoa_r+0x4b8>
 801040e:	f1ba 0f00 	cmp.w	sl, #0
 8010412:	f000 80b5 	beq.w	8010580 <_dtoa_r+0x4b8>
 8010416:	f1bb 0f00 	cmp.w	fp, #0
 801041a:	dd31      	ble.n	8010480 <_dtoa_r+0x3b8>
 801041c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8010420:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010424:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010428:	f108 31ff 	add.w	r1, r8, #4294967295
 801042c:	9104      	str	r1, [sp, #16]
 801042e:	3201      	adds	r2, #1
 8010430:	465c      	mov	r4, fp
 8010432:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010436:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801043a:	ee07 2a90 	vmov	s15, r2
 801043e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010442:	eea7 5b06 	vfma.f64	d5, d7, d6
 8010446:	ee15 2a90 	vmov	r2, s11
 801044a:	ec51 0b15 	vmov	r0, r1, d5
 801044e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8010452:	2c00      	cmp	r4, #0
 8010454:	f040 8098 	bne.w	8010588 <_dtoa_r+0x4c0>
 8010458:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801045c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010460:	ec41 0b17 	vmov	d7, r0, r1
 8010464:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801046c:	f300 8261 	bgt.w	8010932 <_dtoa_r+0x86a>
 8010470:	eeb1 7b47 	vneg.f64	d7, d7
 8010474:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801047c:	f100 80f5 	bmi.w	801066a <_dtoa_r+0x5a2>
 8010480:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010484:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010486:	2a00      	cmp	r2, #0
 8010488:	f2c0 812c 	blt.w	80106e4 <_dtoa_r+0x61c>
 801048c:	f1b8 0f0e 	cmp.w	r8, #14
 8010490:	f300 8128 	bgt.w	80106e4 <_dtoa_r+0x61c>
 8010494:	4b91      	ldr	r3, [pc, #580]	@ (80106dc <_dtoa_r+0x614>)
 8010496:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801049a:	ed93 6b00 	vldr	d6, [r3]
 801049e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	da03      	bge.n	80104ac <_dtoa_r+0x3e4>
 80104a4:	f1ba 0f00 	cmp.w	sl, #0
 80104a8:	f340 80d2 	ble.w	8010650 <_dtoa_r+0x588>
 80104ac:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80104b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80104b4:	463e      	mov	r6, r7
 80104b6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80104ba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80104be:	ee15 3a10 	vmov	r3, s10
 80104c2:	3330      	adds	r3, #48	@ 0x30
 80104c4:	f806 3b01 	strb.w	r3, [r6], #1
 80104c8:	1bf3      	subs	r3, r6, r7
 80104ca:	459a      	cmp	sl, r3
 80104cc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80104d0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80104d4:	f040 80f8 	bne.w	80106c8 <_dtoa_r+0x600>
 80104d8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80104dc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80104e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e4:	f300 80dd 	bgt.w	80106a2 <_dtoa_r+0x5da>
 80104e8:	eeb4 7b46 	vcmp.f64	d7, d6
 80104ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104f0:	d104      	bne.n	80104fc <_dtoa_r+0x434>
 80104f2:	ee15 3a10 	vmov	r3, s10
 80104f6:	07db      	lsls	r3, r3, #31
 80104f8:	f100 80d3 	bmi.w	80106a2 <_dtoa_r+0x5da>
 80104fc:	9901      	ldr	r1, [sp, #4]
 80104fe:	4648      	mov	r0, r9
 8010500:	f000 fc78 	bl	8010df4 <_Bfree>
 8010504:	2300      	movs	r3, #0
 8010506:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010508:	7033      	strb	r3, [r6, #0]
 801050a:	f108 0301 	add.w	r3, r8, #1
 801050e:	6013      	str	r3, [r2, #0]
 8010510:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010512:	2b00      	cmp	r3, #0
 8010514:	f000 8304 	beq.w	8010b20 <_dtoa_r+0xa58>
 8010518:	601e      	str	r6, [r3, #0]
 801051a:	e301      	b.n	8010b20 <_dtoa_r+0xa58>
 801051c:	2202      	movs	r2, #2
 801051e:	e75e      	b.n	80103de <_dtoa_r+0x316>
 8010520:	07cc      	lsls	r4, r1, #31
 8010522:	d504      	bpl.n	801052e <_dtoa_r+0x466>
 8010524:	ed90 6b00 	vldr	d6, [r0]
 8010528:	3201      	adds	r2, #1
 801052a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801052e:	1049      	asrs	r1, r1, #1
 8010530:	3008      	adds	r0, #8
 8010532:	e755      	b.n	80103e0 <_dtoa_r+0x318>
 8010534:	d022      	beq.n	801057c <_dtoa_r+0x4b4>
 8010536:	f1c8 0100 	rsb	r1, r8, #0
 801053a:	4a68      	ldr	r2, [pc, #416]	@ (80106dc <_dtoa_r+0x614>)
 801053c:	f001 000f 	and.w	r0, r1, #15
 8010540:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8010544:	ed92 7b00 	vldr	d7, [r2]
 8010548:	ee28 7b07 	vmul.f64	d7, d8, d7
 801054c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010550:	4863      	ldr	r0, [pc, #396]	@ (80106e0 <_dtoa_r+0x618>)
 8010552:	1109      	asrs	r1, r1, #4
 8010554:	2400      	movs	r4, #0
 8010556:	2202      	movs	r2, #2
 8010558:	b929      	cbnz	r1, 8010566 <_dtoa_r+0x49e>
 801055a:	2c00      	cmp	r4, #0
 801055c:	f43f af49 	beq.w	80103f2 <_dtoa_r+0x32a>
 8010560:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010564:	e745      	b.n	80103f2 <_dtoa_r+0x32a>
 8010566:	07ce      	lsls	r6, r1, #31
 8010568:	d505      	bpl.n	8010576 <_dtoa_r+0x4ae>
 801056a:	ed90 6b00 	vldr	d6, [r0]
 801056e:	3201      	adds	r2, #1
 8010570:	2401      	movs	r4, #1
 8010572:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010576:	1049      	asrs	r1, r1, #1
 8010578:	3008      	adds	r0, #8
 801057a:	e7ed      	b.n	8010558 <_dtoa_r+0x490>
 801057c:	2202      	movs	r2, #2
 801057e:	e738      	b.n	80103f2 <_dtoa_r+0x32a>
 8010580:	f8cd 8010 	str.w	r8, [sp, #16]
 8010584:	4654      	mov	r4, sl
 8010586:	e754      	b.n	8010432 <_dtoa_r+0x36a>
 8010588:	4a54      	ldr	r2, [pc, #336]	@ (80106dc <_dtoa_r+0x614>)
 801058a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801058e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8010592:	9a08      	ldr	r2, [sp, #32]
 8010594:	ec41 0b17 	vmov	d7, r0, r1
 8010598:	443c      	add	r4, r7
 801059a:	b34a      	cbz	r2, 80105f0 <_dtoa_r+0x528>
 801059c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80105a0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80105a4:	463e      	mov	r6, r7
 80105a6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80105aa:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80105ae:	ee35 7b47 	vsub.f64	d7, d5, d7
 80105b2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80105b6:	ee14 2a90 	vmov	r2, s9
 80105ba:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80105be:	3230      	adds	r2, #48	@ 0x30
 80105c0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80105c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80105c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105cc:	f806 2b01 	strb.w	r2, [r6], #1
 80105d0:	d438      	bmi.n	8010644 <_dtoa_r+0x57c>
 80105d2:	ee32 5b46 	vsub.f64	d5, d2, d6
 80105d6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80105da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105de:	d462      	bmi.n	80106a6 <_dtoa_r+0x5de>
 80105e0:	42a6      	cmp	r6, r4
 80105e2:	f43f af4d 	beq.w	8010480 <_dtoa_r+0x3b8>
 80105e6:	ee27 7b03 	vmul.f64	d7, d7, d3
 80105ea:	ee26 6b03 	vmul.f64	d6, d6, d3
 80105ee:	e7e0      	b.n	80105b2 <_dtoa_r+0x4ea>
 80105f0:	4621      	mov	r1, r4
 80105f2:	463e      	mov	r6, r7
 80105f4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80105f8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80105fc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010600:	ee14 2a90 	vmov	r2, s9
 8010604:	3230      	adds	r2, #48	@ 0x30
 8010606:	f806 2b01 	strb.w	r2, [r6], #1
 801060a:	42a6      	cmp	r6, r4
 801060c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010610:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010614:	d119      	bne.n	801064a <_dtoa_r+0x582>
 8010616:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801061a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801061e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010626:	dc3e      	bgt.n	80106a6 <_dtoa_r+0x5de>
 8010628:	ee35 5b47 	vsub.f64	d5, d5, d7
 801062c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8010630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010634:	f57f af24 	bpl.w	8010480 <_dtoa_r+0x3b8>
 8010638:	460e      	mov	r6, r1
 801063a:	3901      	subs	r1, #1
 801063c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010640:	2b30      	cmp	r3, #48	@ 0x30
 8010642:	d0f9      	beq.n	8010638 <_dtoa_r+0x570>
 8010644:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010648:	e758      	b.n	80104fc <_dtoa_r+0x434>
 801064a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801064e:	e7d5      	b.n	80105fc <_dtoa_r+0x534>
 8010650:	d10b      	bne.n	801066a <_dtoa_r+0x5a2>
 8010652:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010656:	ee26 6b07 	vmul.f64	d6, d6, d7
 801065a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801065e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010666:	f2c0 8161 	blt.w	801092c <_dtoa_r+0x864>
 801066a:	2400      	movs	r4, #0
 801066c:	4625      	mov	r5, r4
 801066e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010670:	43db      	mvns	r3, r3
 8010672:	9304      	str	r3, [sp, #16]
 8010674:	463e      	mov	r6, r7
 8010676:	f04f 0800 	mov.w	r8, #0
 801067a:	4621      	mov	r1, r4
 801067c:	4648      	mov	r0, r9
 801067e:	f000 fbb9 	bl	8010df4 <_Bfree>
 8010682:	2d00      	cmp	r5, #0
 8010684:	d0de      	beq.n	8010644 <_dtoa_r+0x57c>
 8010686:	f1b8 0f00 	cmp.w	r8, #0
 801068a:	d005      	beq.n	8010698 <_dtoa_r+0x5d0>
 801068c:	45a8      	cmp	r8, r5
 801068e:	d003      	beq.n	8010698 <_dtoa_r+0x5d0>
 8010690:	4641      	mov	r1, r8
 8010692:	4648      	mov	r0, r9
 8010694:	f000 fbae 	bl	8010df4 <_Bfree>
 8010698:	4629      	mov	r1, r5
 801069a:	4648      	mov	r0, r9
 801069c:	f000 fbaa 	bl	8010df4 <_Bfree>
 80106a0:	e7d0      	b.n	8010644 <_dtoa_r+0x57c>
 80106a2:	f8cd 8010 	str.w	r8, [sp, #16]
 80106a6:	4633      	mov	r3, r6
 80106a8:	461e      	mov	r6, r3
 80106aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80106ae:	2a39      	cmp	r2, #57	@ 0x39
 80106b0:	d106      	bne.n	80106c0 <_dtoa_r+0x5f8>
 80106b2:	429f      	cmp	r7, r3
 80106b4:	d1f8      	bne.n	80106a8 <_dtoa_r+0x5e0>
 80106b6:	9a04      	ldr	r2, [sp, #16]
 80106b8:	3201      	adds	r2, #1
 80106ba:	9204      	str	r2, [sp, #16]
 80106bc:	2230      	movs	r2, #48	@ 0x30
 80106be:	703a      	strb	r2, [r7, #0]
 80106c0:	781a      	ldrb	r2, [r3, #0]
 80106c2:	3201      	adds	r2, #1
 80106c4:	701a      	strb	r2, [r3, #0]
 80106c6:	e7bd      	b.n	8010644 <_dtoa_r+0x57c>
 80106c8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80106cc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80106d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106d4:	f47f aeef 	bne.w	80104b6 <_dtoa_r+0x3ee>
 80106d8:	e710      	b.n	80104fc <_dtoa_r+0x434>
 80106da:	bf00      	nop
 80106dc:	080121f0 	.word	0x080121f0
 80106e0:	080121c8 	.word	0x080121c8
 80106e4:	9908      	ldr	r1, [sp, #32]
 80106e6:	2900      	cmp	r1, #0
 80106e8:	f000 80e3 	beq.w	80108b2 <_dtoa_r+0x7ea>
 80106ec:	9907      	ldr	r1, [sp, #28]
 80106ee:	2901      	cmp	r1, #1
 80106f0:	f300 80c8 	bgt.w	8010884 <_dtoa_r+0x7bc>
 80106f4:	2d00      	cmp	r5, #0
 80106f6:	f000 80c1 	beq.w	801087c <_dtoa_r+0x7b4>
 80106fa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80106fe:	9e05      	ldr	r6, [sp, #20]
 8010700:	461c      	mov	r4, r3
 8010702:	9304      	str	r3, [sp, #16]
 8010704:	9b05      	ldr	r3, [sp, #20]
 8010706:	4413      	add	r3, r2
 8010708:	9305      	str	r3, [sp, #20]
 801070a:	9b06      	ldr	r3, [sp, #24]
 801070c:	2101      	movs	r1, #1
 801070e:	4413      	add	r3, r2
 8010710:	4648      	mov	r0, r9
 8010712:	9306      	str	r3, [sp, #24]
 8010714:	f000 fc22 	bl	8010f5c <__i2b>
 8010718:	9b04      	ldr	r3, [sp, #16]
 801071a:	4605      	mov	r5, r0
 801071c:	b166      	cbz	r6, 8010738 <_dtoa_r+0x670>
 801071e:	9a06      	ldr	r2, [sp, #24]
 8010720:	2a00      	cmp	r2, #0
 8010722:	dd09      	ble.n	8010738 <_dtoa_r+0x670>
 8010724:	42b2      	cmp	r2, r6
 8010726:	9905      	ldr	r1, [sp, #20]
 8010728:	bfa8      	it	ge
 801072a:	4632      	movge	r2, r6
 801072c:	1a89      	subs	r1, r1, r2
 801072e:	9105      	str	r1, [sp, #20]
 8010730:	9906      	ldr	r1, [sp, #24]
 8010732:	1ab6      	subs	r6, r6, r2
 8010734:	1a8a      	subs	r2, r1, r2
 8010736:	9206      	str	r2, [sp, #24]
 8010738:	b1fb      	cbz	r3, 801077a <_dtoa_r+0x6b2>
 801073a:	9a08      	ldr	r2, [sp, #32]
 801073c:	2a00      	cmp	r2, #0
 801073e:	f000 80bc 	beq.w	80108ba <_dtoa_r+0x7f2>
 8010742:	b19c      	cbz	r4, 801076c <_dtoa_r+0x6a4>
 8010744:	4629      	mov	r1, r5
 8010746:	4622      	mov	r2, r4
 8010748:	4648      	mov	r0, r9
 801074a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801074c:	f000 fcc6 	bl	80110dc <__pow5mult>
 8010750:	9a01      	ldr	r2, [sp, #4]
 8010752:	4601      	mov	r1, r0
 8010754:	4605      	mov	r5, r0
 8010756:	4648      	mov	r0, r9
 8010758:	f000 fc16 	bl	8010f88 <__multiply>
 801075c:	9901      	ldr	r1, [sp, #4]
 801075e:	9004      	str	r0, [sp, #16]
 8010760:	4648      	mov	r0, r9
 8010762:	f000 fb47 	bl	8010df4 <_Bfree>
 8010766:	9a04      	ldr	r2, [sp, #16]
 8010768:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801076a:	9201      	str	r2, [sp, #4]
 801076c:	1b1a      	subs	r2, r3, r4
 801076e:	d004      	beq.n	801077a <_dtoa_r+0x6b2>
 8010770:	9901      	ldr	r1, [sp, #4]
 8010772:	4648      	mov	r0, r9
 8010774:	f000 fcb2 	bl	80110dc <__pow5mult>
 8010778:	9001      	str	r0, [sp, #4]
 801077a:	2101      	movs	r1, #1
 801077c:	4648      	mov	r0, r9
 801077e:	f000 fbed 	bl	8010f5c <__i2b>
 8010782:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010784:	4604      	mov	r4, r0
 8010786:	2b00      	cmp	r3, #0
 8010788:	f000 81d0 	beq.w	8010b2c <_dtoa_r+0xa64>
 801078c:	461a      	mov	r2, r3
 801078e:	4601      	mov	r1, r0
 8010790:	4648      	mov	r0, r9
 8010792:	f000 fca3 	bl	80110dc <__pow5mult>
 8010796:	9b07      	ldr	r3, [sp, #28]
 8010798:	2b01      	cmp	r3, #1
 801079a:	4604      	mov	r4, r0
 801079c:	f300 8095 	bgt.w	80108ca <_dtoa_r+0x802>
 80107a0:	9b02      	ldr	r3, [sp, #8]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	f040 808b 	bne.w	80108be <_dtoa_r+0x7f6>
 80107a8:	9b03      	ldr	r3, [sp, #12]
 80107aa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80107ae:	2a00      	cmp	r2, #0
 80107b0:	f040 8087 	bne.w	80108c2 <_dtoa_r+0x7fa>
 80107b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80107b8:	0d12      	lsrs	r2, r2, #20
 80107ba:	0512      	lsls	r2, r2, #20
 80107bc:	2a00      	cmp	r2, #0
 80107be:	f000 8082 	beq.w	80108c6 <_dtoa_r+0x7fe>
 80107c2:	9b05      	ldr	r3, [sp, #20]
 80107c4:	3301      	adds	r3, #1
 80107c6:	9305      	str	r3, [sp, #20]
 80107c8:	9b06      	ldr	r3, [sp, #24]
 80107ca:	3301      	adds	r3, #1
 80107cc:	9306      	str	r3, [sp, #24]
 80107ce:	2301      	movs	r3, #1
 80107d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80107d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	f000 81af 	beq.w	8010b38 <_dtoa_r+0xa70>
 80107da:	6922      	ldr	r2, [r4, #16]
 80107dc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80107e0:	6910      	ldr	r0, [r2, #16]
 80107e2:	f000 fb6f 	bl	8010ec4 <__hi0bits>
 80107e6:	f1c0 0020 	rsb	r0, r0, #32
 80107ea:	9b06      	ldr	r3, [sp, #24]
 80107ec:	4418      	add	r0, r3
 80107ee:	f010 001f 	ands.w	r0, r0, #31
 80107f2:	d076      	beq.n	80108e2 <_dtoa_r+0x81a>
 80107f4:	f1c0 0220 	rsb	r2, r0, #32
 80107f8:	2a04      	cmp	r2, #4
 80107fa:	dd69      	ble.n	80108d0 <_dtoa_r+0x808>
 80107fc:	9b05      	ldr	r3, [sp, #20]
 80107fe:	f1c0 001c 	rsb	r0, r0, #28
 8010802:	4403      	add	r3, r0
 8010804:	9305      	str	r3, [sp, #20]
 8010806:	9b06      	ldr	r3, [sp, #24]
 8010808:	4406      	add	r6, r0
 801080a:	4403      	add	r3, r0
 801080c:	9306      	str	r3, [sp, #24]
 801080e:	9b05      	ldr	r3, [sp, #20]
 8010810:	2b00      	cmp	r3, #0
 8010812:	dd05      	ble.n	8010820 <_dtoa_r+0x758>
 8010814:	9901      	ldr	r1, [sp, #4]
 8010816:	461a      	mov	r2, r3
 8010818:	4648      	mov	r0, r9
 801081a:	f000 fcb9 	bl	8011190 <__lshift>
 801081e:	9001      	str	r0, [sp, #4]
 8010820:	9b06      	ldr	r3, [sp, #24]
 8010822:	2b00      	cmp	r3, #0
 8010824:	dd05      	ble.n	8010832 <_dtoa_r+0x76a>
 8010826:	4621      	mov	r1, r4
 8010828:	461a      	mov	r2, r3
 801082a:	4648      	mov	r0, r9
 801082c:	f000 fcb0 	bl	8011190 <__lshift>
 8010830:	4604      	mov	r4, r0
 8010832:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010834:	2b00      	cmp	r3, #0
 8010836:	d056      	beq.n	80108e6 <_dtoa_r+0x81e>
 8010838:	9801      	ldr	r0, [sp, #4]
 801083a:	4621      	mov	r1, r4
 801083c:	f000 fd14 	bl	8011268 <__mcmp>
 8010840:	2800      	cmp	r0, #0
 8010842:	da50      	bge.n	80108e6 <_dtoa_r+0x81e>
 8010844:	f108 33ff 	add.w	r3, r8, #4294967295
 8010848:	9304      	str	r3, [sp, #16]
 801084a:	9901      	ldr	r1, [sp, #4]
 801084c:	2300      	movs	r3, #0
 801084e:	220a      	movs	r2, #10
 8010850:	4648      	mov	r0, r9
 8010852:	f000 faf1 	bl	8010e38 <__multadd>
 8010856:	9b08      	ldr	r3, [sp, #32]
 8010858:	9001      	str	r0, [sp, #4]
 801085a:	2b00      	cmp	r3, #0
 801085c:	f000 816e 	beq.w	8010b3c <_dtoa_r+0xa74>
 8010860:	4629      	mov	r1, r5
 8010862:	2300      	movs	r3, #0
 8010864:	220a      	movs	r2, #10
 8010866:	4648      	mov	r0, r9
 8010868:	f000 fae6 	bl	8010e38 <__multadd>
 801086c:	f1bb 0f00 	cmp.w	fp, #0
 8010870:	4605      	mov	r5, r0
 8010872:	dc64      	bgt.n	801093e <_dtoa_r+0x876>
 8010874:	9b07      	ldr	r3, [sp, #28]
 8010876:	2b02      	cmp	r3, #2
 8010878:	dc3e      	bgt.n	80108f8 <_dtoa_r+0x830>
 801087a:	e060      	b.n	801093e <_dtoa_r+0x876>
 801087c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801087e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010882:	e73c      	b.n	80106fe <_dtoa_r+0x636>
 8010884:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010888:	42a3      	cmp	r3, r4
 801088a:	bfbf      	itttt	lt
 801088c:	1ae2      	sublt	r2, r4, r3
 801088e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010890:	189b      	addlt	r3, r3, r2
 8010892:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8010894:	bfae      	itee	ge
 8010896:	1b1c      	subge	r4, r3, r4
 8010898:	4623      	movlt	r3, r4
 801089a:	2400      	movlt	r4, #0
 801089c:	f1ba 0f00 	cmp.w	sl, #0
 80108a0:	bfb5      	itete	lt
 80108a2:	9a05      	ldrlt	r2, [sp, #20]
 80108a4:	9e05      	ldrge	r6, [sp, #20]
 80108a6:	eba2 060a 	sublt.w	r6, r2, sl
 80108aa:	4652      	movge	r2, sl
 80108ac:	bfb8      	it	lt
 80108ae:	2200      	movlt	r2, #0
 80108b0:	e727      	b.n	8010702 <_dtoa_r+0x63a>
 80108b2:	9e05      	ldr	r6, [sp, #20]
 80108b4:	9d08      	ldr	r5, [sp, #32]
 80108b6:	461c      	mov	r4, r3
 80108b8:	e730      	b.n	801071c <_dtoa_r+0x654>
 80108ba:	461a      	mov	r2, r3
 80108bc:	e758      	b.n	8010770 <_dtoa_r+0x6a8>
 80108be:	2300      	movs	r3, #0
 80108c0:	e786      	b.n	80107d0 <_dtoa_r+0x708>
 80108c2:	9b02      	ldr	r3, [sp, #8]
 80108c4:	e784      	b.n	80107d0 <_dtoa_r+0x708>
 80108c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80108c8:	e783      	b.n	80107d2 <_dtoa_r+0x70a>
 80108ca:	2300      	movs	r3, #0
 80108cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80108ce:	e784      	b.n	80107da <_dtoa_r+0x712>
 80108d0:	d09d      	beq.n	801080e <_dtoa_r+0x746>
 80108d2:	9b05      	ldr	r3, [sp, #20]
 80108d4:	321c      	adds	r2, #28
 80108d6:	4413      	add	r3, r2
 80108d8:	9305      	str	r3, [sp, #20]
 80108da:	9b06      	ldr	r3, [sp, #24]
 80108dc:	4416      	add	r6, r2
 80108de:	4413      	add	r3, r2
 80108e0:	e794      	b.n	801080c <_dtoa_r+0x744>
 80108e2:	4602      	mov	r2, r0
 80108e4:	e7f5      	b.n	80108d2 <_dtoa_r+0x80a>
 80108e6:	f1ba 0f00 	cmp.w	sl, #0
 80108ea:	f8cd 8010 	str.w	r8, [sp, #16]
 80108ee:	46d3      	mov	fp, sl
 80108f0:	dc21      	bgt.n	8010936 <_dtoa_r+0x86e>
 80108f2:	9b07      	ldr	r3, [sp, #28]
 80108f4:	2b02      	cmp	r3, #2
 80108f6:	dd1e      	ble.n	8010936 <_dtoa_r+0x86e>
 80108f8:	f1bb 0f00 	cmp.w	fp, #0
 80108fc:	f47f aeb7 	bne.w	801066e <_dtoa_r+0x5a6>
 8010900:	4621      	mov	r1, r4
 8010902:	465b      	mov	r3, fp
 8010904:	2205      	movs	r2, #5
 8010906:	4648      	mov	r0, r9
 8010908:	f000 fa96 	bl	8010e38 <__multadd>
 801090c:	4601      	mov	r1, r0
 801090e:	4604      	mov	r4, r0
 8010910:	9801      	ldr	r0, [sp, #4]
 8010912:	f000 fca9 	bl	8011268 <__mcmp>
 8010916:	2800      	cmp	r0, #0
 8010918:	f77f aea9 	ble.w	801066e <_dtoa_r+0x5a6>
 801091c:	463e      	mov	r6, r7
 801091e:	2331      	movs	r3, #49	@ 0x31
 8010920:	f806 3b01 	strb.w	r3, [r6], #1
 8010924:	9b04      	ldr	r3, [sp, #16]
 8010926:	3301      	adds	r3, #1
 8010928:	9304      	str	r3, [sp, #16]
 801092a:	e6a4      	b.n	8010676 <_dtoa_r+0x5ae>
 801092c:	f8cd 8010 	str.w	r8, [sp, #16]
 8010930:	4654      	mov	r4, sl
 8010932:	4625      	mov	r5, r4
 8010934:	e7f2      	b.n	801091c <_dtoa_r+0x854>
 8010936:	9b08      	ldr	r3, [sp, #32]
 8010938:	2b00      	cmp	r3, #0
 801093a:	f000 8103 	beq.w	8010b44 <_dtoa_r+0xa7c>
 801093e:	2e00      	cmp	r6, #0
 8010940:	dd05      	ble.n	801094e <_dtoa_r+0x886>
 8010942:	4629      	mov	r1, r5
 8010944:	4632      	mov	r2, r6
 8010946:	4648      	mov	r0, r9
 8010948:	f000 fc22 	bl	8011190 <__lshift>
 801094c:	4605      	mov	r5, r0
 801094e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010950:	2b00      	cmp	r3, #0
 8010952:	d058      	beq.n	8010a06 <_dtoa_r+0x93e>
 8010954:	6869      	ldr	r1, [r5, #4]
 8010956:	4648      	mov	r0, r9
 8010958:	f000 fa0c 	bl	8010d74 <_Balloc>
 801095c:	4606      	mov	r6, r0
 801095e:	b928      	cbnz	r0, 801096c <_dtoa_r+0x8a4>
 8010960:	4b82      	ldr	r3, [pc, #520]	@ (8010b6c <_dtoa_r+0xaa4>)
 8010962:	4602      	mov	r2, r0
 8010964:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010968:	f7ff bbc7 	b.w	80100fa <_dtoa_r+0x32>
 801096c:	692a      	ldr	r2, [r5, #16]
 801096e:	3202      	adds	r2, #2
 8010970:	0092      	lsls	r2, r2, #2
 8010972:	f105 010c 	add.w	r1, r5, #12
 8010976:	300c      	adds	r0, #12
 8010978:	f000 ffac 	bl	80118d4 <memcpy>
 801097c:	2201      	movs	r2, #1
 801097e:	4631      	mov	r1, r6
 8010980:	4648      	mov	r0, r9
 8010982:	f000 fc05 	bl	8011190 <__lshift>
 8010986:	1c7b      	adds	r3, r7, #1
 8010988:	9305      	str	r3, [sp, #20]
 801098a:	eb07 030b 	add.w	r3, r7, fp
 801098e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010990:	9b02      	ldr	r3, [sp, #8]
 8010992:	f003 0301 	and.w	r3, r3, #1
 8010996:	46a8      	mov	r8, r5
 8010998:	9308      	str	r3, [sp, #32]
 801099a:	4605      	mov	r5, r0
 801099c:	9b05      	ldr	r3, [sp, #20]
 801099e:	9801      	ldr	r0, [sp, #4]
 80109a0:	4621      	mov	r1, r4
 80109a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80109a6:	f7ff fb04 	bl	800ffb2 <quorem>
 80109aa:	4641      	mov	r1, r8
 80109ac:	9002      	str	r0, [sp, #8]
 80109ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80109b2:	9801      	ldr	r0, [sp, #4]
 80109b4:	f000 fc58 	bl	8011268 <__mcmp>
 80109b8:	462a      	mov	r2, r5
 80109ba:	9006      	str	r0, [sp, #24]
 80109bc:	4621      	mov	r1, r4
 80109be:	4648      	mov	r0, r9
 80109c0:	f000 fc6e 	bl	80112a0 <__mdiff>
 80109c4:	68c2      	ldr	r2, [r0, #12]
 80109c6:	4606      	mov	r6, r0
 80109c8:	b9fa      	cbnz	r2, 8010a0a <_dtoa_r+0x942>
 80109ca:	4601      	mov	r1, r0
 80109cc:	9801      	ldr	r0, [sp, #4]
 80109ce:	f000 fc4b 	bl	8011268 <__mcmp>
 80109d2:	4602      	mov	r2, r0
 80109d4:	4631      	mov	r1, r6
 80109d6:	4648      	mov	r0, r9
 80109d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80109da:	f000 fa0b 	bl	8010df4 <_Bfree>
 80109de:	9b07      	ldr	r3, [sp, #28]
 80109e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109e2:	9e05      	ldr	r6, [sp, #20]
 80109e4:	ea43 0102 	orr.w	r1, r3, r2
 80109e8:	9b08      	ldr	r3, [sp, #32]
 80109ea:	4319      	orrs	r1, r3
 80109ec:	d10f      	bne.n	8010a0e <_dtoa_r+0x946>
 80109ee:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80109f2:	d028      	beq.n	8010a46 <_dtoa_r+0x97e>
 80109f4:	9b06      	ldr	r3, [sp, #24]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	dd02      	ble.n	8010a00 <_dtoa_r+0x938>
 80109fa:	9b02      	ldr	r3, [sp, #8]
 80109fc:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8010a00:	f88b a000 	strb.w	sl, [fp]
 8010a04:	e639      	b.n	801067a <_dtoa_r+0x5b2>
 8010a06:	4628      	mov	r0, r5
 8010a08:	e7bd      	b.n	8010986 <_dtoa_r+0x8be>
 8010a0a:	2201      	movs	r2, #1
 8010a0c:	e7e2      	b.n	80109d4 <_dtoa_r+0x90c>
 8010a0e:	9b06      	ldr	r3, [sp, #24]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	db04      	blt.n	8010a1e <_dtoa_r+0x956>
 8010a14:	9907      	ldr	r1, [sp, #28]
 8010a16:	430b      	orrs	r3, r1
 8010a18:	9908      	ldr	r1, [sp, #32]
 8010a1a:	430b      	orrs	r3, r1
 8010a1c:	d120      	bne.n	8010a60 <_dtoa_r+0x998>
 8010a1e:	2a00      	cmp	r2, #0
 8010a20:	ddee      	ble.n	8010a00 <_dtoa_r+0x938>
 8010a22:	9901      	ldr	r1, [sp, #4]
 8010a24:	2201      	movs	r2, #1
 8010a26:	4648      	mov	r0, r9
 8010a28:	f000 fbb2 	bl	8011190 <__lshift>
 8010a2c:	4621      	mov	r1, r4
 8010a2e:	9001      	str	r0, [sp, #4]
 8010a30:	f000 fc1a 	bl	8011268 <__mcmp>
 8010a34:	2800      	cmp	r0, #0
 8010a36:	dc03      	bgt.n	8010a40 <_dtoa_r+0x978>
 8010a38:	d1e2      	bne.n	8010a00 <_dtoa_r+0x938>
 8010a3a:	f01a 0f01 	tst.w	sl, #1
 8010a3e:	d0df      	beq.n	8010a00 <_dtoa_r+0x938>
 8010a40:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010a44:	d1d9      	bne.n	80109fa <_dtoa_r+0x932>
 8010a46:	2339      	movs	r3, #57	@ 0x39
 8010a48:	f88b 3000 	strb.w	r3, [fp]
 8010a4c:	4633      	mov	r3, r6
 8010a4e:	461e      	mov	r6, r3
 8010a50:	3b01      	subs	r3, #1
 8010a52:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010a56:	2a39      	cmp	r2, #57	@ 0x39
 8010a58:	d053      	beq.n	8010b02 <_dtoa_r+0xa3a>
 8010a5a:	3201      	adds	r2, #1
 8010a5c:	701a      	strb	r2, [r3, #0]
 8010a5e:	e60c      	b.n	801067a <_dtoa_r+0x5b2>
 8010a60:	2a00      	cmp	r2, #0
 8010a62:	dd07      	ble.n	8010a74 <_dtoa_r+0x9ac>
 8010a64:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010a68:	d0ed      	beq.n	8010a46 <_dtoa_r+0x97e>
 8010a6a:	f10a 0301 	add.w	r3, sl, #1
 8010a6e:	f88b 3000 	strb.w	r3, [fp]
 8010a72:	e602      	b.n	801067a <_dtoa_r+0x5b2>
 8010a74:	9b05      	ldr	r3, [sp, #20]
 8010a76:	9a05      	ldr	r2, [sp, #20]
 8010a78:	f803 ac01 	strb.w	sl, [r3, #-1]
 8010a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a7e:	4293      	cmp	r3, r2
 8010a80:	d029      	beq.n	8010ad6 <_dtoa_r+0xa0e>
 8010a82:	9901      	ldr	r1, [sp, #4]
 8010a84:	2300      	movs	r3, #0
 8010a86:	220a      	movs	r2, #10
 8010a88:	4648      	mov	r0, r9
 8010a8a:	f000 f9d5 	bl	8010e38 <__multadd>
 8010a8e:	45a8      	cmp	r8, r5
 8010a90:	9001      	str	r0, [sp, #4]
 8010a92:	f04f 0300 	mov.w	r3, #0
 8010a96:	f04f 020a 	mov.w	r2, #10
 8010a9a:	4641      	mov	r1, r8
 8010a9c:	4648      	mov	r0, r9
 8010a9e:	d107      	bne.n	8010ab0 <_dtoa_r+0x9e8>
 8010aa0:	f000 f9ca 	bl	8010e38 <__multadd>
 8010aa4:	4680      	mov	r8, r0
 8010aa6:	4605      	mov	r5, r0
 8010aa8:	9b05      	ldr	r3, [sp, #20]
 8010aaa:	3301      	adds	r3, #1
 8010aac:	9305      	str	r3, [sp, #20]
 8010aae:	e775      	b.n	801099c <_dtoa_r+0x8d4>
 8010ab0:	f000 f9c2 	bl	8010e38 <__multadd>
 8010ab4:	4629      	mov	r1, r5
 8010ab6:	4680      	mov	r8, r0
 8010ab8:	2300      	movs	r3, #0
 8010aba:	220a      	movs	r2, #10
 8010abc:	4648      	mov	r0, r9
 8010abe:	f000 f9bb 	bl	8010e38 <__multadd>
 8010ac2:	4605      	mov	r5, r0
 8010ac4:	e7f0      	b.n	8010aa8 <_dtoa_r+0x9e0>
 8010ac6:	f1bb 0f00 	cmp.w	fp, #0
 8010aca:	bfcc      	ite	gt
 8010acc:	465e      	movgt	r6, fp
 8010ace:	2601      	movle	r6, #1
 8010ad0:	443e      	add	r6, r7
 8010ad2:	f04f 0800 	mov.w	r8, #0
 8010ad6:	9901      	ldr	r1, [sp, #4]
 8010ad8:	2201      	movs	r2, #1
 8010ada:	4648      	mov	r0, r9
 8010adc:	f000 fb58 	bl	8011190 <__lshift>
 8010ae0:	4621      	mov	r1, r4
 8010ae2:	9001      	str	r0, [sp, #4]
 8010ae4:	f000 fbc0 	bl	8011268 <__mcmp>
 8010ae8:	2800      	cmp	r0, #0
 8010aea:	dcaf      	bgt.n	8010a4c <_dtoa_r+0x984>
 8010aec:	d102      	bne.n	8010af4 <_dtoa_r+0xa2c>
 8010aee:	f01a 0f01 	tst.w	sl, #1
 8010af2:	d1ab      	bne.n	8010a4c <_dtoa_r+0x984>
 8010af4:	4633      	mov	r3, r6
 8010af6:	461e      	mov	r6, r3
 8010af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010afc:	2a30      	cmp	r2, #48	@ 0x30
 8010afe:	d0fa      	beq.n	8010af6 <_dtoa_r+0xa2e>
 8010b00:	e5bb      	b.n	801067a <_dtoa_r+0x5b2>
 8010b02:	429f      	cmp	r7, r3
 8010b04:	d1a3      	bne.n	8010a4e <_dtoa_r+0x986>
 8010b06:	9b04      	ldr	r3, [sp, #16]
 8010b08:	3301      	adds	r3, #1
 8010b0a:	9304      	str	r3, [sp, #16]
 8010b0c:	2331      	movs	r3, #49	@ 0x31
 8010b0e:	703b      	strb	r3, [r7, #0]
 8010b10:	e5b3      	b.n	801067a <_dtoa_r+0x5b2>
 8010b12:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010b14:	4f16      	ldr	r7, [pc, #88]	@ (8010b70 <_dtoa_r+0xaa8>)
 8010b16:	b11b      	cbz	r3, 8010b20 <_dtoa_r+0xa58>
 8010b18:	f107 0308 	add.w	r3, r7, #8
 8010b1c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010b1e:	6013      	str	r3, [r2, #0]
 8010b20:	4638      	mov	r0, r7
 8010b22:	b011      	add	sp, #68	@ 0x44
 8010b24:	ecbd 8b02 	vpop	{d8}
 8010b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b2c:	9b07      	ldr	r3, [sp, #28]
 8010b2e:	2b01      	cmp	r3, #1
 8010b30:	f77f ae36 	ble.w	80107a0 <_dtoa_r+0x6d8>
 8010b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b38:	2001      	movs	r0, #1
 8010b3a:	e656      	b.n	80107ea <_dtoa_r+0x722>
 8010b3c:	f1bb 0f00 	cmp.w	fp, #0
 8010b40:	f77f aed7 	ble.w	80108f2 <_dtoa_r+0x82a>
 8010b44:	463e      	mov	r6, r7
 8010b46:	9801      	ldr	r0, [sp, #4]
 8010b48:	4621      	mov	r1, r4
 8010b4a:	f7ff fa32 	bl	800ffb2 <quorem>
 8010b4e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010b52:	f806 ab01 	strb.w	sl, [r6], #1
 8010b56:	1bf2      	subs	r2, r6, r7
 8010b58:	4593      	cmp	fp, r2
 8010b5a:	ddb4      	ble.n	8010ac6 <_dtoa_r+0x9fe>
 8010b5c:	9901      	ldr	r1, [sp, #4]
 8010b5e:	2300      	movs	r3, #0
 8010b60:	220a      	movs	r2, #10
 8010b62:	4648      	mov	r0, r9
 8010b64:	f000 f968 	bl	8010e38 <__multadd>
 8010b68:	9001      	str	r0, [sp, #4]
 8010b6a:	e7ec      	b.n	8010b46 <_dtoa_r+0xa7e>
 8010b6c:	08012150 	.word	0x08012150
 8010b70:	080120d4 	.word	0x080120d4

08010b74 <_free_r>:
 8010b74:	b538      	push	{r3, r4, r5, lr}
 8010b76:	4605      	mov	r5, r0
 8010b78:	2900      	cmp	r1, #0
 8010b7a:	d041      	beq.n	8010c00 <_free_r+0x8c>
 8010b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b80:	1f0c      	subs	r4, r1, #4
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	bfb8      	it	lt
 8010b86:	18e4      	addlt	r4, r4, r3
 8010b88:	f000 f8e8 	bl	8010d5c <__malloc_lock>
 8010b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8010c04 <_free_r+0x90>)
 8010b8e:	6813      	ldr	r3, [r2, #0]
 8010b90:	b933      	cbnz	r3, 8010ba0 <_free_r+0x2c>
 8010b92:	6063      	str	r3, [r4, #4]
 8010b94:	6014      	str	r4, [r2, #0]
 8010b96:	4628      	mov	r0, r5
 8010b98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b9c:	f000 b8e4 	b.w	8010d68 <__malloc_unlock>
 8010ba0:	42a3      	cmp	r3, r4
 8010ba2:	d908      	bls.n	8010bb6 <_free_r+0x42>
 8010ba4:	6820      	ldr	r0, [r4, #0]
 8010ba6:	1821      	adds	r1, r4, r0
 8010ba8:	428b      	cmp	r3, r1
 8010baa:	bf01      	itttt	eq
 8010bac:	6819      	ldreq	r1, [r3, #0]
 8010bae:	685b      	ldreq	r3, [r3, #4]
 8010bb0:	1809      	addeq	r1, r1, r0
 8010bb2:	6021      	streq	r1, [r4, #0]
 8010bb4:	e7ed      	b.n	8010b92 <_free_r+0x1e>
 8010bb6:	461a      	mov	r2, r3
 8010bb8:	685b      	ldr	r3, [r3, #4]
 8010bba:	b10b      	cbz	r3, 8010bc0 <_free_r+0x4c>
 8010bbc:	42a3      	cmp	r3, r4
 8010bbe:	d9fa      	bls.n	8010bb6 <_free_r+0x42>
 8010bc0:	6811      	ldr	r1, [r2, #0]
 8010bc2:	1850      	adds	r0, r2, r1
 8010bc4:	42a0      	cmp	r0, r4
 8010bc6:	d10b      	bne.n	8010be0 <_free_r+0x6c>
 8010bc8:	6820      	ldr	r0, [r4, #0]
 8010bca:	4401      	add	r1, r0
 8010bcc:	1850      	adds	r0, r2, r1
 8010bce:	4283      	cmp	r3, r0
 8010bd0:	6011      	str	r1, [r2, #0]
 8010bd2:	d1e0      	bne.n	8010b96 <_free_r+0x22>
 8010bd4:	6818      	ldr	r0, [r3, #0]
 8010bd6:	685b      	ldr	r3, [r3, #4]
 8010bd8:	6053      	str	r3, [r2, #4]
 8010bda:	4408      	add	r0, r1
 8010bdc:	6010      	str	r0, [r2, #0]
 8010bde:	e7da      	b.n	8010b96 <_free_r+0x22>
 8010be0:	d902      	bls.n	8010be8 <_free_r+0x74>
 8010be2:	230c      	movs	r3, #12
 8010be4:	602b      	str	r3, [r5, #0]
 8010be6:	e7d6      	b.n	8010b96 <_free_r+0x22>
 8010be8:	6820      	ldr	r0, [r4, #0]
 8010bea:	1821      	adds	r1, r4, r0
 8010bec:	428b      	cmp	r3, r1
 8010bee:	bf04      	itt	eq
 8010bf0:	6819      	ldreq	r1, [r3, #0]
 8010bf2:	685b      	ldreq	r3, [r3, #4]
 8010bf4:	6063      	str	r3, [r4, #4]
 8010bf6:	bf04      	itt	eq
 8010bf8:	1809      	addeq	r1, r1, r0
 8010bfa:	6021      	streq	r1, [r4, #0]
 8010bfc:	6054      	str	r4, [r2, #4]
 8010bfe:	e7ca      	b.n	8010b96 <_free_r+0x22>
 8010c00:	bd38      	pop	{r3, r4, r5, pc}
 8010c02:	bf00      	nop
 8010c04:	24002524 	.word	0x24002524

08010c08 <malloc>:
 8010c08:	4b02      	ldr	r3, [pc, #8]	@ (8010c14 <malloc+0xc>)
 8010c0a:	4601      	mov	r1, r0
 8010c0c:	6818      	ldr	r0, [r3, #0]
 8010c0e:	f000 b825 	b.w	8010c5c <_malloc_r>
 8010c12:	bf00      	nop
 8010c14:	2400012c 	.word	0x2400012c

08010c18 <sbrk_aligned>:
 8010c18:	b570      	push	{r4, r5, r6, lr}
 8010c1a:	4e0f      	ldr	r6, [pc, #60]	@ (8010c58 <sbrk_aligned+0x40>)
 8010c1c:	460c      	mov	r4, r1
 8010c1e:	6831      	ldr	r1, [r6, #0]
 8010c20:	4605      	mov	r5, r0
 8010c22:	b911      	cbnz	r1, 8010c2a <sbrk_aligned+0x12>
 8010c24:	f000 fe46 	bl	80118b4 <_sbrk_r>
 8010c28:	6030      	str	r0, [r6, #0]
 8010c2a:	4621      	mov	r1, r4
 8010c2c:	4628      	mov	r0, r5
 8010c2e:	f000 fe41 	bl	80118b4 <_sbrk_r>
 8010c32:	1c43      	adds	r3, r0, #1
 8010c34:	d103      	bne.n	8010c3e <sbrk_aligned+0x26>
 8010c36:	f04f 34ff 	mov.w	r4, #4294967295
 8010c3a:	4620      	mov	r0, r4
 8010c3c:	bd70      	pop	{r4, r5, r6, pc}
 8010c3e:	1cc4      	adds	r4, r0, #3
 8010c40:	f024 0403 	bic.w	r4, r4, #3
 8010c44:	42a0      	cmp	r0, r4
 8010c46:	d0f8      	beq.n	8010c3a <sbrk_aligned+0x22>
 8010c48:	1a21      	subs	r1, r4, r0
 8010c4a:	4628      	mov	r0, r5
 8010c4c:	f000 fe32 	bl	80118b4 <_sbrk_r>
 8010c50:	3001      	adds	r0, #1
 8010c52:	d1f2      	bne.n	8010c3a <sbrk_aligned+0x22>
 8010c54:	e7ef      	b.n	8010c36 <sbrk_aligned+0x1e>
 8010c56:	bf00      	nop
 8010c58:	24002520 	.word	0x24002520

08010c5c <_malloc_r>:
 8010c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c60:	1ccd      	adds	r5, r1, #3
 8010c62:	f025 0503 	bic.w	r5, r5, #3
 8010c66:	3508      	adds	r5, #8
 8010c68:	2d0c      	cmp	r5, #12
 8010c6a:	bf38      	it	cc
 8010c6c:	250c      	movcc	r5, #12
 8010c6e:	2d00      	cmp	r5, #0
 8010c70:	4606      	mov	r6, r0
 8010c72:	db01      	blt.n	8010c78 <_malloc_r+0x1c>
 8010c74:	42a9      	cmp	r1, r5
 8010c76:	d904      	bls.n	8010c82 <_malloc_r+0x26>
 8010c78:	230c      	movs	r3, #12
 8010c7a:	6033      	str	r3, [r6, #0]
 8010c7c:	2000      	movs	r0, #0
 8010c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010d58 <_malloc_r+0xfc>
 8010c86:	f000 f869 	bl	8010d5c <__malloc_lock>
 8010c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8010c8e:	461c      	mov	r4, r3
 8010c90:	bb44      	cbnz	r4, 8010ce4 <_malloc_r+0x88>
 8010c92:	4629      	mov	r1, r5
 8010c94:	4630      	mov	r0, r6
 8010c96:	f7ff ffbf 	bl	8010c18 <sbrk_aligned>
 8010c9a:	1c43      	adds	r3, r0, #1
 8010c9c:	4604      	mov	r4, r0
 8010c9e:	d158      	bne.n	8010d52 <_malloc_r+0xf6>
 8010ca0:	f8d8 4000 	ldr.w	r4, [r8]
 8010ca4:	4627      	mov	r7, r4
 8010ca6:	2f00      	cmp	r7, #0
 8010ca8:	d143      	bne.n	8010d32 <_malloc_r+0xd6>
 8010caa:	2c00      	cmp	r4, #0
 8010cac:	d04b      	beq.n	8010d46 <_malloc_r+0xea>
 8010cae:	6823      	ldr	r3, [r4, #0]
 8010cb0:	4639      	mov	r1, r7
 8010cb2:	4630      	mov	r0, r6
 8010cb4:	eb04 0903 	add.w	r9, r4, r3
 8010cb8:	f000 fdfc 	bl	80118b4 <_sbrk_r>
 8010cbc:	4581      	cmp	r9, r0
 8010cbe:	d142      	bne.n	8010d46 <_malloc_r+0xea>
 8010cc0:	6821      	ldr	r1, [r4, #0]
 8010cc2:	1a6d      	subs	r5, r5, r1
 8010cc4:	4629      	mov	r1, r5
 8010cc6:	4630      	mov	r0, r6
 8010cc8:	f7ff ffa6 	bl	8010c18 <sbrk_aligned>
 8010ccc:	3001      	adds	r0, #1
 8010cce:	d03a      	beq.n	8010d46 <_malloc_r+0xea>
 8010cd0:	6823      	ldr	r3, [r4, #0]
 8010cd2:	442b      	add	r3, r5
 8010cd4:	6023      	str	r3, [r4, #0]
 8010cd6:	f8d8 3000 	ldr.w	r3, [r8]
 8010cda:	685a      	ldr	r2, [r3, #4]
 8010cdc:	bb62      	cbnz	r2, 8010d38 <_malloc_r+0xdc>
 8010cde:	f8c8 7000 	str.w	r7, [r8]
 8010ce2:	e00f      	b.n	8010d04 <_malloc_r+0xa8>
 8010ce4:	6822      	ldr	r2, [r4, #0]
 8010ce6:	1b52      	subs	r2, r2, r5
 8010ce8:	d420      	bmi.n	8010d2c <_malloc_r+0xd0>
 8010cea:	2a0b      	cmp	r2, #11
 8010cec:	d917      	bls.n	8010d1e <_malloc_r+0xc2>
 8010cee:	1961      	adds	r1, r4, r5
 8010cf0:	42a3      	cmp	r3, r4
 8010cf2:	6025      	str	r5, [r4, #0]
 8010cf4:	bf18      	it	ne
 8010cf6:	6059      	strne	r1, [r3, #4]
 8010cf8:	6863      	ldr	r3, [r4, #4]
 8010cfa:	bf08      	it	eq
 8010cfc:	f8c8 1000 	streq.w	r1, [r8]
 8010d00:	5162      	str	r2, [r4, r5]
 8010d02:	604b      	str	r3, [r1, #4]
 8010d04:	4630      	mov	r0, r6
 8010d06:	f000 f82f 	bl	8010d68 <__malloc_unlock>
 8010d0a:	f104 000b 	add.w	r0, r4, #11
 8010d0e:	1d23      	adds	r3, r4, #4
 8010d10:	f020 0007 	bic.w	r0, r0, #7
 8010d14:	1ac2      	subs	r2, r0, r3
 8010d16:	bf1c      	itt	ne
 8010d18:	1a1b      	subne	r3, r3, r0
 8010d1a:	50a3      	strne	r3, [r4, r2]
 8010d1c:	e7af      	b.n	8010c7e <_malloc_r+0x22>
 8010d1e:	6862      	ldr	r2, [r4, #4]
 8010d20:	42a3      	cmp	r3, r4
 8010d22:	bf0c      	ite	eq
 8010d24:	f8c8 2000 	streq.w	r2, [r8]
 8010d28:	605a      	strne	r2, [r3, #4]
 8010d2a:	e7eb      	b.n	8010d04 <_malloc_r+0xa8>
 8010d2c:	4623      	mov	r3, r4
 8010d2e:	6864      	ldr	r4, [r4, #4]
 8010d30:	e7ae      	b.n	8010c90 <_malloc_r+0x34>
 8010d32:	463c      	mov	r4, r7
 8010d34:	687f      	ldr	r7, [r7, #4]
 8010d36:	e7b6      	b.n	8010ca6 <_malloc_r+0x4a>
 8010d38:	461a      	mov	r2, r3
 8010d3a:	685b      	ldr	r3, [r3, #4]
 8010d3c:	42a3      	cmp	r3, r4
 8010d3e:	d1fb      	bne.n	8010d38 <_malloc_r+0xdc>
 8010d40:	2300      	movs	r3, #0
 8010d42:	6053      	str	r3, [r2, #4]
 8010d44:	e7de      	b.n	8010d04 <_malloc_r+0xa8>
 8010d46:	230c      	movs	r3, #12
 8010d48:	6033      	str	r3, [r6, #0]
 8010d4a:	4630      	mov	r0, r6
 8010d4c:	f000 f80c 	bl	8010d68 <__malloc_unlock>
 8010d50:	e794      	b.n	8010c7c <_malloc_r+0x20>
 8010d52:	6005      	str	r5, [r0, #0]
 8010d54:	e7d6      	b.n	8010d04 <_malloc_r+0xa8>
 8010d56:	bf00      	nop
 8010d58:	24002524 	.word	0x24002524

08010d5c <__malloc_lock>:
 8010d5c:	4801      	ldr	r0, [pc, #4]	@ (8010d64 <__malloc_lock+0x8>)
 8010d5e:	f7ff b926 	b.w	800ffae <__retarget_lock_acquire_recursive>
 8010d62:	bf00      	nop
 8010d64:	2400251c 	.word	0x2400251c

08010d68 <__malloc_unlock>:
 8010d68:	4801      	ldr	r0, [pc, #4]	@ (8010d70 <__malloc_unlock+0x8>)
 8010d6a:	f7ff b921 	b.w	800ffb0 <__retarget_lock_release_recursive>
 8010d6e:	bf00      	nop
 8010d70:	2400251c 	.word	0x2400251c

08010d74 <_Balloc>:
 8010d74:	b570      	push	{r4, r5, r6, lr}
 8010d76:	69c6      	ldr	r6, [r0, #28]
 8010d78:	4604      	mov	r4, r0
 8010d7a:	460d      	mov	r5, r1
 8010d7c:	b976      	cbnz	r6, 8010d9c <_Balloc+0x28>
 8010d7e:	2010      	movs	r0, #16
 8010d80:	f7ff ff42 	bl	8010c08 <malloc>
 8010d84:	4602      	mov	r2, r0
 8010d86:	61e0      	str	r0, [r4, #28]
 8010d88:	b920      	cbnz	r0, 8010d94 <_Balloc+0x20>
 8010d8a:	4b18      	ldr	r3, [pc, #96]	@ (8010dec <_Balloc+0x78>)
 8010d8c:	4818      	ldr	r0, [pc, #96]	@ (8010df0 <_Balloc+0x7c>)
 8010d8e:	216b      	movs	r1, #107	@ 0x6b
 8010d90:	f000 fdae 	bl	80118f0 <__assert_func>
 8010d94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d98:	6006      	str	r6, [r0, #0]
 8010d9a:	60c6      	str	r6, [r0, #12]
 8010d9c:	69e6      	ldr	r6, [r4, #28]
 8010d9e:	68f3      	ldr	r3, [r6, #12]
 8010da0:	b183      	cbz	r3, 8010dc4 <_Balloc+0x50>
 8010da2:	69e3      	ldr	r3, [r4, #28]
 8010da4:	68db      	ldr	r3, [r3, #12]
 8010da6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010daa:	b9b8      	cbnz	r0, 8010ddc <_Balloc+0x68>
 8010dac:	2101      	movs	r1, #1
 8010dae:	fa01 f605 	lsl.w	r6, r1, r5
 8010db2:	1d72      	adds	r2, r6, #5
 8010db4:	0092      	lsls	r2, r2, #2
 8010db6:	4620      	mov	r0, r4
 8010db8:	f000 fdb8 	bl	801192c <_calloc_r>
 8010dbc:	b160      	cbz	r0, 8010dd8 <_Balloc+0x64>
 8010dbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010dc2:	e00e      	b.n	8010de2 <_Balloc+0x6e>
 8010dc4:	2221      	movs	r2, #33	@ 0x21
 8010dc6:	2104      	movs	r1, #4
 8010dc8:	4620      	mov	r0, r4
 8010dca:	f000 fdaf 	bl	801192c <_calloc_r>
 8010dce:	69e3      	ldr	r3, [r4, #28]
 8010dd0:	60f0      	str	r0, [r6, #12]
 8010dd2:	68db      	ldr	r3, [r3, #12]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d1e4      	bne.n	8010da2 <_Balloc+0x2e>
 8010dd8:	2000      	movs	r0, #0
 8010dda:	bd70      	pop	{r4, r5, r6, pc}
 8010ddc:	6802      	ldr	r2, [r0, #0]
 8010dde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010de2:	2300      	movs	r3, #0
 8010de4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010de8:	e7f7      	b.n	8010dda <_Balloc+0x66>
 8010dea:	bf00      	nop
 8010dec:	080120e1 	.word	0x080120e1
 8010df0:	08012161 	.word	0x08012161

08010df4 <_Bfree>:
 8010df4:	b570      	push	{r4, r5, r6, lr}
 8010df6:	69c6      	ldr	r6, [r0, #28]
 8010df8:	4605      	mov	r5, r0
 8010dfa:	460c      	mov	r4, r1
 8010dfc:	b976      	cbnz	r6, 8010e1c <_Bfree+0x28>
 8010dfe:	2010      	movs	r0, #16
 8010e00:	f7ff ff02 	bl	8010c08 <malloc>
 8010e04:	4602      	mov	r2, r0
 8010e06:	61e8      	str	r0, [r5, #28]
 8010e08:	b920      	cbnz	r0, 8010e14 <_Bfree+0x20>
 8010e0a:	4b09      	ldr	r3, [pc, #36]	@ (8010e30 <_Bfree+0x3c>)
 8010e0c:	4809      	ldr	r0, [pc, #36]	@ (8010e34 <_Bfree+0x40>)
 8010e0e:	218f      	movs	r1, #143	@ 0x8f
 8010e10:	f000 fd6e 	bl	80118f0 <__assert_func>
 8010e14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e18:	6006      	str	r6, [r0, #0]
 8010e1a:	60c6      	str	r6, [r0, #12]
 8010e1c:	b13c      	cbz	r4, 8010e2e <_Bfree+0x3a>
 8010e1e:	69eb      	ldr	r3, [r5, #28]
 8010e20:	6862      	ldr	r2, [r4, #4]
 8010e22:	68db      	ldr	r3, [r3, #12]
 8010e24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010e28:	6021      	str	r1, [r4, #0]
 8010e2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010e2e:	bd70      	pop	{r4, r5, r6, pc}
 8010e30:	080120e1 	.word	0x080120e1
 8010e34:	08012161 	.word	0x08012161

08010e38 <__multadd>:
 8010e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e3c:	690d      	ldr	r5, [r1, #16]
 8010e3e:	4607      	mov	r7, r0
 8010e40:	460c      	mov	r4, r1
 8010e42:	461e      	mov	r6, r3
 8010e44:	f101 0c14 	add.w	ip, r1, #20
 8010e48:	2000      	movs	r0, #0
 8010e4a:	f8dc 3000 	ldr.w	r3, [ip]
 8010e4e:	b299      	uxth	r1, r3
 8010e50:	fb02 6101 	mla	r1, r2, r1, r6
 8010e54:	0c1e      	lsrs	r6, r3, #16
 8010e56:	0c0b      	lsrs	r3, r1, #16
 8010e58:	fb02 3306 	mla	r3, r2, r6, r3
 8010e5c:	b289      	uxth	r1, r1
 8010e5e:	3001      	adds	r0, #1
 8010e60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010e64:	4285      	cmp	r5, r0
 8010e66:	f84c 1b04 	str.w	r1, [ip], #4
 8010e6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010e6e:	dcec      	bgt.n	8010e4a <__multadd+0x12>
 8010e70:	b30e      	cbz	r6, 8010eb6 <__multadd+0x7e>
 8010e72:	68a3      	ldr	r3, [r4, #8]
 8010e74:	42ab      	cmp	r3, r5
 8010e76:	dc19      	bgt.n	8010eac <__multadd+0x74>
 8010e78:	6861      	ldr	r1, [r4, #4]
 8010e7a:	4638      	mov	r0, r7
 8010e7c:	3101      	adds	r1, #1
 8010e7e:	f7ff ff79 	bl	8010d74 <_Balloc>
 8010e82:	4680      	mov	r8, r0
 8010e84:	b928      	cbnz	r0, 8010e92 <__multadd+0x5a>
 8010e86:	4602      	mov	r2, r0
 8010e88:	4b0c      	ldr	r3, [pc, #48]	@ (8010ebc <__multadd+0x84>)
 8010e8a:	480d      	ldr	r0, [pc, #52]	@ (8010ec0 <__multadd+0x88>)
 8010e8c:	21ba      	movs	r1, #186	@ 0xba
 8010e8e:	f000 fd2f 	bl	80118f0 <__assert_func>
 8010e92:	6922      	ldr	r2, [r4, #16]
 8010e94:	3202      	adds	r2, #2
 8010e96:	f104 010c 	add.w	r1, r4, #12
 8010e9a:	0092      	lsls	r2, r2, #2
 8010e9c:	300c      	adds	r0, #12
 8010e9e:	f000 fd19 	bl	80118d4 <memcpy>
 8010ea2:	4621      	mov	r1, r4
 8010ea4:	4638      	mov	r0, r7
 8010ea6:	f7ff ffa5 	bl	8010df4 <_Bfree>
 8010eaa:	4644      	mov	r4, r8
 8010eac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010eb0:	3501      	adds	r5, #1
 8010eb2:	615e      	str	r6, [r3, #20]
 8010eb4:	6125      	str	r5, [r4, #16]
 8010eb6:	4620      	mov	r0, r4
 8010eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ebc:	08012150 	.word	0x08012150
 8010ec0:	08012161 	.word	0x08012161

08010ec4 <__hi0bits>:
 8010ec4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010ec8:	4603      	mov	r3, r0
 8010eca:	bf36      	itet	cc
 8010ecc:	0403      	lslcc	r3, r0, #16
 8010ece:	2000      	movcs	r0, #0
 8010ed0:	2010      	movcc	r0, #16
 8010ed2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010ed6:	bf3c      	itt	cc
 8010ed8:	021b      	lslcc	r3, r3, #8
 8010eda:	3008      	addcc	r0, #8
 8010edc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ee0:	bf3c      	itt	cc
 8010ee2:	011b      	lslcc	r3, r3, #4
 8010ee4:	3004      	addcc	r0, #4
 8010ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010eea:	bf3c      	itt	cc
 8010eec:	009b      	lslcc	r3, r3, #2
 8010eee:	3002      	addcc	r0, #2
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	db05      	blt.n	8010f00 <__hi0bits+0x3c>
 8010ef4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010ef8:	f100 0001 	add.w	r0, r0, #1
 8010efc:	bf08      	it	eq
 8010efe:	2020      	moveq	r0, #32
 8010f00:	4770      	bx	lr

08010f02 <__lo0bits>:
 8010f02:	6803      	ldr	r3, [r0, #0]
 8010f04:	4602      	mov	r2, r0
 8010f06:	f013 0007 	ands.w	r0, r3, #7
 8010f0a:	d00b      	beq.n	8010f24 <__lo0bits+0x22>
 8010f0c:	07d9      	lsls	r1, r3, #31
 8010f0e:	d421      	bmi.n	8010f54 <__lo0bits+0x52>
 8010f10:	0798      	lsls	r0, r3, #30
 8010f12:	bf49      	itett	mi
 8010f14:	085b      	lsrmi	r3, r3, #1
 8010f16:	089b      	lsrpl	r3, r3, #2
 8010f18:	2001      	movmi	r0, #1
 8010f1a:	6013      	strmi	r3, [r2, #0]
 8010f1c:	bf5c      	itt	pl
 8010f1e:	6013      	strpl	r3, [r2, #0]
 8010f20:	2002      	movpl	r0, #2
 8010f22:	4770      	bx	lr
 8010f24:	b299      	uxth	r1, r3
 8010f26:	b909      	cbnz	r1, 8010f2c <__lo0bits+0x2a>
 8010f28:	0c1b      	lsrs	r3, r3, #16
 8010f2a:	2010      	movs	r0, #16
 8010f2c:	b2d9      	uxtb	r1, r3
 8010f2e:	b909      	cbnz	r1, 8010f34 <__lo0bits+0x32>
 8010f30:	3008      	adds	r0, #8
 8010f32:	0a1b      	lsrs	r3, r3, #8
 8010f34:	0719      	lsls	r1, r3, #28
 8010f36:	bf04      	itt	eq
 8010f38:	091b      	lsreq	r3, r3, #4
 8010f3a:	3004      	addeq	r0, #4
 8010f3c:	0799      	lsls	r1, r3, #30
 8010f3e:	bf04      	itt	eq
 8010f40:	089b      	lsreq	r3, r3, #2
 8010f42:	3002      	addeq	r0, #2
 8010f44:	07d9      	lsls	r1, r3, #31
 8010f46:	d403      	bmi.n	8010f50 <__lo0bits+0x4e>
 8010f48:	085b      	lsrs	r3, r3, #1
 8010f4a:	f100 0001 	add.w	r0, r0, #1
 8010f4e:	d003      	beq.n	8010f58 <__lo0bits+0x56>
 8010f50:	6013      	str	r3, [r2, #0]
 8010f52:	4770      	bx	lr
 8010f54:	2000      	movs	r0, #0
 8010f56:	4770      	bx	lr
 8010f58:	2020      	movs	r0, #32
 8010f5a:	4770      	bx	lr

08010f5c <__i2b>:
 8010f5c:	b510      	push	{r4, lr}
 8010f5e:	460c      	mov	r4, r1
 8010f60:	2101      	movs	r1, #1
 8010f62:	f7ff ff07 	bl	8010d74 <_Balloc>
 8010f66:	4602      	mov	r2, r0
 8010f68:	b928      	cbnz	r0, 8010f76 <__i2b+0x1a>
 8010f6a:	4b05      	ldr	r3, [pc, #20]	@ (8010f80 <__i2b+0x24>)
 8010f6c:	4805      	ldr	r0, [pc, #20]	@ (8010f84 <__i2b+0x28>)
 8010f6e:	f240 1145 	movw	r1, #325	@ 0x145
 8010f72:	f000 fcbd 	bl	80118f0 <__assert_func>
 8010f76:	2301      	movs	r3, #1
 8010f78:	6144      	str	r4, [r0, #20]
 8010f7a:	6103      	str	r3, [r0, #16]
 8010f7c:	bd10      	pop	{r4, pc}
 8010f7e:	bf00      	nop
 8010f80:	08012150 	.word	0x08012150
 8010f84:	08012161 	.word	0x08012161

08010f88 <__multiply>:
 8010f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f8c:	4614      	mov	r4, r2
 8010f8e:	690a      	ldr	r2, [r1, #16]
 8010f90:	6923      	ldr	r3, [r4, #16]
 8010f92:	429a      	cmp	r2, r3
 8010f94:	bfa8      	it	ge
 8010f96:	4623      	movge	r3, r4
 8010f98:	460f      	mov	r7, r1
 8010f9a:	bfa4      	itt	ge
 8010f9c:	460c      	movge	r4, r1
 8010f9e:	461f      	movge	r7, r3
 8010fa0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010fa4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010fa8:	68a3      	ldr	r3, [r4, #8]
 8010faa:	6861      	ldr	r1, [r4, #4]
 8010fac:	eb0a 0609 	add.w	r6, sl, r9
 8010fb0:	42b3      	cmp	r3, r6
 8010fb2:	b085      	sub	sp, #20
 8010fb4:	bfb8      	it	lt
 8010fb6:	3101      	addlt	r1, #1
 8010fb8:	f7ff fedc 	bl	8010d74 <_Balloc>
 8010fbc:	b930      	cbnz	r0, 8010fcc <__multiply+0x44>
 8010fbe:	4602      	mov	r2, r0
 8010fc0:	4b44      	ldr	r3, [pc, #272]	@ (80110d4 <__multiply+0x14c>)
 8010fc2:	4845      	ldr	r0, [pc, #276]	@ (80110d8 <__multiply+0x150>)
 8010fc4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010fc8:	f000 fc92 	bl	80118f0 <__assert_func>
 8010fcc:	f100 0514 	add.w	r5, r0, #20
 8010fd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010fd4:	462b      	mov	r3, r5
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	4543      	cmp	r3, r8
 8010fda:	d321      	bcc.n	8011020 <__multiply+0x98>
 8010fdc:	f107 0114 	add.w	r1, r7, #20
 8010fe0:	f104 0214 	add.w	r2, r4, #20
 8010fe4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8010fe8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8010fec:	9302      	str	r3, [sp, #8]
 8010fee:	1b13      	subs	r3, r2, r4
 8010ff0:	3b15      	subs	r3, #21
 8010ff2:	f023 0303 	bic.w	r3, r3, #3
 8010ff6:	3304      	adds	r3, #4
 8010ff8:	f104 0715 	add.w	r7, r4, #21
 8010ffc:	42ba      	cmp	r2, r7
 8010ffe:	bf38      	it	cc
 8011000:	2304      	movcc	r3, #4
 8011002:	9301      	str	r3, [sp, #4]
 8011004:	9b02      	ldr	r3, [sp, #8]
 8011006:	9103      	str	r1, [sp, #12]
 8011008:	428b      	cmp	r3, r1
 801100a:	d80c      	bhi.n	8011026 <__multiply+0x9e>
 801100c:	2e00      	cmp	r6, #0
 801100e:	dd03      	ble.n	8011018 <__multiply+0x90>
 8011010:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011014:	2b00      	cmp	r3, #0
 8011016:	d05b      	beq.n	80110d0 <__multiply+0x148>
 8011018:	6106      	str	r6, [r0, #16]
 801101a:	b005      	add	sp, #20
 801101c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011020:	f843 2b04 	str.w	r2, [r3], #4
 8011024:	e7d8      	b.n	8010fd8 <__multiply+0x50>
 8011026:	f8b1 a000 	ldrh.w	sl, [r1]
 801102a:	f1ba 0f00 	cmp.w	sl, #0
 801102e:	d024      	beq.n	801107a <__multiply+0xf2>
 8011030:	f104 0e14 	add.w	lr, r4, #20
 8011034:	46a9      	mov	r9, r5
 8011036:	f04f 0c00 	mov.w	ip, #0
 801103a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801103e:	f8d9 3000 	ldr.w	r3, [r9]
 8011042:	fa1f fb87 	uxth.w	fp, r7
 8011046:	b29b      	uxth	r3, r3
 8011048:	fb0a 330b 	mla	r3, sl, fp, r3
 801104c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011050:	f8d9 7000 	ldr.w	r7, [r9]
 8011054:	4463      	add	r3, ip
 8011056:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801105a:	fb0a c70b 	mla	r7, sl, fp, ip
 801105e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011062:	b29b      	uxth	r3, r3
 8011064:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011068:	4572      	cmp	r2, lr
 801106a:	f849 3b04 	str.w	r3, [r9], #4
 801106e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011072:	d8e2      	bhi.n	801103a <__multiply+0xb2>
 8011074:	9b01      	ldr	r3, [sp, #4]
 8011076:	f845 c003 	str.w	ip, [r5, r3]
 801107a:	9b03      	ldr	r3, [sp, #12]
 801107c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011080:	3104      	adds	r1, #4
 8011082:	f1b9 0f00 	cmp.w	r9, #0
 8011086:	d021      	beq.n	80110cc <__multiply+0x144>
 8011088:	682b      	ldr	r3, [r5, #0]
 801108a:	f104 0c14 	add.w	ip, r4, #20
 801108e:	46ae      	mov	lr, r5
 8011090:	f04f 0a00 	mov.w	sl, #0
 8011094:	f8bc b000 	ldrh.w	fp, [ip]
 8011098:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801109c:	fb09 770b 	mla	r7, r9, fp, r7
 80110a0:	4457      	add	r7, sl
 80110a2:	b29b      	uxth	r3, r3
 80110a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80110a8:	f84e 3b04 	str.w	r3, [lr], #4
 80110ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80110b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80110b4:	f8be 3000 	ldrh.w	r3, [lr]
 80110b8:	fb09 330a 	mla	r3, r9, sl, r3
 80110bc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80110c0:	4562      	cmp	r2, ip
 80110c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80110c6:	d8e5      	bhi.n	8011094 <__multiply+0x10c>
 80110c8:	9f01      	ldr	r7, [sp, #4]
 80110ca:	51eb      	str	r3, [r5, r7]
 80110cc:	3504      	adds	r5, #4
 80110ce:	e799      	b.n	8011004 <__multiply+0x7c>
 80110d0:	3e01      	subs	r6, #1
 80110d2:	e79b      	b.n	801100c <__multiply+0x84>
 80110d4:	08012150 	.word	0x08012150
 80110d8:	08012161 	.word	0x08012161

080110dc <__pow5mult>:
 80110dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110e0:	4615      	mov	r5, r2
 80110e2:	f012 0203 	ands.w	r2, r2, #3
 80110e6:	4607      	mov	r7, r0
 80110e8:	460e      	mov	r6, r1
 80110ea:	d007      	beq.n	80110fc <__pow5mult+0x20>
 80110ec:	4c25      	ldr	r4, [pc, #148]	@ (8011184 <__pow5mult+0xa8>)
 80110ee:	3a01      	subs	r2, #1
 80110f0:	2300      	movs	r3, #0
 80110f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80110f6:	f7ff fe9f 	bl	8010e38 <__multadd>
 80110fa:	4606      	mov	r6, r0
 80110fc:	10ad      	asrs	r5, r5, #2
 80110fe:	d03d      	beq.n	801117c <__pow5mult+0xa0>
 8011100:	69fc      	ldr	r4, [r7, #28]
 8011102:	b97c      	cbnz	r4, 8011124 <__pow5mult+0x48>
 8011104:	2010      	movs	r0, #16
 8011106:	f7ff fd7f 	bl	8010c08 <malloc>
 801110a:	4602      	mov	r2, r0
 801110c:	61f8      	str	r0, [r7, #28]
 801110e:	b928      	cbnz	r0, 801111c <__pow5mult+0x40>
 8011110:	4b1d      	ldr	r3, [pc, #116]	@ (8011188 <__pow5mult+0xac>)
 8011112:	481e      	ldr	r0, [pc, #120]	@ (801118c <__pow5mult+0xb0>)
 8011114:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011118:	f000 fbea 	bl	80118f0 <__assert_func>
 801111c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011120:	6004      	str	r4, [r0, #0]
 8011122:	60c4      	str	r4, [r0, #12]
 8011124:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801112c:	b94c      	cbnz	r4, 8011142 <__pow5mult+0x66>
 801112e:	f240 2171 	movw	r1, #625	@ 0x271
 8011132:	4638      	mov	r0, r7
 8011134:	f7ff ff12 	bl	8010f5c <__i2b>
 8011138:	2300      	movs	r3, #0
 801113a:	f8c8 0008 	str.w	r0, [r8, #8]
 801113e:	4604      	mov	r4, r0
 8011140:	6003      	str	r3, [r0, #0]
 8011142:	f04f 0900 	mov.w	r9, #0
 8011146:	07eb      	lsls	r3, r5, #31
 8011148:	d50a      	bpl.n	8011160 <__pow5mult+0x84>
 801114a:	4631      	mov	r1, r6
 801114c:	4622      	mov	r2, r4
 801114e:	4638      	mov	r0, r7
 8011150:	f7ff ff1a 	bl	8010f88 <__multiply>
 8011154:	4631      	mov	r1, r6
 8011156:	4680      	mov	r8, r0
 8011158:	4638      	mov	r0, r7
 801115a:	f7ff fe4b 	bl	8010df4 <_Bfree>
 801115e:	4646      	mov	r6, r8
 8011160:	106d      	asrs	r5, r5, #1
 8011162:	d00b      	beq.n	801117c <__pow5mult+0xa0>
 8011164:	6820      	ldr	r0, [r4, #0]
 8011166:	b938      	cbnz	r0, 8011178 <__pow5mult+0x9c>
 8011168:	4622      	mov	r2, r4
 801116a:	4621      	mov	r1, r4
 801116c:	4638      	mov	r0, r7
 801116e:	f7ff ff0b 	bl	8010f88 <__multiply>
 8011172:	6020      	str	r0, [r4, #0]
 8011174:	f8c0 9000 	str.w	r9, [r0]
 8011178:	4604      	mov	r4, r0
 801117a:	e7e4      	b.n	8011146 <__pow5mult+0x6a>
 801117c:	4630      	mov	r0, r6
 801117e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011182:	bf00      	nop
 8011184:	080121bc 	.word	0x080121bc
 8011188:	080120e1 	.word	0x080120e1
 801118c:	08012161 	.word	0x08012161

08011190 <__lshift>:
 8011190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011194:	460c      	mov	r4, r1
 8011196:	6849      	ldr	r1, [r1, #4]
 8011198:	6923      	ldr	r3, [r4, #16]
 801119a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801119e:	68a3      	ldr	r3, [r4, #8]
 80111a0:	4607      	mov	r7, r0
 80111a2:	4691      	mov	r9, r2
 80111a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80111a8:	f108 0601 	add.w	r6, r8, #1
 80111ac:	42b3      	cmp	r3, r6
 80111ae:	db0b      	blt.n	80111c8 <__lshift+0x38>
 80111b0:	4638      	mov	r0, r7
 80111b2:	f7ff fddf 	bl	8010d74 <_Balloc>
 80111b6:	4605      	mov	r5, r0
 80111b8:	b948      	cbnz	r0, 80111ce <__lshift+0x3e>
 80111ba:	4602      	mov	r2, r0
 80111bc:	4b28      	ldr	r3, [pc, #160]	@ (8011260 <__lshift+0xd0>)
 80111be:	4829      	ldr	r0, [pc, #164]	@ (8011264 <__lshift+0xd4>)
 80111c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80111c4:	f000 fb94 	bl	80118f0 <__assert_func>
 80111c8:	3101      	adds	r1, #1
 80111ca:	005b      	lsls	r3, r3, #1
 80111cc:	e7ee      	b.n	80111ac <__lshift+0x1c>
 80111ce:	2300      	movs	r3, #0
 80111d0:	f100 0114 	add.w	r1, r0, #20
 80111d4:	f100 0210 	add.w	r2, r0, #16
 80111d8:	4618      	mov	r0, r3
 80111da:	4553      	cmp	r3, sl
 80111dc:	db33      	blt.n	8011246 <__lshift+0xb6>
 80111de:	6920      	ldr	r0, [r4, #16]
 80111e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80111e4:	f104 0314 	add.w	r3, r4, #20
 80111e8:	f019 091f 	ands.w	r9, r9, #31
 80111ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80111f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80111f4:	d02b      	beq.n	801124e <__lshift+0xbe>
 80111f6:	f1c9 0e20 	rsb	lr, r9, #32
 80111fa:	468a      	mov	sl, r1
 80111fc:	2200      	movs	r2, #0
 80111fe:	6818      	ldr	r0, [r3, #0]
 8011200:	fa00 f009 	lsl.w	r0, r0, r9
 8011204:	4310      	orrs	r0, r2
 8011206:	f84a 0b04 	str.w	r0, [sl], #4
 801120a:	f853 2b04 	ldr.w	r2, [r3], #4
 801120e:	459c      	cmp	ip, r3
 8011210:	fa22 f20e 	lsr.w	r2, r2, lr
 8011214:	d8f3      	bhi.n	80111fe <__lshift+0x6e>
 8011216:	ebac 0304 	sub.w	r3, ip, r4
 801121a:	3b15      	subs	r3, #21
 801121c:	f023 0303 	bic.w	r3, r3, #3
 8011220:	3304      	adds	r3, #4
 8011222:	f104 0015 	add.w	r0, r4, #21
 8011226:	4584      	cmp	ip, r0
 8011228:	bf38      	it	cc
 801122a:	2304      	movcc	r3, #4
 801122c:	50ca      	str	r2, [r1, r3]
 801122e:	b10a      	cbz	r2, 8011234 <__lshift+0xa4>
 8011230:	f108 0602 	add.w	r6, r8, #2
 8011234:	3e01      	subs	r6, #1
 8011236:	4638      	mov	r0, r7
 8011238:	612e      	str	r6, [r5, #16]
 801123a:	4621      	mov	r1, r4
 801123c:	f7ff fdda 	bl	8010df4 <_Bfree>
 8011240:	4628      	mov	r0, r5
 8011242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011246:	f842 0f04 	str.w	r0, [r2, #4]!
 801124a:	3301      	adds	r3, #1
 801124c:	e7c5      	b.n	80111da <__lshift+0x4a>
 801124e:	3904      	subs	r1, #4
 8011250:	f853 2b04 	ldr.w	r2, [r3], #4
 8011254:	f841 2f04 	str.w	r2, [r1, #4]!
 8011258:	459c      	cmp	ip, r3
 801125a:	d8f9      	bhi.n	8011250 <__lshift+0xc0>
 801125c:	e7ea      	b.n	8011234 <__lshift+0xa4>
 801125e:	bf00      	nop
 8011260:	08012150 	.word	0x08012150
 8011264:	08012161 	.word	0x08012161

08011268 <__mcmp>:
 8011268:	690a      	ldr	r2, [r1, #16]
 801126a:	4603      	mov	r3, r0
 801126c:	6900      	ldr	r0, [r0, #16]
 801126e:	1a80      	subs	r0, r0, r2
 8011270:	b530      	push	{r4, r5, lr}
 8011272:	d10e      	bne.n	8011292 <__mcmp+0x2a>
 8011274:	3314      	adds	r3, #20
 8011276:	3114      	adds	r1, #20
 8011278:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801127c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011280:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011284:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011288:	4295      	cmp	r5, r2
 801128a:	d003      	beq.n	8011294 <__mcmp+0x2c>
 801128c:	d205      	bcs.n	801129a <__mcmp+0x32>
 801128e:	f04f 30ff 	mov.w	r0, #4294967295
 8011292:	bd30      	pop	{r4, r5, pc}
 8011294:	42a3      	cmp	r3, r4
 8011296:	d3f3      	bcc.n	8011280 <__mcmp+0x18>
 8011298:	e7fb      	b.n	8011292 <__mcmp+0x2a>
 801129a:	2001      	movs	r0, #1
 801129c:	e7f9      	b.n	8011292 <__mcmp+0x2a>
	...

080112a0 <__mdiff>:
 80112a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112a4:	4689      	mov	r9, r1
 80112a6:	4606      	mov	r6, r0
 80112a8:	4611      	mov	r1, r2
 80112aa:	4648      	mov	r0, r9
 80112ac:	4614      	mov	r4, r2
 80112ae:	f7ff ffdb 	bl	8011268 <__mcmp>
 80112b2:	1e05      	subs	r5, r0, #0
 80112b4:	d112      	bne.n	80112dc <__mdiff+0x3c>
 80112b6:	4629      	mov	r1, r5
 80112b8:	4630      	mov	r0, r6
 80112ba:	f7ff fd5b 	bl	8010d74 <_Balloc>
 80112be:	4602      	mov	r2, r0
 80112c0:	b928      	cbnz	r0, 80112ce <__mdiff+0x2e>
 80112c2:	4b3f      	ldr	r3, [pc, #252]	@ (80113c0 <__mdiff+0x120>)
 80112c4:	f240 2137 	movw	r1, #567	@ 0x237
 80112c8:	483e      	ldr	r0, [pc, #248]	@ (80113c4 <__mdiff+0x124>)
 80112ca:	f000 fb11 	bl	80118f0 <__assert_func>
 80112ce:	2301      	movs	r3, #1
 80112d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80112d4:	4610      	mov	r0, r2
 80112d6:	b003      	add	sp, #12
 80112d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112dc:	bfbc      	itt	lt
 80112de:	464b      	movlt	r3, r9
 80112e0:	46a1      	movlt	r9, r4
 80112e2:	4630      	mov	r0, r6
 80112e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80112e8:	bfba      	itte	lt
 80112ea:	461c      	movlt	r4, r3
 80112ec:	2501      	movlt	r5, #1
 80112ee:	2500      	movge	r5, #0
 80112f0:	f7ff fd40 	bl	8010d74 <_Balloc>
 80112f4:	4602      	mov	r2, r0
 80112f6:	b918      	cbnz	r0, 8011300 <__mdiff+0x60>
 80112f8:	4b31      	ldr	r3, [pc, #196]	@ (80113c0 <__mdiff+0x120>)
 80112fa:	f240 2145 	movw	r1, #581	@ 0x245
 80112fe:	e7e3      	b.n	80112c8 <__mdiff+0x28>
 8011300:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011304:	6926      	ldr	r6, [r4, #16]
 8011306:	60c5      	str	r5, [r0, #12]
 8011308:	f109 0310 	add.w	r3, r9, #16
 801130c:	f109 0514 	add.w	r5, r9, #20
 8011310:	f104 0e14 	add.w	lr, r4, #20
 8011314:	f100 0b14 	add.w	fp, r0, #20
 8011318:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801131c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011320:	9301      	str	r3, [sp, #4]
 8011322:	46d9      	mov	r9, fp
 8011324:	f04f 0c00 	mov.w	ip, #0
 8011328:	9b01      	ldr	r3, [sp, #4]
 801132a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801132e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011332:	9301      	str	r3, [sp, #4]
 8011334:	fa1f f38a 	uxth.w	r3, sl
 8011338:	4619      	mov	r1, r3
 801133a:	b283      	uxth	r3, r0
 801133c:	1acb      	subs	r3, r1, r3
 801133e:	0c00      	lsrs	r0, r0, #16
 8011340:	4463      	add	r3, ip
 8011342:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011346:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801134a:	b29b      	uxth	r3, r3
 801134c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011350:	4576      	cmp	r6, lr
 8011352:	f849 3b04 	str.w	r3, [r9], #4
 8011356:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801135a:	d8e5      	bhi.n	8011328 <__mdiff+0x88>
 801135c:	1b33      	subs	r3, r6, r4
 801135e:	3b15      	subs	r3, #21
 8011360:	f023 0303 	bic.w	r3, r3, #3
 8011364:	3415      	adds	r4, #21
 8011366:	3304      	adds	r3, #4
 8011368:	42a6      	cmp	r6, r4
 801136a:	bf38      	it	cc
 801136c:	2304      	movcc	r3, #4
 801136e:	441d      	add	r5, r3
 8011370:	445b      	add	r3, fp
 8011372:	461e      	mov	r6, r3
 8011374:	462c      	mov	r4, r5
 8011376:	4544      	cmp	r4, r8
 8011378:	d30e      	bcc.n	8011398 <__mdiff+0xf8>
 801137a:	f108 0103 	add.w	r1, r8, #3
 801137e:	1b49      	subs	r1, r1, r5
 8011380:	f021 0103 	bic.w	r1, r1, #3
 8011384:	3d03      	subs	r5, #3
 8011386:	45a8      	cmp	r8, r5
 8011388:	bf38      	it	cc
 801138a:	2100      	movcc	r1, #0
 801138c:	440b      	add	r3, r1
 801138e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011392:	b191      	cbz	r1, 80113ba <__mdiff+0x11a>
 8011394:	6117      	str	r7, [r2, #16]
 8011396:	e79d      	b.n	80112d4 <__mdiff+0x34>
 8011398:	f854 1b04 	ldr.w	r1, [r4], #4
 801139c:	46e6      	mov	lr, ip
 801139e:	0c08      	lsrs	r0, r1, #16
 80113a0:	fa1c fc81 	uxtah	ip, ip, r1
 80113a4:	4471      	add	r1, lr
 80113a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80113aa:	b289      	uxth	r1, r1
 80113ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80113b0:	f846 1b04 	str.w	r1, [r6], #4
 80113b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80113b8:	e7dd      	b.n	8011376 <__mdiff+0xd6>
 80113ba:	3f01      	subs	r7, #1
 80113bc:	e7e7      	b.n	801138e <__mdiff+0xee>
 80113be:	bf00      	nop
 80113c0:	08012150 	.word	0x08012150
 80113c4:	08012161 	.word	0x08012161

080113c8 <__d2b>:
 80113c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80113cc:	460f      	mov	r7, r1
 80113ce:	2101      	movs	r1, #1
 80113d0:	ec59 8b10 	vmov	r8, r9, d0
 80113d4:	4616      	mov	r6, r2
 80113d6:	f7ff fccd 	bl	8010d74 <_Balloc>
 80113da:	4604      	mov	r4, r0
 80113dc:	b930      	cbnz	r0, 80113ec <__d2b+0x24>
 80113de:	4602      	mov	r2, r0
 80113e0:	4b23      	ldr	r3, [pc, #140]	@ (8011470 <__d2b+0xa8>)
 80113e2:	4824      	ldr	r0, [pc, #144]	@ (8011474 <__d2b+0xac>)
 80113e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80113e8:	f000 fa82 	bl	80118f0 <__assert_func>
 80113ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80113f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80113f4:	b10d      	cbz	r5, 80113fa <__d2b+0x32>
 80113f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80113fa:	9301      	str	r3, [sp, #4]
 80113fc:	f1b8 0300 	subs.w	r3, r8, #0
 8011400:	d023      	beq.n	801144a <__d2b+0x82>
 8011402:	4668      	mov	r0, sp
 8011404:	9300      	str	r3, [sp, #0]
 8011406:	f7ff fd7c 	bl	8010f02 <__lo0bits>
 801140a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801140e:	b1d0      	cbz	r0, 8011446 <__d2b+0x7e>
 8011410:	f1c0 0320 	rsb	r3, r0, #32
 8011414:	fa02 f303 	lsl.w	r3, r2, r3
 8011418:	430b      	orrs	r3, r1
 801141a:	40c2      	lsrs	r2, r0
 801141c:	6163      	str	r3, [r4, #20]
 801141e:	9201      	str	r2, [sp, #4]
 8011420:	9b01      	ldr	r3, [sp, #4]
 8011422:	61a3      	str	r3, [r4, #24]
 8011424:	2b00      	cmp	r3, #0
 8011426:	bf0c      	ite	eq
 8011428:	2201      	moveq	r2, #1
 801142a:	2202      	movne	r2, #2
 801142c:	6122      	str	r2, [r4, #16]
 801142e:	b1a5      	cbz	r5, 801145a <__d2b+0x92>
 8011430:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011434:	4405      	add	r5, r0
 8011436:	603d      	str	r5, [r7, #0]
 8011438:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801143c:	6030      	str	r0, [r6, #0]
 801143e:	4620      	mov	r0, r4
 8011440:	b003      	add	sp, #12
 8011442:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011446:	6161      	str	r1, [r4, #20]
 8011448:	e7ea      	b.n	8011420 <__d2b+0x58>
 801144a:	a801      	add	r0, sp, #4
 801144c:	f7ff fd59 	bl	8010f02 <__lo0bits>
 8011450:	9b01      	ldr	r3, [sp, #4]
 8011452:	6163      	str	r3, [r4, #20]
 8011454:	3020      	adds	r0, #32
 8011456:	2201      	movs	r2, #1
 8011458:	e7e8      	b.n	801142c <__d2b+0x64>
 801145a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801145e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011462:	6038      	str	r0, [r7, #0]
 8011464:	6918      	ldr	r0, [r3, #16]
 8011466:	f7ff fd2d 	bl	8010ec4 <__hi0bits>
 801146a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801146e:	e7e5      	b.n	801143c <__d2b+0x74>
 8011470:	08012150 	.word	0x08012150
 8011474:	08012161 	.word	0x08012161

08011478 <__ssputs_r>:
 8011478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801147c:	688e      	ldr	r6, [r1, #8]
 801147e:	461f      	mov	r7, r3
 8011480:	42be      	cmp	r6, r7
 8011482:	680b      	ldr	r3, [r1, #0]
 8011484:	4682      	mov	sl, r0
 8011486:	460c      	mov	r4, r1
 8011488:	4690      	mov	r8, r2
 801148a:	d82d      	bhi.n	80114e8 <__ssputs_r+0x70>
 801148c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011490:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011494:	d026      	beq.n	80114e4 <__ssputs_r+0x6c>
 8011496:	6965      	ldr	r5, [r4, #20]
 8011498:	6909      	ldr	r1, [r1, #16]
 801149a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801149e:	eba3 0901 	sub.w	r9, r3, r1
 80114a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80114a6:	1c7b      	adds	r3, r7, #1
 80114a8:	444b      	add	r3, r9
 80114aa:	106d      	asrs	r5, r5, #1
 80114ac:	429d      	cmp	r5, r3
 80114ae:	bf38      	it	cc
 80114b0:	461d      	movcc	r5, r3
 80114b2:	0553      	lsls	r3, r2, #21
 80114b4:	d527      	bpl.n	8011506 <__ssputs_r+0x8e>
 80114b6:	4629      	mov	r1, r5
 80114b8:	f7ff fbd0 	bl	8010c5c <_malloc_r>
 80114bc:	4606      	mov	r6, r0
 80114be:	b360      	cbz	r0, 801151a <__ssputs_r+0xa2>
 80114c0:	6921      	ldr	r1, [r4, #16]
 80114c2:	464a      	mov	r2, r9
 80114c4:	f000 fa06 	bl	80118d4 <memcpy>
 80114c8:	89a3      	ldrh	r3, [r4, #12]
 80114ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80114ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114d2:	81a3      	strh	r3, [r4, #12]
 80114d4:	6126      	str	r6, [r4, #16]
 80114d6:	6165      	str	r5, [r4, #20]
 80114d8:	444e      	add	r6, r9
 80114da:	eba5 0509 	sub.w	r5, r5, r9
 80114de:	6026      	str	r6, [r4, #0]
 80114e0:	60a5      	str	r5, [r4, #8]
 80114e2:	463e      	mov	r6, r7
 80114e4:	42be      	cmp	r6, r7
 80114e6:	d900      	bls.n	80114ea <__ssputs_r+0x72>
 80114e8:	463e      	mov	r6, r7
 80114ea:	6820      	ldr	r0, [r4, #0]
 80114ec:	4632      	mov	r2, r6
 80114ee:	4641      	mov	r1, r8
 80114f0:	f000 f9c6 	bl	8011880 <memmove>
 80114f4:	68a3      	ldr	r3, [r4, #8]
 80114f6:	1b9b      	subs	r3, r3, r6
 80114f8:	60a3      	str	r3, [r4, #8]
 80114fa:	6823      	ldr	r3, [r4, #0]
 80114fc:	4433      	add	r3, r6
 80114fe:	6023      	str	r3, [r4, #0]
 8011500:	2000      	movs	r0, #0
 8011502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011506:	462a      	mov	r2, r5
 8011508:	f000 fa36 	bl	8011978 <_realloc_r>
 801150c:	4606      	mov	r6, r0
 801150e:	2800      	cmp	r0, #0
 8011510:	d1e0      	bne.n	80114d4 <__ssputs_r+0x5c>
 8011512:	6921      	ldr	r1, [r4, #16]
 8011514:	4650      	mov	r0, sl
 8011516:	f7ff fb2d 	bl	8010b74 <_free_r>
 801151a:	230c      	movs	r3, #12
 801151c:	f8ca 3000 	str.w	r3, [sl]
 8011520:	89a3      	ldrh	r3, [r4, #12]
 8011522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011526:	81a3      	strh	r3, [r4, #12]
 8011528:	f04f 30ff 	mov.w	r0, #4294967295
 801152c:	e7e9      	b.n	8011502 <__ssputs_r+0x8a>
	...

08011530 <_svfiprintf_r>:
 8011530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011534:	4698      	mov	r8, r3
 8011536:	898b      	ldrh	r3, [r1, #12]
 8011538:	061b      	lsls	r3, r3, #24
 801153a:	b09d      	sub	sp, #116	@ 0x74
 801153c:	4607      	mov	r7, r0
 801153e:	460d      	mov	r5, r1
 8011540:	4614      	mov	r4, r2
 8011542:	d510      	bpl.n	8011566 <_svfiprintf_r+0x36>
 8011544:	690b      	ldr	r3, [r1, #16]
 8011546:	b973      	cbnz	r3, 8011566 <_svfiprintf_r+0x36>
 8011548:	2140      	movs	r1, #64	@ 0x40
 801154a:	f7ff fb87 	bl	8010c5c <_malloc_r>
 801154e:	6028      	str	r0, [r5, #0]
 8011550:	6128      	str	r0, [r5, #16]
 8011552:	b930      	cbnz	r0, 8011562 <_svfiprintf_r+0x32>
 8011554:	230c      	movs	r3, #12
 8011556:	603b      	str	r3, [r7, #0]
 8011558:	f04f 30ff 	mov.w	r0, #4294967295
 801155c:	b01d      	add	sp, #116	@ 0x74
 801155e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011562:	2340      	movs	r3, #64	@ 0x40
 8011564:	616b      	str	r3, [r5, #20]
 8011566:	2300      	movs	r3, #0
 8011568:	9309      	str	r3, [sp, #36]	@ 0x24
 801156a:	2320      	movs	r3, #32
 801156c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011570:	f8cd 800c 	str.w	r8, [sp, #12]
 8011574:	2330      	movs	r3, #48	@ 0x30
 8011576:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011714 <_svfiprintf_r+0x1e4>
 801157a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801157e:	f04f 0901 	mov.w	r9, #1
 8011582:	4623      	mov	r3, r4
 8011584:	469a      	mov	sl, r3
 8011586:	f813 2b01 	ldrb.w	r2, [r3], #1
 801158a:	b10a      	cbz	r2, 8011590 <_svfiprintf_r+0x60>
 801158c:	2a25      	cmp	r2, #37	@ 0x25
 801158e:	d1f9      	bne.n	8011584 <_svfiprintf_r+0x54>
 8011590:	ebba 0b04 	subs.w	fp, sl, r4
 8011594:	d00b      	beq.n	80115ae <_svfiprintf_r+0x7e>
 8011596:	465b      	mov	r3, fp
 8011598:	4622      	mov	r2, r4
 801159a:	4629      	mov	r1, r5
 801159c:	4638      	mov	r0, r7
 801159e:	f7ff ff6b 	bl	8011478 <__ssputs_r>
 80115a2:	3001      	adds	r0, #1
 80115a4:	f000 80a7 	beq.w	80116f6 <_svfiprintf_r+0x1c6>
 80115a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80115aa:	445a      	add	r2, fp
 80115ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80115ae:	f89a 3000 	ldrb.w	r3, [sl]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	f000 809f 	beq.w	80116f6 <_svfiprintf_r+0x1c6>
 80115b8:	2300      	movs	r3, #0
 80115ba:	f04f 32ff 	mov.w	r2, #4294967295
 80115be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115c2:	f10a 0a01 	add.w	sl, sl, #1
 80115c6:	9304      	str	r3, [sp, #16]
 80115c8:	9307      	str	r3, [sp, #28]
 80115ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80115ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80115d0:	4654      	mov	r4, sl
 80115d2:	2205      	movs	r2, #5
 80115d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115d8:	484e      	ldr	r0, [pc, #312]	@ (8011714 <_svfiprintf_r+0x1e4>)
 80115da:	f7ee fe81 	bl	80002e0 <memchr>
 80115de:	9a04      	ldr	r2, [sp, #16]
 80115e0:	b9d8      	cbnz	r0, 801161a <_svfiprintf_r+0xea>
 80115e2:	06d0      	lsls	r0, r2, #27
 80115e4:	bf44      	itt	mi
 80115e6:	2320      	movmi	r3, #32
 80115e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115ec:	0711      	lsls	r1, r2, #28
 80115ee:	bf44      	itt	mi
 80115f0:	232b      	movmi	r3, #43	@ 0x2b
 80115f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115f6:	f89a 3000 	ldrb.w	r3, [sl]
 80115fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80115fc:	d015      	beq.n	801162a <_svfiprintf_r+0xfa>
 80115fe:	9a07      	ldr	r2, [sp, #28]
 8011600:	4654      	mov	r4, sl
 8011602:	2000      	movs	r0, #0
 8011604:	f04f 0c0a 	mov.w	ip, #10
 8011608:	4621      	mov	r1, r4
 801160a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801160e:	3b30      	subs	r3, #48	@ 0x30
 8011610:	2b09      	cmp	r3, #9
 8011612:	d94b      	bls.n	80116ac <_svfiprintf_r+0x17c>
 8011614:	b1b0      	cbz	r0, 8011644 <_svfiprintf_r+0x114>
 8011616:	9207      	str	r2, [sp, #28]
 8011618:	e014      	b.n	8011644 <_svfiprintf_r+0x114>
 801161a:	eba0 0308 	sub.w	r3, r0, r8
 801161e:	fa09 f303 	lsl.w	r3, r9, r3
 8011622:	4313      	orrs	r3, r2
 8011624:	9304      	str	r3, [sp, #16]
 8011626:	46a2      	mov	sl, r4
 8011628:	e7d2      	b.n	80115d0 <_svfiprintf_r+0xa0>
 801162a:	9b03      	ldr	r3, [sp, #12]
 801162c:	1d19      	adds	r1, r3, #4
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	9103      	str	r1, [sp, #12]
 8011632:	2b00      	cmp	r3, #0
 8011634:	bfbb      	ittet	lt
 8011636:	425b      	neglt	r3, r3
 8011638:	f042 0202 	orrlt.w	r2, r2, #2
 801163c:	9307      	strge	r3, [sp, #28]
 801163e:	9307      	strlt	r3, [sp, #28]
 8011640:	bfb8      	it	lt
 8011642:	9204      	strlt	r2, [sp, #16]
 8011644:	7823      	ldrb	r3, [r4, #0]
 8011646:	2b2e      	cmp	r3, #46	@ 0x2e
 8011648:	d10a      	bne.n	8011660 <_svfiprintf_r+0x130>
 801164a:	7863      	ldrb	r3, [r4, #1]
 801164c:	2b2a      	cmp	r3, #42	@ 0x2a
 801164e:	d132      	bne.n	80116b6 <_svfiprintf_r+0x186>
 8011650:	9b03      	ldr	r3, [sp, #12]
 8011652:	1d1a      	adds	r2, r3, #4
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	9203      	str	r2, [sp, #12]
 8011658:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801165c:	3402      	adds	r4, #2
 801165e:	9305      	str	r3, [sp, #20]
 8011660:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011724 <_svfiprintf_r+0x1f4>
 8011664:	7821      	ldrb	r1, [r4, #0]
 8011666:	2203      	movs	r2, #3
 8011668:	4650      	mov	r0, sl
 801166a:	f7ee fe39 	bl	80002e0 <memchr>
 801166e:	b138      	cbz	r0, 8011680 <_svfiprintf_r+0x150>
 8011670:	9b04      	ldr	r3, [sp, #16]
 8011672:	eba0 000a 	sub.w	r0, r0, sl
 8011676:	2240      	movs	r2, #64	@ 0x40
 8011678:	4082      	lsls	r2, r0
 801167a:	4313      	orrs	r3, r2
 801167c:	3401      	adds	r4, #1
 801167e:	9304      	str	r3, [sp, #16]
 8011680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011684:	4824      	ldr	r0, [pc, #144]	@ (8011718 <_svfiprintf_r+0x1e8>)
 8011686:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801168a:	2206      	movs	r2, #6
 801168c:	f7ee fe28 	bl	80002e0 <memchr>
 8011690:	2800      	cmp	r0, #0
 8011692:	d036      	beq.n	8011702 <_svfiprintf_r+0x1d2>
 8011694:	4b21      	ldr	r3, [pc, #132]	@ (801171c <_svfiprintf_r+0x1ec>)
 8011696:	bb1b      	cbnz	r3, 80116e0 <_svfiprintf_r+0x1b0>
 8011698:	9b03      	ldr	r3, [sp, #12]
 801169a:	3307      	adds	r3, #7
 801169c:	f023 0307 	bic.w	r3, r3, #7
 80116a0:	3308      	adds	r3, #8
 80116a2:	9303      	str	r3, [sp, #12]
 80116a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116a6:	4433      	add	r3, r6
 80116a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80116aa:	e76a      	b.n	8011582 <_svfiprintf_r+0x52>
 80116ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80116b0:	460c      	mov	r4, r1
 80116b2:	2001      	movs	r0, #1
 80116b4:	e7a8      	b.n	8011608 <_svfiprintf_r+0xd8>
 80116b6:	2300      	movs	r3, #0
 80116b8:	3401      	adds	r4, #1
 80116ba:	9305      	str	r3, [sp, #20]
 80116bc:	4619      	mov	r1, r3
 80116be:	f04f 0c0a 	mov.w	ip, #10
 80116c2:	4620      	mov	r0, r4
 80116c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116c8:	3a30      	subs	r2, #48	@ 0x30
 80116ca:	2a09      	cmp	r2, #9
 80116cc:	d903      	bls.n	80116d6 <_svfiprintf_r+0x1a6>
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d0c6      	beq.n	8011660 <_svfiprintf_r+0x130>
 80116d2:	9105      	str	r1, [sp, #20]
 80116d4:	e7c4      	b.n	8011660 <_svfiprintf_r+0x130>
 80116d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80116da:	4604      	mov	r4, r0
 80116dc:	2301      	movs	r3, #1
 80116de:	e7f0      	b.n	80116c2 <_svfiprintf_r+0x192>
 80116e0:	ab03      	add	r3, sp, #12
 80116e2:	9300      	str	r3, [sp, #0]
 80116e4:	462a      	mov	r2, r5
 80116e6:	4b0e      	ldr	r3, [pc, #56]	@ (8011720 <_svfiprintf_r+0x1f0>)
 80116e8:	a904      	add	r1, sp, #16
 80116ea:	4638      	mov	r0, r7
 80116ec:	f7fd ff14 	bl	800f518 <_printf_float>
 80116f0:	1c42      	adds	r2, r0, #1
 80116f2:	4606      	mov	r6, r0
 80116f4:	d1d6      	bne.n	80116a4 <_svfiprintf_r+0x174>
 80116f6:	89ab      	ldrh	r3, [r5, #12]
 80116f8:	065b      	lsls	r3, r3, #25
 80116fa:	f53f af2d 	bmi.w	8011558 <_svfiprintf_r+0x28>
 80116fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011700:	e72c      	b.n	801155c <_svfiprintf_r+0x2c>
 8011702:	ab03      	add	r3, sp, #12
 8011704:	9300      	str	r3, [sp, #0]
 8011706:	462a      	mov	r2, r5
 8011708:	4b05      	ldr	r3, [pc, #20]	@ (8011720 <_svfiprintf_r+0x1f0>)
 801170a:	a904      	add	r1, sp, #16
 801170c:	4638      	mov	r0, r7
 801170e:	f7fe f98b 	bl	800fa28 <_printf_i>
 8011712:	e7ed      	b.n	80116f0 <_svfiprintf_r+0x1c0>
 8011714:	080122b8 	.word	0x080122b8
 8011718:	080122c2 	.word	0x080122c2
 801171c:	0800f519 	.word	0x0800f519
 8011720:	08011479 	.word	0x08011479
 8011724:	080122be 	.word	0x080122be

08011728 <__sflush_r>:
 8011728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801172c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011730:	0716      	lsls	r6, r2, #28
 8011732:	4605      	mov	r5, r0
 8011734:	460c      	mov	r4, r1
 8011736:	d454      	bmi.n	80117e2 <__sflush_r+0xba>
 8011738:	684b      	ldr	r3, [r1, #4]
 801173a:	2b00      	cmp	r3, #0
 801173c:	dc02      	bgt.n	8011744 <__sflush_r+0x1c>
 801173e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011740:	2b00      	cmp	r3, #0
 8011742:	dd48      	ble.n	80117d6 <__sflush_r+0xae>
 8011744:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011746:	2e00      	cmp	r6, #0
 8011748:	d045      	beq.n	80117d6 <__sflush_r+0xae>
 801174a:	2300      	movs	r3, #0
 801174c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011750:	682f      	ldr	r7, [r5, #0]
 8011752:	6a21      	ldr	r1, [r4, #32]
 8011754:	602b      	str	r3, [r5, #0]
 8011756:	d030      	beq.n	80117ba <__sflush_r+0x92>
 8011758:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801175a:	89a3      	ldrh	r3, [r4, #12]
 801175c:	0759      	lsls	r1, r3, #29
 801175e:	d505      	bpl.n	801176c <__sflush_r+0x44>
 8011760:	6863      	ldr	r3, [r4, #4]
 8011762:	1ad2      	subs	r2, r2, r3
 8011764:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011766:	b10b      	cbz	r3, 801176c <__sflush_r+0x44>
 8011768:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801176a:	1ad2      	subs	r2, r2, r3
 801176c:	2300      	movs	r3, #0
 801176e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011770:	6a21      	ldr	r1, [r4, #32]
 8011772:	4628      	mov	r0, r5
 8011774:	47b0      	blx	r6
 8011776:	1c43      	adds	r3, r0, #1
 8011778:	89a3      	ldrh	r3, [r4, #12]
 801177a:	d106      	bne.n	801178a <__sflush_r+0x62>
 801177c:	6829      	ldr	r1, [r5, #0]
 801177e:	291d      	cmp	r1, #29
 8011780:	d82b      	bhi.n	80117da <__sflush_r+0xb2>
 8011782:	4a2a      	ldr	r2, [pc, #168]	@ (801182c <__sflush_r+0x104>)
 8011784:	410a      	asrs	r2, r1
 8011786:	07d6      	lsls	r6, r2, #31
 8011788:	d427      	bmi.n	80117da <__sflush_r+0xb2>
 801178a:	2200      	movs	r2, #0
 801178c:	6062      	str	r2, [r4, #4]
 801178e:	04d9      	lsls	r1, r3, #19
 8011790:	6922      	ldr	r2, [r4, #16]
 8011792:	6022      	str	r2, [r4, #0]
 8011794:	d504      	bpl.n	80117a0 <__sflush_r+0x78>
 8011796:	1c42      	adds	r2, r0, #1
 8011798:	d101      	bne.n	801179e <__sflush_r+0x76>
 801179a:	682b      	ldr	r3, [r5, #0]
 801179c:	b903      	cbnz	r3, 80117a0 <__sflush_r+0x78>
 801179e:	6560      	str	r0, [r4, #84]	@ 0x54
 80117a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80117a2:	602f      	str	r7, [r5, #0]
 80117a4:	b1b9      	cbz	r1, 80117d6 <__sflush_r+0xae>
 80117a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117aa:	4299      	cmp	r1, r3
 80117ac:	d002      	beq.n	80117b4 <__sflush_r+0x8c>
 80117ae:	4628      	mov	r0, r5
 80117b0:	f7ff f9e0 	bl	8010b74 <_free_r>
 80117b4:	2300      	movs	r3, #0
 80117b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80117b8:	e00d      	b.n	80117d6 <__sflush_r+0xae>
 80117ba:	2301      	movs	r3, #1
 80117bc:	4628      	mov	r0, r5
 80117be:	47b0      	blx	r6
 80117c0:	4602      	mov	r2, r0
 80117c2:	1c50      	adds	r0, r2, #1
 80117c4:	d1c9      	bne.n	801175a <__sflush_r+0x32>
 80117c6:	682b      	ldr	r3, [r5, #0]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d0c6      	beq.n	801175a <__sflush_r+0x32>
 80117cc:	2b1d      	cmp	r3, #29
 80117ce:	d001      	beq.n	80117d4 <__sflush_r+0xac>
 80117d0:	2b16      	cmp	r3, #22
 80117d2:	d11e      	bne.n	8011812 <__sflush_r+0xea>
 80117d4:	602f      	str	r7, [r5, #0]
 80117d6:	2000      	movs	r0, #0
 80117d8:	e022      	b.n	8011820 <__sflush_r+0xf8>
 80117da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117de:	b21b      	sxth	r3, r3
 80117e0:	e01b      	b.n	801181a <__sflush_r+0xf2>
 80117e2:	690f      	ldr	r7, [r1, #16]
 80117e4:	2f00      	cmp	r7, #0
 80117e6:	d0f6      	beq.n	80117d6 <__sflush_r+0xae>
 80117e8:	0793      	lsls	r3, r2, #30
 80117ea:	680e      	ldr	r6, [r1, #0]
 80117ec:	bf08      	it	eq
 80117ee:	694b      	ldreq	r3, [r1, #20]
 80117f0:	600f      	str	r7, [r1, #0]
 80117f2:	bf18      	it	ne
 80117f4:	2300      	movne	r3, #0
 80117f6:	eba6 0807 	sub.w	r8, r6, r7
 80117fa:	608b      	str	r3, [r1, #8]
 80117fc:	f1b8 0f00 	cmp.w	r8, #0
 8011800:	dde9      	ble.n	80117d6 <__sflush_r+0xae>
 8011802:	6a21      	ldr	r1, [r4, #32]
 8011804:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011806:	4643      	mov	r3, r8
 8011808:	463a      	mov	r2, r7
 801180a:	4628      	mov	r0, r5
 801180c:	47b0      	blx	r6
 801180e:	2800      	cmp	r0, #0
 8011810:	dc08      	bgt.n	8011824 <__sflush_r+0xfc>
 8011812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801181a:	81a3      	strh	r3, [r4, #12]
 801181c:	f04f 30ff 	mov.w	r0, #4294967295
 8011820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011824:	4407      	add	r7, r0
 8011826:	eba8 0800 	sub.w	r8, r8, r0
 801182a:	e7e7      	b.n	80117fc <__sflush_r+0xd4>
 801182c:	dfbffffe 	.word	0xdfbffffe

08011830 <_fflush_r>:
 8011830:	b538      	push	{r3, r4, r5, lr}
 8011832:	690b      	ldr	r3, [r1, #16]
 8011834:	4605      	mov	r5, r0
 8011836:	460c      	mov	r4, r1
 8011838:	b913      	cbnz	r3, 8011840 <_fflush_r+0x10>
 801183a:	2500      	movs	r5, #0
 801183c:	4628      	mov	r0, r5
 801183e:	bd38      	pop	{r3, r4, r5, pc}
 8011840:	b118      	cbz	r0, 801184a <_fflush_r+0x1a>
 8011842:	6a03      	ldr	r3, [r0, #32]
 8011844:	b90b      	cbnz	r3, 801184a <_fflush_r+0x1a>
 8011846:	f7fe fa9b 	bl	800fd80 <__sinit>
 801184a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801184e:	2b00      	cmp	r3, #0
 8011850:	d0f3      	beq.n	801183a <_fflush_r+0xa>
 8011852:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011854:	07d0      	lsls	r0, r2, #31
 8011856:	d404      	bmi.n	8011862 <_fflush_r+0x32>
 8011858:	0599      	lsls	r1, r3, #22
 801185a:	d402      	bmi.n	8011862 <_fflush_r+0x32>
 801185c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801185e:	f7fe fba6 	bl	800ffae <__retarget_lock_acquire_recursive>
 8011862:	4628      	mov	r0, r5
 8011864:	4621      	mov	r1, r4
 8011866:	f7ff ff5f 	bl	8011728 <__sflush_r>
 801186a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801186c:	07da      	lsls	r2, r3, #31
 801186e:	4605      	mov	r5, r0
 8011870:	d4e4      	bmi.n	801183c <_fflush_r+0xc>
 8011872:	89a3      	ldrh	r3, [r4, #12]
 8011874:	059b      	lsls	r3, r3, #22
 8011876:	d4e1      	bmi.n	801183c <_fflush_r+0xc>
 8011878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801187a:	f7fe fb99 	bl	800ffb0 <__retarget_lock_release_recursive>
 801187e:	e7dd      	b.n	801183c <_fflush_r+0xc>

08011880 <memmove>:
 8011880:	4288      	cmp	r0, r1
 8011882:	b510      	push	{r4, lr}
 8011884:	eb01 0402 	add.w	r4, r1, r2
 8011888:	d902      	bls.n	8011890 <memmove+0x10>
 801188a:	4284      	cmp	r4, r0
 801188c:	4623      	mov	r3, r4
 801188e:	d807      	bhi.n	80118a0 <memmove+0x20>
 8011890:	1e43      	subs	r3, r0, #1
 8011892:	42a1      	cmp	r1, r4
 8011894:	d008      	beq.n	80118a8 <memmove+0x28>
 8011896:	f811 2b01 	ldrb.w	r2, [r1], #1
 801189a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801189e:	e7f8      	b.n	8011892 <memmove+0x12>
 80118a0:	4402      	add	r2, r0
 80118a2:	4601      	mov	r1, r0
 80118a4:	428a      	cmp	r2, r1
 80118a6:	d100      	bne.n	80118aa <memmove+0x2a>
 80118a8:	bd10      	pop	{r4, pc}
 80118aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80118ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80118b2:	e7f7      	b.n	80118a4 <memmove+0x24>

080118b4 <_sbrk_r>:
 80118b4:	b538      	push	{r3, r4, r5, lr}
 80118b6:	4d06      	ldr	r5, [pc, #24]	@ (80118d0 <_sbrk_r+0x1c>)
 80118b8:	2300      	movs	r3, #0
 80118ba:	4604      	mov	r4, r0
 80118bc:	4608      	mov	r0, r1
 80118be:	602b      	str	r3, [r5, #0]
 80118c0:	f7ef fcf6 	bl	80012b0 <_sbrk>
 80118c4:	1c43      	adds	r3, r0, #1
 80118c6:	d102      	bne.n	80118ce <_sbrk_r+0x1a>
 80118c8:	682b      	ldr	r3, [r5, #0]
 80118ca:	b103      	cbz	r3, 80118ce <_sbrk_r+0x1a>
 80118cc:	6023      	str	r3, [r4, #0]
 80118ce:	bd38      	pop	{r3, r4, r5, pc}
 80118d0:	24002518 	.word	0x24002518

080118d4 <memcpy>:
 80118d4:	440a      	add	r2, r1
 80118d6:	4291      	cmp	r1, r2
 80118d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80118dc:	d100      	bne.n	80118e0 <memcpy+0xc>
 80118de:	4770      	bx	lr
 80118e0:	b510      	push	{r4, lr}
 80118e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118ea:	4291      	cmp	r1, r2
 80118ec:	d1f9      	bne.n	80118e2 <memcpy+0xe>
 80118ee:	bd10      	pop	{r4, pc}

080118f0 <__assert_func>:
 80118f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118f2:	4614      	mov	r4, r2
 80118f4:	461a      	mov	r2, r3
 80118f6:	4b09      	ldr	r3, [pc, #36]	@ (801191c <__assert_func+0x2c>)
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	4605      	mov	r5, r0
 80118fc:	68d8      	ldr	r0, [r3, #12]
 80118fe:	b954      	cbnz	r4, 8011916 <__assert_func+0x26>
 8011900:	4b07      	ldr	r3, [pc, #28]	@ (8011920 <__assert_func+0x30>)
 8011902:	461c      	mov	r4, r3
 8011904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011908:	9100      	str	r1, [sp, #0]
 801190a:	462b      	mov	r3, r5
 801190c:	4905      	ldr	r1, [pc, #20]	@ (8011924 <__assert_func+0x34>)
 801190e:	f000 f86f 	bl	80119f0 <fiprintf>
 8011912:	f000 f87f 	bl	8011a14 <abort>
 8011916:	4b04      	ldr	r3, [pc, #16]	@ (8011928 <__assert_func+0x38>)
 8011918:	e7f4      	b.n	8011904 <__assert_func+0x14>
 801191a:	bf00      	nop
 801191c:	2400012c 	.word	0x2400012c
 8011920:	0801230e 	.word	0x0801230e
 8011924:	080122e0 	.word	0x080122e0
 8011928:	080122d3 	.word	0x080122d3

0801192c <_calloc_r>:
 801192c:	b570      	push	{r4, r5, r6, lr}
 801192e:	fba1 5402 	umull	r5, r4, r1, r2
 8011932:	b93c      	cbnz	r4, 8011944 <_calloc_r+0x18>
 8011934:	4629      	mov	r1, r5
 8011936:	f7ff f991 	bl	8010c5c <_malloc_r>
 801193a:	4606      	mov	r6, r0
 801193c:	b928      	cbnz	r0, 801194a <_calloc_r+0x1e>
 801193e:	2600      	movs	r6, #0
 8011940:	4630      	mov	r0, r6
 8011942:	bd70      	pop	{r4, r5, r6, pc}
 8011944:	220c      	movs	r2, #12
 8011946:	6002      	str	r2, [r0, #0]
 8011948:	e7f9      	b.n	801193e <_calloc_r+0x12>
 801194a:	462a      	mov	r2, r5
 801194c:	4621      	mov	r1, r4
 801194e:	f7fe fab0 	bl	800feb2 <memset>
 8011952:	e7f5      	b.n	8011940 <_calloc_r+0x14>

08011954 <__ascii_mbtowc>:
 8011954:	b082      	sub	sp, #8
 8011956:	b901      	cbnz	r1, 801195a <__ascii_mbtowc+0x6>
 8011958:	a901      	add	r1, sp, #4
 801195a:	b142      	cbz	r2, 801196e <__ascii_mbtowc+0x1a>
 801195c:	b14b      	cbz	r3, 8011972 <__ascii_mbtowc+0x1e>
 801195e:	7813      	ldrb	r3, [r2, #0]
 8011960:	600b      	str	r3, [r1, #0]
 8011962:	7812      	ldrb	r2, [r2, #0]
 8011964:	1e10      	subs	r0, r2, #0
 8011966:	bf18      	it	ne
 8011968:	2001      	movne	r0, #1
 801196a:	b002      	add	sp, #8
 801196c:	4770      	bx	lr
 801196e:	4610      	mov	r0, r2
 8011970:	e7fb      	b.n	801196a <__ascii_mbtowc+0x16>
 8011972:	f06f 0001 	mvn.w	r0, #1
 8011976:	e7f8      	b.n	801196a <__ascii_mbtowc+0x16>

08011978 <_realloc_r>:
 8011978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801197c:	4680      	mov	r8, r0
 801197e:	4615      	mov	r5, r2
 8011980:	460c      	mov	r4, r1
 8011982:	b921      	cbnz	r1, 801198e <_realloc_r+0x16>
 8011984:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011988:	4611      	mov	r1, r2
 801198a:	f7ff b967 	b.w	8010c5c <_malloc_r>
 801198e:	b92a      	cbnz	r2, 801199c <_realloc_r+0x24>
 8011990:	f7ff f8f0 	bl	8010b74 <_free_r>
 8011994:	2400      	movs	r4, #0
 8011996:	4620      	mov	r0, r4
 8011998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801199c:	f000 f841 	bl	8011a22 <_malloc_usable_size_r>
 80119a0:	4285      	cmp	r5, r0
 80119a2:	4606      	mov	r6, r0
 80119a4:	d802      	bhi.n	80119ac <_realloc_r+0x34>
 80119a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80119aa:	d8f4      	bhi.n	8011996 <_realloc_r+0x1e>
 80119ac:	4629      	mov	r1, r5
 80119ae:	4640      	mov	r0, r8
 80119b0:	f7ff f954 	bl	8010c5c <_malloc_r>
 80119b4:	4607      	mov	r7, r0
 80119b6:	2800      	cmp	r0, #0
 80119b8:	d0ec      	beq.n	8011994 <_realloc_r+0x1c>
 80119ba:	42b5      	cmp	r5, r6
 80119bc:	462a      	mov	r2, r5
 80119be:	4621      	mov	r1, r4
 80119c0:	bf28      	it	cs
 80119c2:	4632      	movcs	r2, r6
 80119c4:	f7ff ff86 	bl	80118d4 <memcpy>
 80119c8:	4621      	mov	r1, r4
 80119ca:	4640      	mov	r0, r8
 80119cc:	f7ff f8d2 	bl	8010b74 <_free_r>
 80119d0:	463c      	mov	r4, r7
 80119d2:	e7e0      	b.n	8011996 <_realloc_r+0x1e>

080119d4 <__ascii_wctomb>:
 80119d4:	4603      	mov	r3, r0
 80119d6:	4608      	mov	r0, r1
 80119d8:	b141      	cbz	r1, 80119ec <__ascii_wctomb+0x18>
 80119da:	2aff      	cmp	r2, #255	@ 0xff
 80119dc:	d904      	bls.n	80119e8 <__ascii_wctomb+0x14>
 80119de:	228a      	movs	r2, #138	@ 0x8a
 80119e0:	601a      	str	r2, [r3, #0]
 80119e2:	f04f 30ff 	mov.w	r0, #4294967295
 80119e6:	4770      	bx	lr
 80119e8:	700a      	strb	r2, [r1, #0]
 80119ea:	2001      	movs	r0, #1
 80119ec:	4770      	bx	lr
	...

080119f0 <fiprintf>:
 80119f0:	b40e      	push	{r1, r2, r3}
 80119f2:	b503      	push	{r0, r1, lr}
 80119f4:	4601      	mov	r1, r0
 80119f6:	ab03      	add	r3, sp, #12
 80119f8:	4805      	ldr	r0, [pc, #20]	@ (8011a10 <fiprintf+0x20>)
 80119fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80119fe:	6800      	ldr	r0, [r0, #0]
 8011a00:	9301      	str	r3, [sp, #4]
 8011a02:	f000 f83f 	bl	8011a84 <_vfiprintf_r>
 8011a06:	b002      	add	sp, #8
 8011a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a0c:	b003      	add	sp, #12
 8011a0e:	4770      	bx	lr
 8011a10:	2400012c 	.word	0x2400012c

08011a14 <abort>:
 8011a14:	b508      	push	{r3, lr}
 8011a16:	2006      	movs	r0, #6
 8011a18:	f000 fa08 	bl	8011e2c <raise>
 8011a1c:	2001      	movs	r0, #1
 8011a1e:	f7ef fbcf 	bl	80011c0 <_exit>

08011a22 <_malloc_usable_size_r>:
 8011a22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a26:	1f18      	subs	r0, r3, #4
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	bfbc      	itt	lt
 8011a2c:	580b      	ldrlt	r3, [r1, r0]
 8011a2e:	18c0      	addlt	r0, r0, r3
 8011a30:	4770      	bx	lr

08011a32 <__sfputc_r>:
 8011a32:	6893      	ldr	r3, [r2, #8]
 8011a34:	3b01      	subs	r3, #1
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	b410      	push	{r4}
 8011a3a:	6093      	str	r3, [r2, #8]
 8011a3c:	da08      	bge.n	8011a50 <__sfputc_r+0x1e>
 8011a3e:	6994      	ldr	r4, [r2, #24]
 8011a40:	42a3      	cmp	r3, r4
 8011a42:	db01      	blt.n	8011a48 <__sfputc_r+0x16>
 8011a44:	290a      	cmp	r1, #10
 8011a46:	d103      	bne.n	8011a50 <__sfputc_r+0x1e>
 8011a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a4c:	f000 b932 	b.w	8011cb4 <__swbuf_r>
 8011a50:	6813      	ldr	r3, [r2, #0]
 8011a52:	1c58      	adds	r0, r3, #1
 8011a54:	6010      	str	r0, [r2, #0]
 8011a56:	7019      	strb	r1, [r3, #0]
 8011a58:	4608      	mov	r0, r1
 8011a5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a5e:	4770      	bx	lr

08011a60 <__sfputs_r>:
 8011a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a62:	4606      	mov	r6, r0
 8011a64:	460f      	mov	r7, r1
 8011a66:	4614      	mov	r4, r2
 8011a68:	18d5      	adds	r5, r2, r3
 8011a6a:	42ac      	cmp	r4, r5
 8011a6c:	d101      	bne.n	8011a72 <__sfputs_r+0x12>
 8011a6e:	2000      	movs	r0, #0
 8011a70:	e007      	b.n	8011a82 <__sfputs_r+0x22>
 8011a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a76:	463a      	mov	r2, r7
 8011a78:	4630      	mov	r0, r6
 8011a7a:	f7ff ffda 	bl	8011a32 <__sfputc_r>
 8011a7e:	1c43      	adds	r3, r0, #1
 8011a80:	d1f3      	bne.n	8011a6a <__sfputs_r+0xa>
 8011a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011a84 <_vfiprintf_r>:
 8011a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a88:	460d      	mov	r5, r1
 8011a8a:	b09d      	sub	sp, #116	@ 0x74
 8011a8c:	4614      	mov	r4, r2
 8011a8e:	4698      	mov	r8, r3
 8011a90:	4606      	mov	r6, r0
 8011a92:	b118      	cbz	r0, 8011a9c <_vfiprintf_r+0x18>
 8011a94:	6a03      	ldr	r3, [r0, #32]
 8011a96:	b90b      	cbnz	r3, 8011a9c <_vfiprintf_r+0x18>
 8011a98:	f7fe f972 	bl	800fd80 <__sinit>
 8011a9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a9e:	07d9      	lsls	r1, r3, #31
 8011aa0:	d405      	bmi.n	8011aae <_vfiprintf_r+0x2a>
 8011aa2:	89ab      	ldrh	r3, [r5, #12]
 8011aa4:	059a      	lsls	r2, r3, #22
 8011aa6:	d402      	bmi.n	8011aae <_vfiprintf_r+0x2a>
 8011aa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011aaa:	f7fe fa80 	bl	800ffae <__retarget_lock_acquire_recursive>
 8011aae:	89ab      	ldrh	r3, [r5, #12]
 8011ab0:	071b      	lsls	r3, r3, #28
 8011ab2:	d501      	bpl.n	8011ab8 <_vfiprintf_r+0x34>
 8011ab4:	692b      	ldr	r3, [r5, #16]
 8011ab6:	b99b      	cbnz	r3, 8011ae0 <_vfiprintf_r+0x5c>
 8011ab8:	4629      	mov	r1, r5
 8011aba:	4630      	mov	r0, r6
 8011abc:	f000 f938 	bl	8011d30 <__swsetup_r>
 8011ac0:	b170      	cbz	r0, 8011ae0 <_vfiprintf_r+0x5c>
 8011ac2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ac4:	07dc      	lsls	r4, r3, #31
 8011ac6:	d504      	bpl.n	8011ad2 <_vfiprintf_r+0x4e>
 8011ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8011acc:	b01d      	add	sp, #116	@ 0x74
 8011ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ad2:	89ab      	ldrh	r3, [r5, #12]
 8011ad4:	0598      	lsls	r0, r3, #22
 8011ad6:	d4f7      	bmi.n	8011ac8 <_vfiprintf_r+0x44>
 8011ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ada:	f7fe fa69 	bl	800ffb0 <__retarget_lock_release_recursive>
 8011ade:	e7f3      	b.n	8011ac8 <_vfiprintf_r+0x44>
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ae4:	2320      	movs	r3, #32
 8011ae6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011aea:	f8cd 800c 	str.w	r8, [sp, #12]
 8011aee:	2330      	movs	r3, #48	@ 0x30
 8011af0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011ca0 <_vfiprintf_r+0x21c>
 8011af4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011af8:	f04f 0901 	mov.w	r9, #1
 8011afc:	4623      	mov	r3, r4
 8011afe:	469a      	mov	sl, r3
 8011b00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b04:	b10a      	cbz	r2, 8011b0a <_vfiprintf_r+0x86>
 8011b06:	2a25      	cmp	r2, #37	@ 0x25
 8011b08:	d1f9      	bne.n	8011afe <_vfiprintf_r+0x7a>
 8011b0a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b0e:	d00b      	beq.n	8011b28 <_vfiprintf_r+0xa4>
 8011b10:	465b      	mov	r3, fp
 8011b12:	4622      	mov	r2, r4
 8011b14:	4629      	mov	r1, r5
 8011b16:	4630      	mov	r0, r6
 8011b18:	f7ff ffa2 	bl	8011a60 <__sfputs_r>
 8011b1c:	3001      	adds	r0, #1
 8011b1e:	f000 80a7 	beq.w	8011c70 <_vfiprintf_r+0x1ec>
 8011b22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b24:	445a      	add	r2, fp
 8011b26:	9209      	str	r2, [sp, #36]	@ 0x24
 8011b28:	f89a 3000 	ldrb.w	r3, [sl]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	f000 809f 	beq.w	8011c70 <_vfiprintf_r+0x1ec>
 8011b32:	2300      	movs	r3, #0
 8011b34:	f04f 32ff 	mov.w	r2, #4294967295
 8011b38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b3c:	f10a 0a01 	add.w	sl, sl, #1
 8011b40:	9304      	str	r3, [sp, #16]
 8011b42:	9307      	str	r3, [sp, #28]
 8011b44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b48:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b4a:	4654      	mov	r4, sl
 8011b4c:	2205      	movs	r2, #5
 8011b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b52:	4853      	ldr	r0, [pc, #332]	@ (8011ca0 <_vfiprintf_r+0x21c>)
 8011b54:	f7ee fbc4 	bl	80002e0 <memchr>
 8011b58:	9a04      	ldr	r2, [sp, #16]
 8011b5a:	b9d8      	cbnz	r0, 8011b94 <_vfiprintf_r+0x110>
 8011b5c:	06d1      	lsls	r1, r2, #27
 8011b5e:	bf44      	itt	mi
 8011b60:	2320      	movmi	r3, #32
 8011b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b66:	0713      	lsls	r3, r2, #28
 8011b68:	bf44      	itt	mi
 8011b6a:	232b      	movmi	r3, #43	@ 0x2b
 8011b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b70:	f89a 3000 	ldrb.w	r3, [sl]
 8011b74:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b76:	d015      	beq.n	8011ba4 <_vfiprintf_r+0x120>
 8011b78:	9a07      	ldr	r2, [sp, #28]
 8011b7a:	4654      	mov	r4, sl
 8011b7c:	2000      	movs	r0, #0
 8011b7e:	f04f 0c0a 	mov.w	ip, #10
 8011b82:	4621      	mov	r1, r4
 8011b84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b88:	3b30      	subs	r3, #48	@ 0x30
 8011b8a:	2b09      	cmp	r3, #9
 8011b8c:	d94b      	bls.n	8011c26 <_vfiprintf_r+0x1a2>
 8011b8e:	b1b0      	cbz	r0, 8011bbe <_vfiprintf_r+0x13a>
 8011b90:	9207      	str	r2, [sp, #28]
 8011b92:	e014      	b.n	8011bbe <_vfiprintf_r+0x13a>
 8011b94:	eba0 0308 	sub.w	r3, r0, r8
 8011b98:	fa09 f303 	lsl.w	r3, r9, r3
 8011b9c:	4313      	orrs	r3, r2
 8011b9e:	9304      	str	r3, [sp, #16]
 8011ba0:	46a2      	mov	sl, r4
 8011ba2:	e7d2      	b.n	8011b4a <_vfiprintf_r+0xc6>
 8011ba4:	9b03      	ldr	r3, [sp, #12]
 8011ba6:	1d19      	adds	r1, r3, #4
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	9103      	str	r1, [sp, #12]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	bfbb      	ittet	lt
 8011bb0:	425b      	neglt	r3, r3
 8011bb2:	f042 0202 	orrlt.w	r2, r2, #2
 8011bb6:	9307      	strge	r3, [sp, #28]
 8011bb8:	9307      	strlt	r3, [sp, #28]
 8011bba:	bfb8      	it	lt
 8011bbc:	9204      	strlt	r2, [sp, #16]
 8011bbe:	7823      	ldrb	r3, [r4, #0]
 8011bc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011bc2:	d10a      	bne.n	8011bda <_vfiprintf_r+0x156>
 8011bc4:	7863      	ldrb	r3, [r4, #1]
 8011bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011bc8:	d132      	bne.n	8011c30 <_vfiprintf_r+0x1ac>
 8011bca:	9b03      	ldr	r3, [sp, #12]
 8011bcc:	1d1a      	adds	r2, r3, #4
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	9203      	str	r2, [sp, #12]
 8011bd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011bd6:	3402      	adds	r4, #2
 8011bd8:	9305      	str	r3, [sp, #20]
 8011bda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011cb0 <_vfiprintf_r+0x22c>
 8011bde:	7821      	ldrb	r1, [r4, #0]
 8011be0:	2203      	movs	r2, #3
 8011be2:	4650      	mov	r0, sl
 8011be4:	f7ee fb7c 	bl	80002e0 <memchr>
 8011be8:	b138      	cbz	r0, 8011bfa <_vfiprintf_r+0x176>
 8011bea:	9b04      	ldr	r3, [sp, #16]
 8011bec:	eba0 000a 	sub.w	r0, r0, sl
 8011bf0:	2240      	movs	r2, #64	@ 0x40
 8011bf2:	4082      	lsls	r2, r0
 8011bf4:	4313      	orrs	r3, r2
 8011bf6:	3401      	adds	r4, #1
 8011bf8:	9304      	str	r3, [sp, #16]
 8011bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bfe:	4829      	ldr	r0, [pc, #164]	@ (8011ca4 <_vfiprintf_r+0x220>)
 8011c00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011c04:	2206      	movs	r2, #6
 8011c06:	f7ee fb6b 	bl	80002e0 <memchr>
 8011c0a:	2800      	cmp	r0, #0
 8011c0c:	d03f      	beq.n	8011c8e <_vfiprintf_r+0x20a>
 8011c0e:	4b26      	ldr	r3, [pc, #152]	@ (8011ca8 <_vfiprintf_r+0x224>)
 8011c10:	bb1b      	cbnz	r3, 8011c5a <_vfiprintf_r+0x1d6>
 8011c12:	9b03      	ldr	r3, [sp, #12]
 8011c14:	3307      	adds	r3, #7
 8011c16:	f023 0307 	bic.w	r3, r3, #7
 8011c1a:	3308      	adds	r3, #8
 8011c1c:	9303      	str	r3, [sp, #12]
 8011c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c20:	443b      	add	r3, r7
 8011c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c24:	e76a      	b.n	8011afc <_vfiprintf_r+0x78>
 8011c26:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c2a:	460c      	mov	r4, r1
 8011c2c:	2001      	movs	r0, #1
 8011c2e:	e7a8      	b.n	8011b82 <_vfiprintf_r+0xfe>
 8011c30:	2300      	movs	r3, #0
 8011c32:	3401      	adds	r4, #1
 8011c34:	9305      	str	r3, [sp, #20]
 8011c36:	4619      	mov	r1, r3
 8011c38:	f04f 0c0a 	mov.w	ip, #10
 8011c3c:	4620      	mov	r0, r4
 8011c3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c42:	3a30      	subs	r2, #48	@ 0x30
 8011c44:	2a09      	cmp	r2, #9
 8011c46:	d903      	bls.n	8011c50 <_vfiprintf_r+0x1cc>
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d0c6      	beq.n	8011bda <_vfiprintf_r+0x156>
 8011c4c:	9105      	str	r1, [sp, #20]
 8011c4e:	e7c4      	b.n	8011bda <_vfiprintf_r+0x156>
 8011c50:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c54:	4604      	mov	r4, r0
 8011c56:	2301      	movs	r3, #1
 8011c58:	e7f0      	b.n	8011c3c <_vfiprintf_r+0x1b8>
 8011c5a:	ab03      	add	r3, sp, #12
 8011c5c:	9300      	str	r3, [sp, #0]
 8011c5e:	462a      	mov	r2, r5
 8011c60:	4b12      	ldr	r3, [pc, #72]	@ (8011cac <_vfiprintf_r+0x228>)
 8011c62:	a904      	add	r1, sp, #16
 8011c64:	4630      	mov	r0, r6
 8011c66:	f7fd fc57 	bl	800f518 <_printf_float>
 8011c6a:	4607      	mov	r7, r0
 8011c6c:	1c78      	adds	r0, r7, #1
 8011c6e:	d1d6      	bne.n	8011c1e <_vfiprintf_r+0x19a>
 8011c70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c72:	07d9      	lsls	r1, r3, #31
 8011c74:	d405      	bmi.n	8011c82 <_vfiprintf_r+0x1fe>
 8011c76:	89ab      	ldrh	r3, [r5, #12]
 8011c78:	059a      	lsls	r2, r3, #22
 8011c7a:	d402      	bmi.n	8011c82 <_vfiprintf_r+0x1fe>
 8011c7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c7e:	f7fe f997 	bl	800ffb0 <__retarget_lock_release_recursive>
 8011c82:	89ab      	ldrh	r3, [r5, #12]
 8011c84:	065b      	lsls	r3, r3, #25
 8011c86:	f53f af1f 	bmi.w	8011ac8 <_vfiprintf_r+0x44>
 8011c8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011c8c:	e71e      	b.n	8011acc <_vfiprintf_r+0x48>
 8011c8e:	ab03      	add	r3, sp, #12
 8011c90:	9300      	str	r3, [sp, #0]
 8011c92:	462a      	mov	r2, r5
 8011c94:	4b05      	ldr	r3, [pc, #20]	@ (8011cac <_vfiprintf_r+0x228>)
 8011c96:	a904      	add	r1, sp, #16
 8011c98:	4630      	mov	r0, r6
 8011c9a:	f7fd fec5 	bl	800fa28 <_printf_i>
 8011c9e:	e7e4      	b.n	8011c6a <_vfiprintf_r+0x1e6>
 8011ca0:	080122b8 	.word	0x080122b8
 8011ca4:	080122c2 	.word	0x080122c2
 8011ca8:	0800f519 	.word	0x0800f519
 8011cac:	08011a61 	.word	0x08011a61
 8011cb0:	080122be 	.word	0x080122be

08011cb4 <__swbuf_r>:
 8011cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cb6:	460e      	mov	r6, r1
 8011cb8:	4614      	mov	r4, r2
 8011cba:	4605      	mov	r5, r0
 8011cbc:	b118      	cbz	r0, 8011cc6 <__swbuf_r+0x12>
 8011cbe:	6a03      	ldr	r3, [r0, #32]
 8011cc0:	b90b      	cbnz	r3, 8011cc6 <__swbuf_r+0x12>
 8011cc2:	f7fe f85d 	bl	800fd80 <__sinit>
 8011cc6:	69a3      	ldr	r3, [r4, #24]
 8011cc8:	60a3      	str	r3, [r4, #8]
 8011cca:	89a3      	ldrh	r3, [r4, #12]
 8011ccc:	071a      	lsls	r2, r3, #28
 8011cce:	d501      	bpl.n	8011cd4 <__swbuf_r+0x20>
 8011cd0:	6923      	ldr	r3, [r4, #16]
 8011cd2:	b943      	cbnz	r3, 8011ce6 <__swbuf_r+0x32>
 8011cd4:	4621      	mov	r1, r4
 8011cd6:	4628      	mov	r0, r5
 8011cd8:	f000 f82a 	bl	8011d30 <__swsetup_r>
 8011cdc:	b118      	cbz	r0, 8011ce6 <__swbuf_r+0x32>
 8011cde:	f04f 37ff 	mov.w	r7, #4294967295
 8011ce2:	4638      	mov	r0, r7
 8011ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ce6:	6823      	ldr	r3, [r4, #0]
 8011ce8:	6922      	ldr	r2, [r4, #16]
 8011cea:	1a98      	subs	r0, r3, r2
 8011cec:	6963      	ldr	r3, [r4, #20]
 8011cee:	b2f6      	uxtb	r6, r6
 8011cf0:	4283      	cmp	r3, r0
 8011cf2:	4637      	mov	r7, r6
 8011cf4:	dc05      	bgt.n	8011d02 <__swbuf_r+0x4e>
 8011cf6:	4621      	mov	r1, r4
 8011cf8:	4628      	mov	r0, r5
 8011cfa:	f7ff fd99 	bl	8011830 <_fflush_r>
 8011cfe:	2800      	cmp	r0, #0
 8011d00:	d1ed      	bne.n	8011cde <__swbuf_r+0x2a>
 8011d02:	68a3      	ldr	r3, [r4, #8]
 8011d04:	3b01      	subs	r3, #1
 8011d06:	60a3      	str	r3, [r4, #8]
 8011d08:	6823      	ldr	r3, [r4, #0]
 8011d0a:	1c5a      	adds	r2, r3, #1
 8011d0c:	6022      	str	r2, [r4, #0]
 8011d0e:	701e      	strb	r6, [r3, #0]
 8011d10:	6962      	ldr	r2, [r4, #20]
 8011d12:	1c43      	adds	r3, r0, #1
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d004      	beq.n	8011d22 <__swbuf_r+0x6e>
 8011d18:	89a3      	ldrh	r3, [r4, #12]
 8011d1a:	07db      	lsls	r3, r3, #31
 8011d1c:	d5e1      	bpl.n	8011ce2 <__swbuf_r+0x2e>
 8011d1e:	2e0a      	cmp	r6, #10
 8011d20:	d1df      	bne.n	8011ce2 <__swbuf_r+0x2e>
 8011d22:	4621      	mov	r1, r4
 8011d24:	4628      	mov	r0, r5
 8011d26:	f7ff fd83 	bl	8011830 <_fflush_r>
 8011d2a:	2800      	cmp	r0, #0
 8011d2c:	d0d9      	beq.n	8011ce2 <__swbuf_r+0x2e>
 8011d2e:	e7d6      	b.n	8011cde <__swbuf_r+0x2a>

08011d30 <__swsetup_r>:
 8011d30:	b538      	push	{r3, r4, r5, lr}
 8011d32:	4b29      	ldr	r3, [pc, #164]	@ (8011dd8 <__swsetup_r+0xa8>)
 8011d34:	4605      	mov	r5, r0
 8011d36:	6818      	ldr	r0, [r3, #0]
 8011d38:	460c      	mov	r4, r1
 8011d3a:	b118      	cbz	r0, 8011d44 <__swsetup_r+0x14>
 8011d3c:	6a03      	ldr	r3, [r0, #32]
 8011d3e:	b90b      	cbnz	r3, 8011d44 <__swsetup_r+0x14>
 8011d40:	f7fe f81e 	bl	800fd80 <__sinit>
 8011d44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d48:	0719      	lsls	r1, r3, #28
 8011d4a:	d422      	bmi.n	8011d92 <__swsetup_r+0x62>
 8011d4c:	06da      	lsls	r2, r3, #27
 8011d4e:	d407      	bmi.n	8011d60 <__swsetup_r+0x30>
 8011d50:	2209      	movs	r2, #9
 8011d52:	602a      	str	r2, [r5, #0]
 8011d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d58:	81a3      	strh	r3, [r4, #12]
 8011d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d5e:	e033      	b.n	8011dc8 <__swsetup_r+0x98>
 8011d60:	0758      	lsls	r0, r3, #29
 8011d62:	d512      	bpl.n	8011d8a <__swsetup_r+0x5a>
 8011d64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d66:	b141      	cbz	r1, 8011d7a <__swsetup_r+0x4a>
 8011d68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d6c:	4299      	cmp	r1, r3
 8011d6e:	d002      	beq.n	8011d76 <__swsetup_r+0x46>
 8011d70:	4628      	mov	r0, r5
 8011d72:	f7fe feff 	bl	8010b74 <_free_r>
 8011d76:	2300      	movs	r3, #0
 8011d78:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d7a:	89a3      	ldrh	r3, [r4, #12]
 8011d7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011d80:	81a3      	strh	r3, [r4, #12]
 8011d82:	2300      	movs	r3, #0
 8011d84:	6063      	str	r3, [r4, #4]
 8011d86:	6923      	ldr	r3, [r4, #16]
 8011d88:	6023      	str	r3, [r4, #0]
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	f043 0308 	orr.w	r3, r3, #8
 8011d90:	81a3      	strh	r3, [r4, #12]
 8011d92:	6923      	ldr	r3, [r4, #16]
 8011d94:	b94b      	cbnz	r3, 8011daa <__swsetup_r+0x7a>
 8011d96:	89a3      	ldrh	r3, [r4, #12]
 8011d98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011da0:	d003      	beq.n	8011daa <__swsetup_r+0x7a>
 8011da2:	4621      	mov	r1, r4
 8011da4:	4628      	mov	r0, r5
 8011da6:	f000 f883 	bl	8011eb0 <__smakebuf_r>
 8011daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dae:	f013 0201 	ands.w	r2, r3, #1
 8011db2:	d00a      	beq.n	8011dca <__swsetup_r+0x9a>
 8011db4:	2200      	movs	r2, #0
 8011db6:	60a2      	str	r2, [r4, #8]
 8011db8:	6962      	ldr	r2, [r4, #20]
 8011dba:	4252      	negs	r2, r2
 8011dbc:	61a2      	str	r2, [r4, #24]
 8011dbe:	6922      	ldr	r2, [r4, #16]
 8011dc0:	b942      	cbnz	r2, 8011dd4 <__swsetup_r+0xa4>
 8011dc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011dc6:	d1c5      	bne.n	8011d54 <__swsetup_r+0x24>
 8011dc8:	bd38      	pop	{r3, r4, r5, pc}
 8011dca:	0799      	lsls	r1, r3, #30
 8011dcc:	bf58      	it	pl
 8011dce:	6962      	ldrpl	r2, [r4, #20]
 8011dd0:	60a2      	str	r2, [r4, #8]
 8011dd2:	e7f4      	b.n	8011dbe <__swsetup_r+0x8e>
 8011dd4:	2000      	movs	r0, #0
 8011dd6:	e7f7      	b.n	8011dc8 <__swsetup_r+0x98>
 8011dd8:	2400012c 	.word	0x2400012c

08011ddc <_raise_r>:
 8011ddc:	291f      	cmp	r1, #31
 8011dde:	b538      	push	{r3, r4, r5, lr}
 8011de0:	4605      	mov	r5, r0
 8011de2:	460c      	mov	r4, r1
 8011de4:	d904      	bls.n	8011df0 <_raise_r+0x14>
 8011de6:	2316      	movs	r3, #22
 8011de8:	6003      	str	r3, [r0, #0]
 8011dea:	f04f 30ff 	mov.w	r0, #4294967295
 8011dee:	bd38      	pop	{r3, r4, r5, pc}
 8011df0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011df2:	b112      	cbz	r2, 8011dfa <_raise_r+0x1e>
 8011df4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011df8:	b94b      	cbnz	r3, 8011e0e <_raise_r+0x32>
 8011dfa:	4628      	mov	r0, r5
 8011dfc:	f000 f830 	bl	8011e60 <_getpid_r>
 8011e00:	4622      	mov	r2, r4
 8011e02:	4601      	mov	r1, r0
 8011e04:	4628      	mov	r0, r5
 8011e06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e0a:	f000 b817 	b.w	8011e3c <_kill_r>
 8011e0e:	2b01      	cmp	r3, #1
 8011e10:	d00a      	beq.n	8011e28 <_raise_r+0x4c>
 8011e12:	1c59      	adds	r1, r3, #1
 8011e14:	d103      	bne.n	8011e1e <_raise_r+0x42>
 8011e16:	2316      	movs	r3, #22
 8011e18:	6003      	str	r3, [r0, #0]
 8011e1a:	2001      	movs	r0, #1
 8011e1c:	e7e7      	b.n	8011dee <_raise_r+0x12>
 8011e1e:	2100      	movs	r1, #0
 8011e20:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e24:	4620      	mov	r0, r4
 8011e26:	4798      	blx	r3
 8011e28:	2000      	movs	r0, #0
 8011e2a:	e7e0      	b.n	8011dee <_raise_r+0x12>

08011e2c <raise>:
 8011e2c:	4b02      	ldr	r3, [pc, #8]	@ (8011e38 <raise+0xc>)
 8011e2e:	4601      	mov	r1, r0
 8011e30:	6818      	ldr	r0, [r3, #0]
 8011e32:	f7ff bfd3 	b.w	8011ddc <_raise_r>
 8011e36:	bf00      	nop
 8011e38:	2400012c 	.word	0x2400012c

08011e3c <_kill_r>:
 8011e3c:	b538      	push	{r3, r4, r5, lr}
 8011e3e:	4d07      	ldr	r5, [pc, #28]	@ (8011e5c <_kill_r+0x20>)
 8011e40:	2300      	movs	r3, #0
 8011e42:	4604      	mov	r4, r0
 8011e44:	4608      	mov	r0, r1
 8011e46:	4611      	mov	r1, r2
 8011e48:	602b      	str	r3, [r5, #0]
 8011e4a:	f7ef f9a9 	bl	80011a0 <_kill>
 8011e4e:	1c43      	adds	r3, r0, #1
 8011e50:	d102      	bne.n	8011e58 <_kill_r+0x1c>
 8011e52:	682b      	ldr	r3, [r5, #0]
 8011e54:	b103      	cbz	r3, 8011e58 <_kill_r+0x1c>
 8011e56:	6023      	str	r3, [r4, #0]
 8011e58:	bd38      	pop	{r3, r4, r5, pc}
 8011e5a:	bf00      	nop
 8011e5c:	24002518 	.word	0x24002518

08011e60 <_getpid_r>:
 8011e60:	f7ef b996 	b.w	8001190 <_getpid>

08011e64 <__swhatbuf_r>:
 8011e64:	b570      	push	{r4, r5, r6, lr}
 8011e66:	460c      	mov	r4, r1
 8011e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e6c:	2900      	cmp	r1, #0
 8011e6e:	b096      	sub	sp, #88	@ 0x58
 8011e70:	4615      	mov	r5, r2
 8011e72:	461e      	mov	r6, r3
 8011e74:	da0d      	bge.n	8011e92 <__swhatbuf_r+0x2e>
 8011e76:	89a3      	ldrh	r3, [r4, #12]
 8011e78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011e7c:	f04f 0100 	mov.w	r1, #0
 8011e80:	bf14      	ite	ne
 8011e82:	2340      	movne	r3, #64	@ 0x40
 8011e84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011e88:	2000      	movs	r0, #0
 8011e8a:	6031      	str	r1, [r6, #0]
 8011e8c:	602b      	str	r3, [r5, #0]
 8011e8e:	b016      	add	sp, #88	@ 0x58
 8011e90:	bd70      	pop	{r4, r5, r6, pc}
 8011e92:	466a      	mov	r2, sp
 8011e94:	f000 f848 	bl	8011f28 <_fstat_r>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	dbec      	blt.n	8011e76 <__swhatbuf_r+0x12>
 8011e9c:	9901      	ldr	r1, [sp, #4]
 8011e9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ea2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011ea6:	4259      	negs	r1, r3
 8011ea8:	4159      	adcs	r1, r3
 8011eaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011eae:	e7eb      	b.n	8011e88 <__swhatbuf_r+0x24>

08011eb0 <__smakebuf_r>:
 8011eb0:	898b      	ldrh	r3, [r1, #12]
 8011eb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011eb4:	079d      	lsls	r5, r3, #30
 8011eb6:	4606      	mov	r6, r0
 8011eb8:	460c      	mov	r4, r1
 8011eba:	d507      	bpl.n	8011ecc <__smakebuf_r+0x1c>
 8011ebc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ec0:	6023      	str	r3, [r4, #0]
 8011ec2:	6123      	str	r3, [r4, #16]
 8011ec4:	2301      	movs	r3, #1
 8011ec6:	6163      	str	r3, [r4, #20]
 8011ec8:	b003      	add	sp, #12
 8011eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ecc:	ab01      	add	r3, sp, #4
 8011ece:	466a      	mov	r2, sp
 8011ed0:	f7ff ffc8 	bl	8011e64 <__swhatbuf_r>
 8011ed4:	9f00      	ldr	r7, [sp, #0]
 8011ed6:	4605      	mov	r5, r0
 8011ed8:	4639      	mov	r1, r7
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7fe febe 	bl	8010c5c <_malloc_r>
 8011ee0:	b948      	cbnz	r0, 8011ef6 <__smakebuf_r+0x46>
 8011ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ee6:	059a      	lsls	r2, r3, #22
 8011ee8:	d4ee      	bmi.n	8011ec8 <__smakebuf_r+0x18>
 8011eea:	f023 0303 	bic.w	r3, r3, #3
 8011eee:	f043 0302 	orr.w	r3, r3, #2
 8011ef2:	81a3      	strh	r3, [r4, #12]
 8011ef4:	e7e2      	b.n	8011ebc <__smakebuf_r+0xc>
 8011ef6:	89a3      	ldrh	r3, [r4, #12]
 8011ef8:	6020      	str	r0, [r4, #0]
 8011efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011efe:	81a3      	strh	r3, [r4, #12]
 8011f00:	9b01      	ldr	r3, [sp, #4]
 8011f02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f06:	b15b      	cbz	r3, 8011f20 <__smakebuf_r+0x70>
 8011f08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f0c:	4630      	mov	r0, r6
 8011f0e:	f000 f81d 	bl	8011f4c <_isatty_r>
 8011f12:	b128      	cbz	r0, 8011f20 <__smakebuf_r+0x70>
 8011f14:	89a3      	ldrh	r3, [r4, #12]
 8011f16:	f023 0303 	bic.w	r3, r3, #3
 8011f1a:	f043 0301 	orr.w	r3, r3, #1
 8011f1e:	81a3      	strh	r3, [r4, #12]
 8011f20:	89a3      	ldrh	r3, [r4, #12]
 8011f22:	431d      	orrs	r5, r3
 8011f24:	81a5      	strh	r5, [r4, #12]
 8011f26:	e7cf      	b.n	8011ec8 <__smakebuf_r+0x18>

08011f28 <_fstat_r>:
 8011f28:	b538      	push	{r3, r4, r5, lr}
 8011f2a:	4d07      	ldr	r5, [pc, #28]	@ (8011f48 <_fstat_r+0x20>)
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	4604      	mov	r4, r0
 8011f30:	4608      	mov	r0, r1
 8011f32:	4611      	mov	r1, r2
 8011f34:	602b      	str	r3, [r5, #0]
 8011f36:	f7ef f993 	bl	8001260 <_fstat>
 8011f3a:	1c43      	adds	r3, r0, #1
 8011f3c:	d102      	bne.n	8011f44 <_fstat_r+0x1c>
 8011f3e:	682b      	ldr	r3, [r5, #0]
 8011f40:	b103      	cbz	r3, 8011f44 <_fstat_r+0x1c>
 8011f42:	6023      	str	r3, [r4, #0]
 8011f44:	bd38      	pop	{r3, r4, r5, pc}
 8011f46:	bf00      	nop
 8011f48:	24002518 	.word	0x24002518

08011f4c <_isatty_r>:
 8011f4c:	b538      	push	{r3, r4, r5, lr}
 8011f4e:	4d06      	ldr	r5, [pc, #24]	@ (8011f68 <_isatty_r+0x1c>)
 8011f50:	2300      	movs	r3, #0
 8011f52:	4604      	mov	r4, r0
 8011f54:	4608      	mov	r0, r1
 8011f56:	602b      	str	r3, [r5, #0]
 8011f58:	f7ef f992 	bl	8001280 <_isatty>
 8011f5c:	1c43      	adds	r3, r0, #1
 8011f5e:	d102      	bne.n	8011f66 <_isatty_r+0x1a>
 8011f60:	682b      	ldr	r3, [r5, #0]
 8011f62:	b103      	cbz	r3, 8011f66 <_isatty_r+0x1a>
 8011f64:	6023      	str	r3, [r4, #0]
 8011f66:	bd38      	pop	{r3, r4, r5, pc}
 8011f68:	24002518 	.word	0x24002518

08011f6c <lrintf>:
 8011f6c:	ee10 3a10 	vmov	r3, s0
 8011f70:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011f74:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8011f78:	281e      	cmp	r0, #30
 8011f7a:	b082      	sub	sp, #8
 8011f7c:	dc2f      	bgt.n	8011fde <lrintf+0x72>
 8011f7e:	1c41      	adds	r1, r0, #1
 8011f80:	da02      	bge.n	8011f88 <lrintf+0x1c>
 8011f82:	2000      	movs	r0, #0
 8011f84:	b002      	add	sp, #8
 8011f86:	4770      	bx	lr
 8011f88:	2816      	cmp	r0, #22
 8011f8a:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8011f8e:	dd0a      	ble.n	8011fa6 <lrintf+0x3a>
 8011f90:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011f94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011f98:	3a96      	subs	r2, #150	@ 0x96
 8011f9a:	fa03 f002 	lsl.w	r0, r3, r2
 8011f9e:	2900      	cmp	r1, #0
 8011fa0:	d0f0      	beq.n	8011f84 <lrintf+0x18>
 8011fa2:	4240      	negs	r0, r0
 8011fa4:	e7ee      	b.n	8011f84 <lrintf+0x18>
 8011fa6:	4b10      	ldr	r3, [pc, #64]	@ (8011fe8 <lrintf+0x7c>)
 8011fa8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8011fac:	ed93 7a00 	vldr	s14, [r3]
 8011fb0:	ee37 0a00 	vadd.f32	s0, s14, s0
 8011fb4:	ed8d 0a01 	vstr	s0, [sp, #4]
 8011fb8:	eddd 7a01 	vldr	s15, [sp, #4]
 8011fbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011fc0:	ee17 3a90 	vmov	r3, s15
 8011fc4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8011fc8:	d0db      	beq.n	8011f82 <lrintf+0x16>
 8011fca:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8011fce:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8011fd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8011fd6:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8011fda:	40d8      	lsrs	r0, r3
 8011fdc:	e7df      	b.n	8011f9e <lrintf+0x32>
 8011fde:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011fe2:	ee17 0a90 	vmov	r0, s15
 8011fe6:	e7cd      	b.n	8011f84 <lrintf+0x18>
 8011fe8:	08012410 	.word	0x08012410

08011fec <_init>:
 8011fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fee:	bf00      	nop
 8011ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ff2:	bc08      	pop	{r3}
 8011ff4:	469e      	mov	lr, r3
 8011ff6:	4770      	bx	lr

08011ff8 <_fini>:
 8011ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ffa:	bf00      	nop
 8011ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ffe:	bc08      	pop	{r3}
 8012000:	469e      	mov	lr, r3
 8012002:	4770      	bx	lr
