Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/programmi/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 60c53ee6f6bd4607ab7aa6bbff88d2ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
