// For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT
package capstone

import capstone.Arm64_const

object Arm64_const {
    // ARM64 shift type
    const val ARM64_SFT_INVALID = 0
    const val ARM64_SFT_LSL = 1
    const val ARM64_SFT_MSL = 2
    const val ARM64_SFT_LSR = 3
    const val ARM64_SFT_ASR = 4
    const val ARM64_SFT_ROR = 5

    // ARM64 extender type
    const val ARM64_EXT_INVALID = 0
    const val ARM64_EXT_UXTB = 1
    const val ARM64_EXT_UXTH = 2
    const val ARM64_EXT_UXTW = 3
    const val ARM64_EXT_UXTX = 4
    const val ARM64_EXT_SXTB = 5
    const val ARM64_EXT_SXTH = 6
    const val ARM64_EXT_SXTW = 7
    const val ARM64_EXT_SXTX = 8

    // ARM64 condition code
    const val ARM64_CC_INVALID = 0
    const val ARM64_CC_EQ = 1
    const val ARM64_CC_NE = 2
    const val ARM64_CC_HS = 3
    const val ARM64_CC_LO = 4
    const val ARM64_CC_MI = 5
    const val ARM64_CC_PL = 6
    const val ARM64_CC_VS = 7
    const val ARM64_CC_VC = 8
    const val ARM64_CC_HI = 9
    const val ARM64_CC_LS = 10
    const val ARM64_CC_GE = 11
    const val ARM64_CC_LT = 12
    const val ARM64_CC_GT = 13
    const val ARM64_CC_LE = 14
    const val ARM64_CC_AL = 15
    const val ARM64_CC_NV = 16

    // System registers
    // System registers for MRS
    const val ARM64_SYSREG_INVALID = 0
    const val ARM64_SYSREG_MDCCSR_EL0 = 0x9808
    const val ARM64_SYSREG_DBGDTRRX_EL0 = 0x9828
    const val ARM64_SYSREG_MDRAR_EL1 = 0x8080
    const val ARM64_SYSREG_OSLSR_EL1 = 0x808c
    const val ARM64_SYSREG_DBGAUTHSTATUS_EL1 = 0x83f6
    const val ARM64_SYSREG_PMCEID0_EL0 = 0xdce6
    const val ARM64_SYSREG_PMCEID1_EL0 = 0xdce7
    const val ARM64_SYSREG_MIDR_EL1 = 0xc000
    const val ARM64_SYSREG_CCSIDR_EL1 = 0xc800
    const val ARM64_SYSREG_CLIDR_EL1 = 0xc801
    const val ARM64_SYSREG_CTR_EL0 = 0xd801
    const val ARM64_SYSREG_MPIDR_EL1 = 0xc005
    const val ARM64_SYSREG_REVIDR_EL1 = 0xc006
    const val ARM64_SYSREG_AIDR_EL1 = 0xc807
    const val ARM64_SYSREG_DCZID_EL0 = 0xd807
    const val ARM64_SYSREG_ID_PFR0_EL1 = 0xc008
    const val ARM64_SYSREG_ID_PFR1_EL1 = 0xc009
    const val ARM64_SYSREG_ID_DFR0_EL1 = 0xc00a
    const val ARM64_SYSREG_ID_AFR0_EL1 = 0xc00b
    const val ARM64_SYSREG_ID_MMFR0_EL1 = 0xc00c
    const val ARM64_SYSREG_ID_MMFR1_EL1 = 0xc00d
    const val ARM64_SYSREG_ID_MMFR2_EL1 = 0xc00e
    const val ARM64_SYSREG_ID_MMFR3_EL1 = 0xc00f
    const val ARM64_SYSREG_ID_ISAR0_EL1 = 0xc010
    const val ARM64_SYSREG_ID_ISAR1_EL1 = 0xc011
    const val ARM64_SYSREG_ID_ISAR2_EL1 = 0xc012
    const val ARM64_SYSREG_ID_ISAR3_EL1 = 0xc013
    const val ARM64_SYSREG_ID_ISAR4_EL1 = 0xc014
    const val ARM64_SYSREG_ID_ISAR5_EL1 = 0xc015
    const val ARM64_SYSREG_ID_A64PFR0_EL1 = 0xc020
    const val ARM64_SYSREG_ID_A64PFR1_EL1 = 0xc021
    const val ARM64_SYSREG_ID_A64DFR0_EL1 = 0xc028
    const val ARM64_SYSREG_ID_A64DFR1_EL1 = 0xc029
    const val ARM64_SYSREG_ID_A64AFR0_EL1 = 0xc02c
    const val ARM64_SYSREG_ID_A64AFR1_EL1 = 0xc02d
    const val ARM64_SYSREG_ID_A64ISAR0_EL1 = 0xc030
    const val ARM64_SYSREG_ID_A64ISAR1_EL1 = 0xc031
    const val ARM64_SYSREG_ID_A64MMFR0_EL1 = 0xc038
    const val ARM64_SYSREG_ID_A64MMFR1_EL1 = 0xc039
    const val ARM64_SYSREG_MVFR0_EL1 = 0xc018
    const val ARM64_SYSREG_MVFR1_EL1 = 0xc019
    const val ARM64_SYSREG_MVFR2_EL1 = 0xc01a
    const val ARM64_SYSREG_RVBAR_EL1 = 0xc601
    const val ARM64_SYSREG_RVBAR_EL2 = 0xe601
    const val ARM64_SYSREG_RVBAR_EL3 = 0xf601
    const val ARM64_SYSREG_ISR_EL1 = 0xc608
    const val ARM64_SYSREG_CNTPCT_EL0 = 0xdf01
    const val ARM64_SYSREG_CNTVCT_EL0 = 0xdf02
    const val ARM64_SYSREG_TRCSTATR = 0x8818
    const val ARM64_SYSREG_TRCIDR8 = 0x8806
    const val ARM64_SYSREG_TRCIDR9 = 0x880e
    const val ARM64_SYSREG_TRCIDR10 = 0x8816
    const val ARM64_SYSREG_TRCIDR11 = 0x881e
    const val ARM64_SYSREG_TRCIDR12 = 0x8826
    const val ARM64_SYSREG_TRCIDR13 = 0x882e
    const val ARM64_SYSREG_TRCIDR0 = 0x8847
    const val ARM64_SYSREG_TRCIDR1 = 0x884f
    const val ARM64_SYSREG_TRCIDR2 = 0x8857
    const val ARM64_SYSREG_TRCIDR3 = 0x885f
    const val ARM64_SYSREG_TRCIDR4 = 0x8867
    const val ARM64_SYSREG_TRCIDR5 = 0x886f
    const val ARM64_SYSREG_TRCIDR6 = 0x8877
    const val ARM64_SYSREG_TRCIDR7 = 0x887f
    const val ARM64_SYSREG_TRCOSLSR = 0x888c
    const val ARM64_SYSREG_TRCPDSR = 0x88ac
    const val ARM64_SYSREG_TRCDEVAFF0 = 0x8bd6
    const val ARM64_SYSREG_TRCDEVAFF1 = 0x8bde
    const val ARM64_SYSREG_TRCLSR = 0x8bee
    const val ARM64_SYSREG_TRCAUTHSTATUS = 0x8bf6
    const val ARM64_SYSREG_TRCDEVARCH = 0x8bfe
    const val ARM64_SYSREG_TRCDEVID = 0x8b97
    const val ARM64_SYSREG_TRCDEVTYPE = 0x8b9f
    const val ARM64_SYSREG_TRCPIDR4 = 0x8ba7
    const val ARM64_SYSREG_TRCPIDR5 = 0x8baf
    const val ARM64_SYSREG_TRCPIDR6 = 0x8bb7
    const val ARM64_SYSREG_TRCPIDR7 = 0x8bbf
    const val ARM64_SYSREG_TRCPIDR0 = 0x8bc7
    const val ARM64_SYSREG_TRCPIDR1 = 0x8bcf
    const val ARM64_SYSREG_TRCPIDR2 = 0x8bd7
    const val ARM64_SYSREG_TRCPIDR3 = 0x8bdf
    const val ARM64_SYSREG_TRCCIDR0 = 0x8be7
    const val ARM64_SYSREG_TRCCIDR1 = 0x8bef
    const val ARM64_SYSREG_TRCCIDR2 = 0x8bf7
    const val ARM64_SYSREG_TRCCIDR3 = 0x8bff
    const val ARM64_SYSREG_ICC_IAR1_EL1 = 0xc660
    const val ARM64_SYSREG_ICC_IAR0_EL1 = 0xc640
    const val ARM64_SYSREG_ICC_HPPIR1_EL1 = 0xc662
    const val ARM64_SYSREG_ICC_HPPIR0_EL1 = 0xc642
    const val ARM64_SYSREG_ICC_RPR_EL1 = 0xc65b
    const val ARM64_SYSREG_ICH_VTR_EL2 = 0xe659
    const val ARM64_SYSREG_ICH_EISR_EL2 = 0xe65b
    const val ARM64_SYSREG_ICH_ELSR_EL2 = 0xe65d

    // System registers for MSR
    const val ARM64_SYSREG_DBGDTRTX_EL0 = 0x9828
    const val ARM64_SYSREG_OSLAR_EL1 = 0x8084
    const val ARM64_SYSREG_PMSWINC_EL0 = 0xdce4
    const val ARM64_SYSREG_TRCOSLAR = 0x8884
    const val ARM64_SYSREG_TRCLAR = 0x8be6
    const val ARM64_SYSREG_ICC_EOIR1_EL1 = 0xc661
    const val ARM64_SYSREG_ICC_EOIR0_EL1 = 0xc641
    const val ARM64_SYSREG_ICC_DIR_EL1 = 0xc659
    const val ARM64_SYSREG_ICC_SGI1R_EL1 = 0xc65d
    const val ARM64_SYSREG_ICC_ASGI1R_EL1 = 0xc65e
    const val ARM64_SYSREG_ICC_SGI0R_EL1 = 0xc65f

    // System PState Field (MSR instruction)
    const val ARM64_PSTATE_INVALID = 0
    const val ARM64_PSTATE_SPSEL = 0x05
    const val ARM64_PSTATE_DAIFSET = 0x1e
    const val ARM64_PSTATE_DAIFCLR = 0x1f

    // Vector arrangement specifier (for FloatingPoint/Advanced SIMD insn)
    const val ARM64_VAS_INVALID = 0
    const val ARM64_VAS_8B = 1
    const val ARM64_VAS_16B = 2
    const val ARM64_VAS_4H = 3
    const val ARM64_VAS_8H = 4
    const val ARM64_VAS_2S = 5
    const val ARM64_VAS_4S = 6
    const val ARM64_VAS_1D = 7
    const val ARM64_VAS_2D = 8
    const val ARM64_VAS_1Q = 9

    // Vector element size specifier
    const val ARM64_VESS_INVALID = 0
    const val ARM64_VESS_B = 1
    const val ARM64_VESS_H = 2
    const val ARM64_VESS_S = 3
    const val ARM64_VESS_D = 4

    // Memory barrier operands
    const val ARM64_BARRIER_INVALID = 0
    const val ARM64_BARRIER_OSHLD = 0x1
    const val ARM64_BARRIER_OSHST = 0x2
    const val ARM64_BARRIER_OSH = 0x3
    const val ARM64_BARRIER_NSHLD = 0x5
    const val ARM64_BARRIER_NSHST = 0x6
    const val ARM64_BARRIER_NSH = 0x7
    const val ARM64_BARRIER_ISHLD = 0x9
    const val ARM64_BARRIER_ISHST = 0xa
    const val ARM64_BARRIER_ISH = 0xb
    const val ARM64_BARRIER_LD = 0xd
    const val ARM64_BARRIER_ST = 0xe
    const val ARM64_BARRIER_SY = 0xf

    // Operand type for instruction's operands
    const val ARM64_OP_INVALID = 0
    const val ARM64_OP_REG = 1
    const val ARM64_OP_IMM = 2
    const val ARM64_OP_MEM = 3
    const val ARM64_OP_FP = 4
    const val ARM64_OP_CIMM = 64
    const val ARM64_OP_REG_MRS = 65
    const val ARM64_OP_REG_MSR = 66
    const val ARM64_OP_PSTATE = 67
    const val ARM64_OP_SYS = 68
    const val ARM64_OP_PREFETCH = 69
    const val ARM64_OP_BARRIER = 70

    // TLBI operations
    const val ARM64_TLBI_INVALID = 0
    const val ARM64_TLBI_VMALLE1IS = 1
    const val ARM64_TLBI_VAE1IS = 2
    const val ARM64_TLBI_ASIDE1IS = 3
    const val ARM64_TLBI_VAAE1IS = 4
    const val ARM64_TLBI_VALE1IS = 5
    const val ARM64_TLBI_VAALE1IS = 6
    const val ARM64_TLBI_ALLE2IS = 7
    const val ARM64_TLBI_VAE2IS = 8
    const val ARM64_TLBI_ALLE1IS = 9
    const val ARM64_TLBI_VALE2IS = 10
    const val ARM64_TLBI_VMALLS12E1IS = 11
    const val ARM64_TLBI_ALLE3IS = 12
    const val ARM64_TLBI_VAE3IS = 13
    const val ARM64_TLBI_VALE3IS = 14
    const val ARM64_TLBI_IPAS2E1IS = 15
    const val ARM64_TLBI_IPAS2LE1IS = 16
    const val ARM64_TLBI_IPAS2E1 = 17
    const val ARM64_TLBI_IPAS2LE1 = 18
    const val ARM64_TLBI_VMALLE1 = 19
    const val ARM64_TLBI_VAE1 = 20
    const val ARM64_TLBI_ASIDE1 = 21
    const val ARM64_TLBI_VAAE1 = 22
    const val ARM64_TLBI_VALE1 = 23
    const val ARM64_TLBI_VAALE1 = 24
    const val ARM64_TLBI_ALLE2 = 25
    const val ARM64_TLBI_VAE2 = 26
    const val ARM64_TLBI_ALLE1 = 27
    const val ARM64_TLBI_VALE2 = 28
    const val ARM64_TLBI_VMALLS12E1 = 29
    const val ARM64_TLBI_ALLE3 = 30
    const val ARM64_TLBI_VAE3 = 31
    const val ARM64_TLBI_VALE3 = 32

    // AT operations
    const val ARM64_AT_S1E1R = 33
    const val ARM64_AT_S1E1W = 34
    const val ARM64_AT_S1E0R = 35
    const val ARM64_AT_S1E0W = 36
    const val ARM64_AT_S1E2R = 37
    const val ARM64_AT_S1E2W = 38
    const val ARM64_AT_S12E1R = 39
    const val ARM64_AT_S12E1W = 40
    const val ARM64_AT_S12E0R = 41
    const val ARM64_AT_S12E0W = 42
    const val ARM64_AT_S1E3R = 43
    const val ARM64_AT_S1E3W = 44

    // DC operations
    const val ARM64_DC_INVALID = 0
    const val ARM64_DC_ZVA = 1
    const val ARM64_DC_IVAC = 2
    const val ARM64_DC_ISW = 3
    const val ARM64_DC_CVAC = 4
    const val ARM64_DC_CSW = 5
    const val ARM64_DC_CVAU = 6
    const val ARM64_DC_CIVAC = 7
    const val ARM64_DC_CISW = 8

    // IC operations
    const val ARM64_IC_INVALID = 0
    const val ARM64_IC_IALLUIS = 1
    const val ARM64_IC_IALLU = 2
    const val ARM64_IC_IVAU = 3

    // Prefetch operations (PRFM)
    const val ARM64_PRFM_INVALID = 0
    const val ARM64_PRFM_PLDL1KEEP = 0x00 + 1
    const val ARM64_PRFM_PLDL1STRM = 0x01 + 1
    const val ARM64_PRFM_PLDL2KEEP = 0x02 + 1
    const val ARM64_PRFM_PLDL2STRM = 0x03 + 1
    const val ARM64_PRFM_PLDL3KEEP = 0x04 + 1
    const val ARM64_PRFM_PLDL3STRM = 0x05 + 1
    const val ARM64_PRFM_PLIL1KEEP = 0x08 + 1
    const val ARM64_PRFM_PLIL1STRM = 0x09 + 1
    const val ARM64_PRFM_PLIL2KEEP = 0x0a + 1
    const val ARM64_PRFM_PLIL2STRM = 0x0b + 1
    const val ARM64_PRFM_PLIL3KEEP = 0x0c + 1
    const val ARM64_PRFM_PLIL3STRM = 0x0d + 1
    const val ARM64_PRFM_PSTL1KEEP = 0x10 + 1
    const val ARM64_PRFM_PSTL1STRM = 0x11 + 1
    const val ARM64_PRFM_PSTL2KEEP = 0x12 + 1
    const val ARM64_PRFM_PSTL2STRM = 0x13 + 1
    const val ARM64_PRFM_PSTL3KEEP = 0x14 + 1
    const val ARM64_PRFM_PSTL3STRM = 0x15 + 1

    // ARM64 registers
    const val ARM64_REG_INVALID = 0
    const val ARM64_REG_X29 = 1
    const val ARM64_REG_X30 = 2
    const val ARM64_REG_NZCV = 3
    const val ARM64_REG_SP = 4
    const val ARM64_REG_WSP = 5
    const val ARM64_REG_WZR = 6
    const val ARM64_REG_XZR = 7
    const val ARM64_REG_B0 = 8
    const val ARM64_REG_B1 = 9
    const val ARM64_REG_B2 = 10
    const val ARM64_REG_B3 = 11
    const val ARM64_REG_B4 = 12
    const val ARM64_REG_B5 = 13
    const val ARM64_REG_B6 = 14
    const val ARM64_REG_B7 = 15
    const val ARM64_REG_B8 = 16
    const val ARM64_REG_B9 = 17
    const val ARM64_REG_B10 = 18
    const val ARM64_REG_B11 = 19
    const val ARM64_REG_B12 = 20
    const val ARM64_REG_B13 = 21
    const val ARM64_REG_B14 = 22
    const val ARM64_REG_B15 = 23
    const val ARM64_REG_B16 = 24
    const val ARM64_REG_B17 = 25
    const val ARM64_REG_B18 = 26
    const val ARM64_REG_B19 = 27
    const val ARM64_REG_B20 = 28
    const val ARM64_REG_B21 = 29
    const val ARM64_REG_B22 = 30
    const val ARM64_REG_B23 = 31
    const val ARM64_REG_B24 = 32
    const val ARM64_REG_B25 = 33
    const val ARM64_REG_B26 = 34
    const val ARM64_REG_B27 = 35
    const val ARM64_REG_B28 = 36
    const val ARM64_REG_B29 = 37
    const val ARM64_REG_B30 = 38
    const val ARM64_REG_B31 = 39
    const val ARM64_REG_D0 = 40
    const val ARM64_REG_D1 = 41
    const val ARM64_REG_D2 = 42
    const val ARM64_REG_D3 = 43
    const val ARM64_REG_D4 = 44
    const val ARM64_REG_D5 = 45
    const val ARM64_REG_D6 = 46
    const val ARM64_REG_D7 = 47
    const val ARM64_REG_D8 = 48
    const val ARM64_REG_D9 = 49
    const val ARM64_REG_D10 = 50
    const val ARM64_REG_D11 = 51
    const val ARM64_REG_D12 = 52
    const val ARM64_REG_D13 = 53
    const val ARM64_REG_D14 = 54
    const val ARM64_REG_D15 = 55
    const val ARM64_REG_D16 = 56
    const val ARM64_REG_D17 = 57
    const val ARM64_REG_D18 = 58
    const val ARM64_REG_D19 = 59
    const val ARM64_REG_D20 = 60
    const val ARM64_REG_D21 = 61
    const val ARM64_REG_D22 = 62
    const val ARM64_REG_D23 = 63
    const val ARM64_REG_D24 = 64
    const val ARM64_REG_D25 = 65
    const val ARM64_REG_D26 = 66
    const val ARM64_REG_D27 = 67
    const val ARM64_REG_D28 = 68
    const val ARM64_REG_D29 = 69
    const val ARM64_REG_D30 = 70
    const val ARM64_REG_D31 = 71
    const val ARM64_REG_H0 = 72
    const val ARM64_REG_H1 = 73
    const val ARM64_REG_H2 = 74
    const val ARM64_REG_H3 = 75
    const val ARM64_REG_H4 = 76
    const val ARM64_REG_H5 = 77
    const val ARM64_REG_H6 = 78
    const val ARM64_REG_H7 = 79
    const val ARM64_REG_H8 = 80
    const val ARM64_REG_H9 = 81
    const val ARM64_REG_H10 = 82
    const val ARM64_REG_H11 = 83
    const val ARM64_REG_H12 = 84
    const val ARM64_REG_H13 = 85
    const val ARM64_REG_H14 = 86
    const val ARM64_REG_H15 = 87
    const val ARM64_REG_H16 = 88
    const val ARM64_REG_H17 = 89
    const val ARM64_REG_H18 = 90
    const val ARM64_REG_H19 = 91
    const val ARM64_REG_H20 = 92
    const val ARM64_REG_H21 = 93
    const val ARM64_REG_H22 = 94
    const val ARM64_REG_H23 = 95
    const val ARM64_REG_H24 = 96
    const val ARM64_REG_H25 = 97
    const val ARM64_REG_H26 = 98
    const val ARM64_REG_H27 = 99
    const val ARM64_REG_H28 = 100
    const val ARM64_REG_H29 = 101
    const val ARM64_REG_H30 = 102
    const val ARM64_REG_H31 = 103
    const val ARM64_REG_Q0 = 104
    const val ARM64_REG_Q1 = 105
    const val ARM64_REG_Q2 = 106
    const val ARM64_REG_Q3 = 107
    const val ARM64_REG_Q4 = 108
    const val ARM64_REG_Q5 = 109
    const val ARM64_REG_Q6 = 110
    const val ARM64_REG_Q7 = 111
    const val ARM64_REG_Q8 = 112
    const val ARM64_REG_Q9 = 113
    const val ARM64_REG_Q10 = 114
    const val ARM64_REG_Q11 = 115
    const val ARM64_REG_Q12 = 116
    const val ARM64_REG_Q13 = 117
    const val ARM64_REG_Q14 = 118
    const val ARM64_REG_Q15 = 119
    const val ARM64_REG_Q16 = 120
    const val ARM64_REG_Q17 = 121
    const val ARM64_REG_Q18 = 122
    const val ARM64_REG_Q19 = 123
    const val ARM64_REG_Q20 = 124
    const val ARM64_REG_Q21 = 125
    const val ARM64_REG_Q22 = 126
    const val ARM64_REG_Q23 = 127
    const val ARM64_REG_Q24 = 128
    const val ARM64_REG_Q25 = 129
    const val ARM64_REG_Q26 = 130
    const val ARM64_REG_Q27 = 131
    const val ARM64_REG_Q28 = 132
    const val ARM64_REG_Q29 = 133
    const val ARM64_REG_Q30 = 134
    const val ARM64_REG_Q31 = 135
    const val ARM64_REG_S0 = 136
    const val ARM64_REG_S1 = 137
    const val ARM64_REG_S2 = 138
    const val ARM64_REG_S3 = 139
    const val ARM64_REG_S4 = 140
    const val ARM64_REG_S5 = 141
    const val ARM64_REG_S6 = 142
    const val ARM64_REG_S7 = 143
    const val ARM64_REG_S8 = 144
    const val ARM64_REG_S9 = 145
    const val ARM64_REG_S10 = 146
    const val ARM64_REG_S11 = 147
    const val ARM64_REG_S12 = 148
    const val ARM64_REG_S13 = 149
    const val ARM64_REG_S14 = 150
    const val ARM64_REG_S15 = 151
    const val ARM64_REG_S16 = 152
    const val ARM64_REG_S17 = 153
    const val ARM64_REG_S18 = 154
    const val ARM64_REG_S19 = 155
    const val ARM64_REG_S20 = 156
    const val ARM64_REG_S21 = 157
    const val ARM64_REG_S22 = 158
    const val ARM64_REG_S23 = 159
    const val ARM64_REG_S24 = 160
    const val ARM64_REG_S25 = 161
    const val ARM64_REG_S26 = 162
    const val ARM64_REG_S27 = 163
    const val ARM64_REG_S28 = 164
    const val ARM64_REG_S29 = 165
    const val ARM64_REG_S30 = 166
    const val ARM64_REG_S31 = 167
    const val ARM64_REG_W0 = 168
    const val ARM64_REG_W1 = 169
    const val ARM64_REG_W2 = 170
    const val ARM64_REG_W3 = 171
    const val ARM64_REG_W4 = 172
    const val ARM64_REG_W5 = 173
    const val ARM64_REG_W6 = 174
    const val ARM64_REG_W7 = 175
    const val ARM64_REG_W8 = 176
    const val ARM64_REG_W9 = 177
    const val ARM64_REG_W10 = 178
    const val ARM64_REG_W11 = 179
    const val ARM64_REG_W12 = 180
    const val ARM64_REG_W13 = 181
    const val ARM64_REG_W14 = 182
    const val ARM64_REG_W15 = 183
    const val ARM64_REG_W16 = 184
    const val ARM64_REG_W17 = 185
    const val ARM64_REG_W18 = 186
    const val ARM64_REG_W19 = 187
    const val ARM64_REG_W20 = 188
    const val ARM64_REG_W21 = 189
    const val ARM64_REG_W22 = 190
    const val ARM64_REG_W23 = 191
    const val ARM64_REG_W24 = 192
    const val ARM64_REG_W25 = 193
    const val ARM64_REG_W26 = 194
    const val ARM64_REG_W27 = 195
    const val ARM64_REG_W28 = 196
    const val ARM64_REG_W29 = 197
    const val ARM64_REG_W30 = 198
    const val ARM64_REG_X0 = 199
    const val ARM64_REG_X1 = 200
    const val ARM64_REG_X2 = 201
    const val ARM64_REG_X3 = 202
    const val ARM64_REG_X4 = 203
    const val ARM64_REG_X5 = 204
    const val ARM64_REG_X6 = 205
    const val ARM64_REG_X7 = 206
    const val ARM64_REG_X8 = 207
    const val ARM64_REG_X9 = 208
    const val ARM64_REG_X10 = 209
    const val ARM64_REG_X11 = 210
    const val ARM64_REG_X12 = 211
    const val ARM64_REG_X13 = 212
    const val ARM64_REG_X14 = 213
    const val ARM64_REG_X15 = 214
    const val ARM64_REG_X16 = 215
    const val ARM64_REG_X17 = 216
    const val ARM64_REG_X18 = 217
    const val ARM64_REG_X19 = 218
    const val ARM64_REG_X20 = 219
    const val ARM64_REG_X21 = 220
    const val ARM64_REG_X22 = 221
    const val ARM64_REG_X23 = 222
    const val ARM64_REG_X24 = 223
    const val ARM64_REG_X25 = 224
    const val ARM64_REG_X26 = 225
    const val ARM64_REG_X27 = 226
    const val ARM64_REG_X28 = 227
    const val ARM64_REG_V0 = 228
    const val ARM64_REG_V1 = 229
    const val ARM64_REG_V2 = 230
    const val ARM64_REG_V3 = 231
    const val ARM64_REG_V4 = 232
    const val ARM64_REG_V5 = 233
    const val ARM64_REG_V6 = 234
    const val ARM64_REG_V7 = 235
    const val ARM64_REG_V8 = 236
    const val ARM64_REG_V9 = 237
    const val ARM64_REG_V10 = 238
    const val ARM64_REG_V11 = 239
    const val ARM64_REG_V12 = 240
    const val ARM64_REG_V13 = 241
    const val ARM64_REG_V14 = 242
    const val ARM64_REG_V15 = 243
    const val ARM64_REG_V16 = 244
    const val ARM64_REG_V17 = 245
    const val ARM64_REG_V18 = 246
    const val ARM64_REG_V19 = 247
    const val ARM64_REG_V20 = 248
    const val ARM64_REG_V21 = 249
    const val ARM64_REG_V22 = 250
    const val ARM64_REG_V23 = 251
    const val ARM64_REG_V24 = 252
    const val ARM64_REG_V25 = 253
    const val ARM64_REG_V26 = 254
    const val ARM64_REG_V27 = 255
    const val ARM64_REG_V28 = 256
    const val ARM64_REG_V29 = 257
    const val ARM64_REG_V30 = 258
    const val ARM64_REG_V31 = 259
    const val ARM64_REG_ENDING = 260

    // alias registers
    const val ARM64_REG_IP0 = ARM64_REG_X16
    const val ARM64_REG_IP1 = ARM64_REG_X17
    const val ARM64_REG_FP = ARM64_REG_X29
    const val ARM64_REG_LR = ARM64_REG_X30

    // ARM64 instruction
    const val ARM64_INS_INVALID = 0
    const val ARM64_INS_ABS = 1
    const val ARM64_INS_ADC = 2
    const val ARM64_INS_ADDHN = 3
    const val ARM64_INS_ADDHN2 = 4
    const val ARM64_INS_ADDP = 5
    const val ARM64_INS_ADD = 6
    const val ARM64_INS_ADDV = 7
    const val ARM64_INS_ADR = 8
    const val ARM64_INS_ADRP = 9
    const val ARM64_INS_AESD = 10
    const val ARM64_INS_AESE = 11
    const val ARM64_INS_AESIMC = 12
    const val ARM64_INS_AESMC = 13
    const val ARM64_INS_AND = 14
    const val ARM64_INS_ASR = 15
    const val ARM64_INS_B = 16
    const val ARM64_INS_BFM = 17
    const val ARM64_INS_BIC = 18
    const val ARM64_INS_BIF = 19
    const val ARM64_INS_BIT = 20
    const val ARM64_INS_BL = 21
    const val ARM64_INS_BLR = 22
    const val ARM64_INS_BR = 23
    const val ARM64_INS_BRK = 24
    const val ARM64_INS_BSL = 25
    const val ARM64_INS_CBNZ = 26
    const val ARM64_INS_CBZ = 27
    const val ARM64_INS_CCMN = 28
    const val ARM64_INS_CCMP = 29
    const val ARM64_INS_CLREX = 30
    const val ARM64_INS_CLS = 31
    const val ARM64_INS_CLZ = 32
    const val ARM64_INS_CMEQ = 33
    const val ARM64_INS_CMGE = 34
    const val ARM64_INS_CMGT = 35
    const val ARM64_INS_CMHI = 36
    const val ARM64_INS_CMHS = 37
    const val ARM64_INS_CMLE = 38
    const val ARM64_INS_CMLT = 39
    const val ARM64_INS_CMTST = 40
    const val ARM64_INS_CNT = 41
    const val ARM64_INS_MOV = 42
    const val ARM64_INS_CRC32B = 43
    const val ARM64_INS_CRC32CB = 44
    const val ARM64_INS_CRC32CH = 45
    const val ARM64_INS_CRC32CW = 46
    const val ARM64_INS_CRC32CX = 47
    const val ARM64_INS_CRC32H = 48
    const val ARM64_INS_CRC32W = 49
    const val ARM64_INS_CRC32X = 50
    const val ARM64_INS_CSEL = 51
    const val ARM64_INS_CSINC = 52
    const val ARM64_INS_CSINV = 53
    const val ARM64_INS_CSNEG = 54
    const val ARM64_INS_DCPS1 = 55
    const val ARM64_INS_DCPS2 = 56
    const val ARM64_INS_DCPS3 = 57
    const val ARM64_INS_DMB = 58
    const val ARM64_INS_DRPS = 59
    const val ARM64_INS_DSB = 60
    const val ARM64_INS_DUP = 61
    const val ARM64_INS_EON = 62
    const val ARM64_INS_EOR = 63
    const val ARM64_INS_ERET = 64
    const val ARM64_INS_EXTR = 65
    const val ARM64_INS_EXT = 66
    const val ARM64_INS_FABD = 67
    const val ARM64_INS_FABS = 68
    const val ARM64_INS_FACGE = 69
    const val ARM64_INS_FACGT = 70
    const val ARM64_INS_FADD = 71
    const val ARM64_INS_FADDP = 72
    const val ARM64_INS_FCCMP = 73
    const val ARM64_INS_FCCMPE = 74
    const val ARM64_INS_FCMEQ = 75
    const val ARM64_INS_FCMGE = 76
    const val ARM64_INS_FCMGT = 77
    const val ARM64_INS_FCMLE = 78
    const val ARM64_INS_FCMLT = 79
    const val ARM64_INS_FCMP = 80
    const val ARM64_INS_FCMPE = 81
    const val ARM64_INS_FCSEL = 82
    const val ARM64_INS_FCVTAS = 83
    const val ARM64_INS_FCVTAU = 84
    const val ARM64_INS_FCVT = 85
    const val ARM64_INS_FCVTL = 86
    const val ARM64_INS_FCVTL2 = 87
    const val ARM64_INS_FCVTMS = 88
    const val ARM64_INS_FCVTMU = 89
    const val ARM64_INS_FCVTNS = 90
    const val ARM64_INS_FCVTNU = 91
    const val ARM64_INS_FCVTN = 92
    const val ARM64_INS_FCVTN2 = 93
    const val ARM64_INS_FCVTPS = 94
    const val ARM64_INS_FCVTPU = 95
    const val ARM64_INS_FCVTXN = 96
    const val ARM64_INS_FCVTXN2 = 97
    const val ARM64_INS_FCVTZS = 98
    const val ARM64_INS_FCVTZU = 99
    const val ARM64_INS_FDIV = 100
    const val ARM64_INS_FMADD = 101
    const val ARM64_INS_FMAX = 102
    const val ARM64_INS_FMAXNM = 103
    const val ARM64_INS_FMAXNMP = 104
    const val ARM64_INS_FMAXNMV = 105
    const val ARM64_INS_FMAXP = 106
    const val ARM64_INS_FMAXV = 107
    const val ARM64_INS_FMIN = 108
    const val ARM64_INS_FMINNM = 109
    const val ARM64_INS_FMINNMP = 110
    const val ARM64_INS_FMINNMV = 111
    const val ARM64_INS_FMINP = 112
    const val ARM64_INS_FMINV = 113
    const val ARM64_INS_FMLA = 114
    const val ARM64_INS_FMLS = 115
    const val ARM64_INS_FMOV = 116
    const val ARM64_INS_FMSUB = 117
    const val ARM64_INS_FMUL = 118
    const val ARM64_INS_FMULX = 119
    const val ARM64_INS_FNEG = 120
    const val ARM64_INS_FNMADD = 121
    const val ARM64_INS_FNMSUB = 122
    const val ARM64_INS_FNMUL = 123
    const val ARM64_INS_FRECPE = 124
    const val ARM64_INS_FRECPS = 125
    const val ARM64_INS_FRECPX = 126
    const val ARM64_INS_FRINTA = 127
    const val ARM64_INS_FRINTI = 128
    const val ARM64_INS_FRINTM = 129
    const val ARM64_INS_FRINTN = 130
    const val ARM64_INS_FRINTP = 131
    const val ARM64_INS_FRINTX = 132
    const val ARM64_INS_FRINTZ = 133
    const val ARM64_INS_FRSQRTE = 134
    const val ARM64_INS_FRSQRTS = 135
    const val ARM64_INS_FSQRT = 136
    const val ARM64_INS_FSUB = 137
    const val ARM64_INS_HINT = 138
    const val ARM64_INS_HLT = 139
    const val ARM64_INS_HVC = 140
    const val ARM64_INS_INS = 141
    const val ARM64_INS_ISB = 142
    const val ARM64_INS_LD1 = 143
    const val ARM64_INS_LD1R = 144
    const val ARM64_INS_LD2R = 145
    const val ARM64_INS_LD2 = 146
    const val ARM64_INS_LD3R = 147
    const val ARM64_INS_LD3 = 148
    const val ARM64_INS_LD4 = 149
    const val ARM64_INS_LD4R = 150
    const val ARM64_INS_LDARB = 151
    const val ARM64_INS_LDARH = 152
    const val ARM64_INS_LDAR = 153
    const val ARM64_INS_LDAXP = 154
    const val ARM64_INS_LDAXRB = 155
    const val ARM64_INS_LDAXRH = 156
    const val ARM64_INS_LDAXR = 157
    const val ARM64_INS_LDNP = 158
    const val ARM64_INS_LDP = 159
    const val ARM64_INS_LDPSW = 160
    const val ARM64_INS_LDRB = 161
    const val ARM64_INS_LDR = 162
    const val ARM64_INS_LDRH = 163
    const val ARM64_INS_LDRSB = 164
    const val ARM64_INS_LDRSH = 165
    const val ARM64_INS_LDRSW = 166
    const val ARM64_INS_LDTRB = 167
    const val ARM64_INS_LDTRH = 168
    const val ARM64_INS_LDTRSB = 169
    const val ARM64_INS_LDTRSH = 170
    const val ARM64_INS_LDTRSW = 171
    const val ARM64_INS_LDTR = 172
    const val ARM64_INS_LDURB = 173
    const val ARM64_INS_LDUR = 174
    const val ARM64_INS_LDURH = 175
    const val ARM64_INS_LDURSB = 176
    const val ARM64_INS_LDURSH = 177
    const val ARM64_INS_LDURSW = 178
    const val ARM64_INS_LDXP = 179
    const val ARM64_INS_LDXRB = 180
    const val ARM64_INS_LDXRH = 181
    const val ARM64_INS_LDXR = 182
    const val ARM64_INS_LSL = 183
    const val ARM64_INS_LSR = 184
    const val ARM64_INS_MADD = 185
    const val ARM64_INS_MLA = 186
    const val ARM64_INS_MLS = 187
    const val ARM64_INS_MOVI = 188
    const val ARM64_INS_MOVK = 189
    const val ARM64_INS_MOVN = 190
    const val ARM64_INS_MOVZ = 191
    const val ARM64_INS_MRS = 192
    const val ARM64_INS_MSR = 193
    const val ARM64_INS_MSUB = 194
    const val ARM64_INS_MUL = 195
    const val ARM64_INS_MVNI = 196
    const val ARM64_INS_NEG = 197
    const val ARM64_INS_NOT = 198
    const val ARM64_INS_ORN = 199
    const val ARM64_INS_ORR = 200
    const val ARM64_INS_PMULL2 = 201
    const val ARM64_INS_PMULL = 202
    const val ARM64_INS_PMUL = 203
    const val ARM64_INS_PRFM = 204
    const val ARM64_INS_PRFUM = 205
    const val ARM64_INS_RADDHN = 206
    const val ARM64_INS_RADDHN2 = 207
    const val ARM64_INS_RBIT = 208
    const val ARM64_INS_RET = 209
    const val ARM64_INS_REV16 = 210
    const val ARM64_INS_REV32 = 211
    const val ARM64_INS_REV64 = 212
    const val ARM64_INS_REV = 213
    const val ARM64_INS_ROR = 214
    const val ARM64_INS_RSHRN2 = 215
    const val ARM64_INS_RSHRN = 216
    const val ARM64_INS_RSUBHN = 217
    const val ARM64_INS_RSUBHN2 = 218
    const val ARM64_INS_SABAL2 = 219
    const val ARM64_INS_SABAL = 220
    const val ARM64_INS_SABA = 221
    const val ARM64_INS_SABDL2 = 222
    const val ARM64_INS_SABDL = 223
    const val ARM64_INS_SABD = 224
    const val ARM64_INS_SADALP = 225
    const val ARM64_INS_SADDLP = 226
    const val ARM64_INS_SADDLV = 227
    const val ARM64_INS_SADDL2 = 228
    const val ARM64_INS_SADDL = 229
    const val ARM64_INS_SADDW2 = 230
    const val ARM64_INS_SADDW = 231
    const val ARM64_INS_SBC = 232
    const val ARM64_INS_SBFM = 233
    const val ARM64_INS_SCVTF = 234
    const val ARM64_INS_SDIV = 235
    const val ARM64_INS_SHA1C = 236
    const val ARM64_INS_SHA1H = 237
    const val ARM64_INS_SHA1M = 238
    const val ARM64_INS_SHA1P = 239
    const val ARM64_INS_SHA1SU0 = 240
    const val ARM64_INS_SHA1SU1 = 241
    const val ARM64_INS_SHA256H2 = 242
    const val ARM64_INS_SHA256H = 243
    const val ARM64_INS_SHA256SU0 = 244
    const val ARM64_INS_SHA256SU1 = 245
    const val ARM64_INS_SHADD = 246
    const val ARM64_INS_SHLL2 = 247
    const val ARM64_INS_SHLL = 248
    const val ARM64_INS_SHL = 249
    const val ARM64_INS_SHRN2 = 250
    const val ARM64_INS_SHRN = 251
    const val ARM64_INS_SHSUB = 252
    const val ARM64_INS_SLI = 253
    const val ARM64_INS_SMADDL = 254
    const val ARM64_INS_SMAXP = 255
    const val ARM64_INS_SMAXV = 256
    const val ARM64_INS_SMAX = 257
    const val ARM64_INS_SMC = 258
    const val ARM64_INS_SMINP = 259
    const val ARM64_INS_SMINV = 260
    const val ARM64_INS_SMIN = 261
    const val ARM64_INS_SMLAL2 = 262
    const val ARM64_INS_SMLAL = 263
    const val ARM64_INS_SMLSL2 = 264
    const val ARM64_INS_SMLSL = 265
    const val ARM64_INS_SMOV = 266
    const val ARM64_INS_SMSUBL = 267
    const val ARM64_INS_SMULH = 268
    const val ARM64_INS_SMULL2 = 269
    const val ARM64_INS_SMULL = 270
    const val ARM64_INS_SQABS = 271
    const val ARM64_INS_SQADD = 272
    const val ARM64_INS_SQDMLAL = 273
    const val ARM64_INS_SQDMLAL2 = 274
    const val ARM64_INS_SQDMLSL = 275
    const val ARM64_INS_SQDMLSL2 = 276
    const val ARM64_INS_SQDMULH = 277
    const val ARM64_INS_SQDMULL = 278
    const val ARM64_INS_SQDMULL2 = 279
    const val ARM64_INS_SQNEG = 280
    const val ARM64_INS_SQRDMULH = 281
    const val ARM64_INS_SQRSHL = 282
    const val ARM64_INS_SQRSHRN = 283
    const val ARM64_INS_SQRSHRN2 = 284
    const val ARM64_INS_SQRSHRUN = 285
    const val ARM64_INS_SQRSHRUN2 = 286
    const val ARM64_INS_SQSHLU = 287
    const val ARM64_INS_SQSHL = 288
    const val ARM64_INS_SQSHRN = 289
    const val ARM64_INS_SQSHRN2 = 290
    const val ARM64_INS_SQSHRUN = 291
    const val ARM64_INS_SQSHRUN2 = 292
    const val ARM64_INS_SQSUB = 293
    const val ARM64_INS_SQXTN2 = 294
    const val ARM64_INS_SQXTN = 295
    const val ARM64_INS_SQXTUN2 = 296
    const val ARM64_INS_SQXTUN = 297
    const val ARM64_INS_SRHADD = 298
    const val ARM64_INS_SRI = 299
    const val ARM64_INS_SRSHL = 300
    const val ARM64_INS_SRSHR = 301
    const val ARM64_INS_SRSRA = 302
    const val ARM64_INS_SSHLL2 = 303
    const val ARM64_INS_SSHLL = 304
    const val ARM64_INS_SSHL = 305
    const val ARM64_INS_SSHR = 306
    const val ARM64_INS_SSRA = 307
    const val ARM64_INS_SSUBL2 = 308
    const val ARM64_INS_SSUBL = 309
    const val ARM64_INS_SSUBW2 = 310
    const val ARM64_INS_SSUBW = 311
    const val ARM64_INS_ST1 = 312
    const val ARM64_INS_ST2 = 313
    const val ARM64_INS_ST3 = 314
    const val ARM64_INS_ST4 = 315
    const val ARM64_INS_STLRB = 316
    const val ARM64_INS_STLRH = 317
    const val ARM64_INS_STLR = 318
    const val ARM64_INS_STLXP = 319
    const val ARM64_INS_STLXRB = 320
    const val ARM64_INS_STLXRH = 321
    const val ARM64_INS_STLXR = 322
    const val ARM64_INS_STNP = 323
    const val ARM64_INS_STP = 324
    const val ARM64_INS_STRB = 325
    const val ARM64_INS_STR = 326
    const val ARM64_INS_STRH = 327
    const val ARM64_INS_STTRB = 328
    const val ARM64_INS_STTRH = 329
    const val ARM64_INS_STTR = 330
    const val ARM64_INS_STURB = 331
    const val ARM64_INS_STUR = 332
    const val ARM64_INS_STURH = 333
    const val ARM64_INS_STXP = 334
    const val ARM64_INS_STXRB = 335
    const val ARM64_INS_STXRH = 336
    const val ARM64_INS_STXR = 337
    const val ARM64_INS_SUBHN = 338
    const val ARM64_INS_SUBHN2 = 339
    const val ARM64_INS_SUB = 340
    const val ARM64_INS_SUQADD = 341
    const val ARM64_INS_SVC = 342
    const val ARM64_INS_SYSL = 343
    const val ARM64_INS_SYS = 344
    const val ARM64_INS_TBL = 345
    const val ARM64_INS_TBNZ = 346
    const val ARM64_INS_TBX = 347
    const val ARM64_INS_TBZ = 348
    const val ARM64_INS_TRN1 = 349
    const val ARM64_INS_TRN2 = 350
    const val ARM64_INS_UABAL2 = 351
    const val ARM64_INS_UABAL = 352
    const val ARM64_INS_UABA = 353
    const val ARM64_INS_UABDL2 = 354
    const val ARM64_INS_UABDL = 355
    const val ARM64_INS_UABD = 356
    const val ARM64_INS_UADALP = 357
    const val ARM64_INS_UADDLP = 358
    const val ARM64_INS_UADDLV = 359
    const val ARM64_INS_UADDL2 = 360
    const val ARM64_INS_UADDL = 361
    const val ARM64_INS_UADDW2 = 362
    const val ARM64_INS_UADDW = 363
    const val ARM64_INS_UBFM = 364
    const val ARM64_INS_UCVTF = 365
    const val ARM64_INS_UDIV = 366
    const val ARM64_INS_UHADD = 367
    const val ARM64_INS_UHSUB = 368
    const val ARM64_INS_UMADDL = 369
    const val ARM64_INS_UMAXP = 370
    const val ARM64_INS_UMAXV = 371
    const val ARM64_INS_UMAX = 372
    const val ARM64_INS_UMINP = 373
    const val ARM64_INS_UMINV = 374
    const val ARM64_INS_UMIN = 375
    const val ARM64_INS_UMLAL2 = 376
    const val ARM64_INS_UMLAL = 377
    const val ARM64_INS_UMLSL2 = 378
    const val ARM64_INS_UMLSL = 379
    const val ARM64_INS_UMOV = 380
    const val ARM64_INS_UMSUBL = 381
    const val ARM64_INS_UMULH = 382
    const val ARM64_INS_UMULL2 = 383
    const val ARM64_INS_UMULL = 384
    const val ARM64_INS_UQADD = 385
    const val ARM64_INS_UQRSHL = 386
    const val ARM64_INS_UQRSHRN = 387
    const val ARM64_INS_UQRSHRN2 = 388
    const val ARM64_INS_UQSHL = 389
    const val ARM64_INS_UQSHRN = 390
    const val ARM64_INS_UQSHRN2 = 391
    const val ARM64_INS_UQSUB = 392
    const val ARM64_INS_UQXTN2 = 393
    const val ARM64_INS_UQXTN = 394
    const val ARM64_INS_URECPE = 395
    const val ARM64_INS_URHADD = 396
    const val ARM64_INS_URSHL = 397
    const val ARM64_INS_URSHR = 398
    const val ARM64_INS_URSQRTE = 399
    const val ARM64_INS_URSRA = 400
    const val ARM64_INS_USHLL2 = 401
    const val ARM64_INS_USHLL = 402
    const val ARM64_INS_USHL = 403
    const val ARM64_INS_USHR = 404
    const val ARM64_INS_USQADD = 405
    const val ARM64_INS_USRA = 406
    const val ARM64_INS_USUBL2 = 407
    const val ARM64_INS_USUBL = 408
    const val ARM64_INS_USUBW2 = 409
    const val ARM64_INS_USUBW = 410
    const val ARM64_INS_UZP1 = 411
    const val ARM64_INS_UZP2 = 412
    const val ARM64_INS_XTN2 = 413
    const val ARM64_INS_XTN = 414
    const val ARM64_INS_ZIP1 = 415
    const val ARM64_INS_ZIP2 = 416
    const val ARM64_INS_MNEG = 417
    const val ARM64_INS_UMNEGL = 418
    const val ARM64_INS_SMNEGL = 419
    const val ARM64_INS_NOP = 420
    const val ARM64_INS_YIELD = 421
    const val ARM64_INS_WFE = 422
    const val ARM64_INS_WFI = 423
    const val ARM64_INS_SEV = 424
    const val ARM64_INS_SEVL = 425
    const val ARM64_INS_NGC = 426
    const val ARM64_INS_SBFIZ = 427
    const val ARM64_INS_UBFIZ = 428
    const val ARM64_INS_SBFX = 429
    const val ARM64_INS_UBFX = 430
    const val ARM64_INS_BFI = 431
    const val ARM64_INS_BFXIL = 432
    const val ARM64_INS_CMN = 433
    const val ARM64_INS_MVN = 434
    const val ARM64_INS_TST = 435
    const val ARM64_INS_CSET = 436
    const val ARM64_INS_CINC = 437
    const val ARM64_INS_CSETM = 438
    const val ARM64_INS_CINV = 439
    const val ARM64_INS_CNEG = 440
    const val ARM64_INS_SXTB = 441
    const val ARM64_INS_SXTH = 442
    const val ARM64_INS_SXTW = 443
    const val ARM64_INS_CMP = 444
    const val ARM64_INS_UXTB = 445
    const val ARM64_INS_UXTH = 446
    const val ARM64_INS_UXTW = 447
    const val ARM64_INS_IC = 448
    const val ARM64_INS_DC = 449
    const val ARM64_INS_AT = 450
    const val ARM64_INS_TLBI = 451
    const val ARM64_INS_ENDING = 452

    // Group of ARM64 instructions
    const val ARM64_GRP_INVALID = 0

    // Generic groups
    const val ARM64_GRP_JUMP = 1

    // Architecture-specific groups
    const val ARM64_GRP_CRYPTO = 128
    const val ARM64_GRP_FPARMV8 = 129
    const val ARM64_GRP_NEON = 130
    const val ARM64_GRP_CRC = 131
    const val ARM64_GRP_ENDING = 132
}