#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 12 13:05:52 2020
# Process ID: 7264
# Current directory: D:/SCU/Spring 2020/COEN122/finalProject/finalProject/finalProject.runs/synth_1
# Command line: vivado.exe -log mux.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux.tcl
# Log file: D:/SCU/Spring 2020/COEN122/finalProject/finalProject/finalProject.runs/synth_1/mux.vds
# Journal file: D:/SCU/Spring 2020/COEN122/finalProject/finalProject/finalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mux.tcl -notrace
Command: synth_design -top mux -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9424 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 573.070 ; gain = 243.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/SCU/Spring 2020/COEN122/finalProject/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [D:/SCU/Spring 2020/COEN122/finalProject/mux.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 645.371 ; gain = 315.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 645.371 ; gain = 315.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 645.371 ; gain = 315.410
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/SCU/Spring 2020/COEN122/finalProject/mux.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 645.371 ; gain = 315.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module mux.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module mux.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 785.301 ; gain = 455.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 788.059 ; gain = 458.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 788.059 ; gain = 458.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |    32|
|2     |IBUF |   130|
|3     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   194|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 789.051 ; gain = 459.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 802.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 899.445 ; gain = 594.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SCU/Spring 2020/COEN122/finalProject/finalProject/finalProject.runs/synth_1/mux.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mux_utilization_synth.rpt -pb mux_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 12 13:06:57 2020...
