#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Sep 14 16:23:36 2016
# Process ID: 32168
# Current directory: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/managed_ip_project.runs/gig_ethernet_pcs_pma_0_synth_1
# Command line: vivado -log gig_ethernet_pcs_pma_0.vds -mode batch -messageDb vivado.pb -notrace -source gig_ethernet_pcs_pma_0.tcl
# Log file: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/managed_ip_project.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.vds
# Journal file: /home/mrenda/research/xvc_microserver/cores/managed_ip_project/managed_ip_project.runs/gig_ethernet_pcs_pma_0_synth_1/vivado.jou
#-----------------------------------------------------------
source gig_ethernet_pcs_pma_0.tcl -notrace
Command: synth_design -top gig_ethernet_pcs_pma_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32190 
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in gig_ethernet_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.191 ; gain = 216.578 ; free physical = 376 ; free virtual = 8060
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:98]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:95]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
	Parameter WAIT_TIME bound to: 24'b010110010110100000101111 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (1#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3724]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (2#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (3#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'FDP' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3892]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDP' (4#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3892]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (5#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' (6#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' (7#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' (8#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' (9#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' (10#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v:124]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_0 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 0 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 1 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101001110 
	Parameter RX_GT_NOMINAL_LATENCY bound to: 16'b0000000011001000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 0 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 1 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_QSGMII bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter RX_GT_NOMINAL_LATENCY bound to: 16'b0000000011001000 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101001110 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 0 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 1 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_QSGMII bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter RX_GT_NOMINAL_LATENCY bound to: 16'b0000000011001000 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101001110 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
	Parameter INITIALISE bound to: 2'b11 
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INITIALISE bound to: 2'b11 
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_QSGMII bound to: 0 - type: bool 
	Parameter C_QSGMII bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_USE_TRANSCEIVER bound to: 0 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 1 - type: bool 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_USE_TRANSCEIVER bound to: 0 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_lvds_transceiver_k7' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_lvds_transceiver.v:61]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_10b_6b' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_10b_6b.v:58]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_10b_6b' (19#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_10b_6b.v:58]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_encode_8b10b_lut_base' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:65]
	Parameter C_HAS_DISP_IN bound to: 1 - type: integer 
	Parameter C_HAS_FORCE_CODE bound to: 0 - type: integer 
	Parameter C_FORCE_CODE_VAL bound to: 1 - type: integer 
	Parameter C_FORCE_CODE_DISP bound to: 1 - type: integer 
	Parameter C_HAS_ND bound to: 0 - type: integer 
	Parameter C_HAS_KERR bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:233]
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:453]
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:501]
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:599]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_encode_8b10b_lut_base' (20#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_encode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_6b_10b' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_6b_10b.v:57]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gearbox_6b_10b' (21#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gearbox_6b_10b.v:57]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_comma_alignment' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_comma_alignment.v:71]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_comma_alignment' (22#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_comma_alignment.v:71]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_decode_8b10b_lut_base' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:65]
	Parameter C_HAS_CODE_ERR bound to: 1 - type: integer 
	Parameter C_HAS_DISP_ERR bound to: 1 - type: integer 
	Parameter C_HAS_DISP_IN bound to: 0 - type: integer 
	Parameter C_HAS_ND bound to: 0 - type: integer 
	Parameter C_HAS_SYM_DISP bound to: 0 - type: integer 
	Parameter C_HAS_RUN_DISP bound to: 1 - type: integer 
	Parameter C_SINIT_DOUT bound to: 8'b00000000 
	Parameter C_SINIT_KOUT bound to: 0 - type: integer 
	Parameter C_SINIT_RUN_DISP bound to: 0 - type: integer 
	Parameter neg bound to: 3'b001 
	Parameter pos bound to: 3'b010 
	Parameter zero bound to: 3'b000 
	Parameter invalid bound to: 3'b111 
	Parameter specneg bound to: 3'b110 
	Parameter specpos bound to: 3'b101 
	Parameter DEFAULTB5 bound to: 5'b11111 
	Parameter DEFAULTB3 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:368]
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:508]
INFO: [Synth 8-226] default block is never used [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:815]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_decode_8b10b_lut_base' (23#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/sgmii_lvds_transceiver/gig_ethernet_pcs_pma_0_decode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gpio_sgmii_top' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gpio_sgmii_top.v:61]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_iob' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:60]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14213]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (24#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14213]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (25#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (26#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (28#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_iob' (29#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:60]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_eye_monitor' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_eye_monitor.v:57]
	Parameter RST bound to: 10'b0000000001 
	Parameter IDLE bound to: 10'b0000000010 
	Parameter DEC bound to: 10'b0000000100 
	Parameter WAIT_LEFT bound to: 10'b0000001000 
	Parameter CHECK_LEFT bound to: 10'b0000010000 
	Parameter SAVE_LEFT bound to: 10'b0000100000 
	Parameter INC bound to: 10'b0001000000 
	Parameter WAIT_RIGHT bound to: 10'b0010000000 
	Parameter CHECK_RIGHT bound to: 10'b0100000000 
	Parameter SAVE_RIGHT bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_eye_monitor' (30#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_eye_monitor.v:57]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_calibration' [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_calibration.v:61]
	Parameter RST bound to: 12'b000000000001 
	Parameter SET_VAL bound to: 12'b000000000010 
	Parameter LOAD_VAL bound to: 12'b000000000100 
	Parameter WAIT_EYE_MON bound to: 12'b000000001000 
	Parameter INIT_CALC_EYE bound to: 12'b000000010000 
	Parameter INIT_COMPARE bound to: 12'b000000100000 
	Parameter INIT_INC bound to: 12'b000001000000 
	Parameter MAINT_BEGIN bound to: 12'b000010000000 
	Parameter MAINT_IDLE bound to: 12'b000100000000 
	Parameter MAINT_CALC_VAL bound to: 12'b001000000000 
	Parameter MAINT_SET_VAL bound to: 12'b010000000000 
	Parameter MAINT_LOAD_VAL bound to: 12'b100000000000 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_phy_calibration' (31#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_calibration.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gpio_sgmii_top' (32#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gpio_sgmii_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_lvds_transceiver_k7' (33#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_lvds_transceiver.v:61]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (34#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:95]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (35#1) [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:98]
WARNING: [Synth 8-3331] design gig_ethernet_pcs_pma_0_decode_8b10b_lut_base has unconnected port disp_in
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port RXBUFSTATUS[0]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[15]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[14]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[13]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[11]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[10]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[9]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[8]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[7]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[6]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[5]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[4]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[3]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[2]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_ADV_ABILITY[1]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_NP_TX[15]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port MR_NP_TX[12]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[9]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[8]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[7]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[6]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[5]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[4]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[3]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[2]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[1]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_BASEX[0]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[9]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[8]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[7]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[6]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[5]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[4]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[3]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[2]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[1]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port LINK_TIMER_SGMII[0]
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port BASEX_OR_SGMII
WARNING: [Synth 8-3331] design AUTO_NEG has unconnected port RESET_DONE
WARNING: [Synth 8-3331] design RX has unconnected port RXBUFSTATUS[0]
WARNING: [Synth 8-3331] design SYNCHRONISE has unconnected port RXBUFSTATUS[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port GTX_CLK
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PMA_RX_CLK0
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PMA_RX_CLK1
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port MDC
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port MDIO_IN
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port CONFIGURATION_VALID
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VAL
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port BASEX_OR_SGMII
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DCLK
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_GNT
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DRDY
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[15]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[14]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[13]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[12]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[11]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[10]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port DRP_DO[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[47]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[46]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[45]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[44]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[43]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SYSTEMTIMER_S_FIELD[42]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1149.441 ; gain = 265.828 ; free physical = 354 ; free virtual = 8041
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1149.441 ; gain = 265.828 ; free physical = 355 ; free virtual = 8042
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:10]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:11]
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gig_ethernet_pcs_pma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gig_ethernet_pcs_pma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/managed_ip_project/managed_ip_project.runs/gig_ethernet_pcs_pma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/managed_ip_project/managed_ip_project.runs/gig_ethernet_pcs_pma_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  FD => FDRE: 36 instances
  FDP => FDPE: 72 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1575.355 ; gain = 0.000 ; free physical = 112 ; free virtual = 7788
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7802
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sfd_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CONFIG_DATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C1_OR_C2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MR_AN_COMPLETE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG_REG_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG_VALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TOGGLE_TX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-5544] ROM "MGT_TX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MGT_RX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "timer0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_phy_iob.v:306]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_sgmii_eye_monitor.v:167]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'em_state_reg' in module 'gig_ethernet_pcs_pma_0_sgmii_eye_monitor'
INFO: [Synth 8-5546] ROM "o_eye_mon_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mon_idly_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cal_state_reg' in module 'gig_ethernet_pcs_pma_0_sgmii_phy_calibration'
INFO: [Synth 8-5546] ROM "o_initial_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_tap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maint_best_tap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_tap_window" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "viable_tap_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/lvds_transceiver/gig_ethernet_pcs_pma_0_gpio_sgmii_top.v:205]
INFO: [Synth 8-5544] ROM "panic_bucket0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "panic_bucket0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                             0000 |                             0000
          comma_detect_1 |                             0001 |                             0001
           aquire_sync_1 |                             0010 |                             0010
          comma_detect_2 |                             0011 |                             0011
           aquire_sync_2 |                             0100 |                             0100
          comma_detect_3 |                             0101 |                             0101
         sync_acquired_1 |                             0110 |                             0110
         sync_acquired_2 |                             0111 |                             0111
        sync_acquired_2a |                             1001 |                             1000
         sync_acquired_3 |                             1000 |                             1001
        sync_acquired_3a |                             1011 |                             1010
         sync_acquired_4 |                             1010 |                             1011
        sync_acquired_4a |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
                iSTATE12 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'sequential' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
                iSTATE12 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'sequential' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 102 ; free virtual = 7779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               60 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 231   
+---Muxes : 
	   7 Input     60 Bit        Muxes := 1     
	  11 Input     60 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 15    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	  15 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gig_ethernet_pcs_pma_0_reset_wtd_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gig_ethernet_pcs_pma_0_johnson_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module gig_ethernet_pcs_pma_0_tx_rate_adapt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module gig_ethernet_pcs_pma_0_rx_rate_adapt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module SYNCHRONISE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module AUTO_NEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module GPCS_PMA_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_0_gearbox_10b_6b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input     60 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_encode_8b10b_lut_base 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_gearbox_6b_10b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  11 Input     60 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_sgmii_comma_alignment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_0_decode_8b10b_lut_base 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	  15 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_0_sgmii_phy_iob 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_0_sgmii_eye_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module gig_ethernet_pcs_pma_0_sgmii_phy_calibration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_gpio_sgmii_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_ethernet_pcs_pma_0_lvds_transceiver_k7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 102 ; free virtual = 7779
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gpcs_pma_inst/TRANSMITTER/EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_eye_mon/mon_idly_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_eye_mon/o_eye_mon_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_phy_cal/current_tap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_phy_cal/maint_best_tap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_phy_cal/current_tap_window" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_phy_cal/viable_tap_found" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_phy_cal/o_initial_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sgmii_logic/receiver/sfd_aligned" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 134 ; free virtual = 7752
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 134 ; free virtual = 7752

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------------------+------------+---------------+----------------+
|Module Name                                  | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------+------------+---------------+----------------+
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b5         | 64x5          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b6_disp    | 64x3          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b5         | 64x5          | LUT            | 
|gig_ethernet_pcs_pma_0_decode_8b10b_lut_base | b6_disp    | 64x3          | LUT            | 
+---------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/mon_idly_requested_value_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/data_idly_requested_value_reg[5] )
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/encode_8b10b/ngnd.nd_reg) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/comma_alignment_inst/data_reg_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/comma_alignment_inst/data_reg_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/comma_alignment_inst/data_reg_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/comma_alignment_inst/data_reg_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/decode_8b10b/ngnd.nd_reg) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/decode_8b10b/ngsdn.sym_disp_i_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/decode_8b10b/ngsdn.sym_disp_i_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/data_idly_requested_value_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3332] Sequential element (lvds_transceiver_mw/gpio_sgmii_top_i/sgmii_phy_iob/mon_idly_requested_value_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_0_block.
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[8]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[9]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[12]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[13]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[7]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[1]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[9]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[2]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[10]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[3]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[4]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[13]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[6]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[7]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASE_OR_NP_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASEX_REMOTE_FAULT_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[8]' (FDRE) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gig_ethernet_pcs_pma_0_core/\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[2]' (FDR) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]' (FDR) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[5]' (FDR) to 'inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]'
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[11]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[13]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[13]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG1_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASEX_REMOTE_FAULT_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASE_OR_NP_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[16]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[13]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[11]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v15_2_1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 157 ; free virtual = 7777
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 157 ; free virtual = 7777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 119 ; free virtual = 7746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 109 ; free virtual = 7736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 136 ; free virtual = 7708
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 136 ; free virtual = 7708

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 136 ; free virtual = 7708
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 127 ; free virtual = 7699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 127 ; free virtual = 7699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 127 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 127 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v15_2_1 | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY4          |    28|
|2     |IDELAYE2        |     2|
|3     |ISERDESE2       |     2|
|4     |LUT1            |   109|
|5     |LUT2            |    79|
|6     |LUT3            |   135|
|7     |LUT4            |   162|
|8     |LUT5            |   121|
|9     |LUT6            |   293|
|10    |MUXF7           |     9|
|11    |OSERDESE2       |     1|
|12    |SRL16           |     2|
|13    |SRL16E          |     8|
|14    |FD              |    36|
|15    |FDP             |    72|
|16    |FDPE            |     4|
|17    |FDRE            |   859|
|18    |FDSE            |    36|
|19    |IBUFDS_DIFF_OUT |     1|
|20    |OBUFDS          |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                       |Module                                       |Cells |
+------+---------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                            |                                             |  1960|
|2     |  inst                                                         |gig_ethernet_pcs_pma_0_block                 |  1960|
|3     |    gig_ethernet_pcs_pma_0_core                                |gig_ethernet_pcs_pma_v15_2_1                 |   735|
|4     |      gpcs_pma_inst                                            |GPCS_PMA_GEN                                 |   735|
|5     |        \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION  |AUTO_NEG                                     |   272|
|6     |        \MGT_RESET.SYNC_ASYNC_RESET                            |reset_sync_block                             |     7|
|7     |        \MGT_RESET.SYNC_ASYNC_RESET_RECCLK                     |reset_sync_block_13                          |     7|
|8     |        \MGT_RESET.SYNC_SOFT_RESET_RECCLK                      |reset_sync_block_14                          |     6|
|9     |        \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                 |RX                                           |   186|
|10    |        \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                   |SYNCHRONISE                                  |    34|
|11    |        SYNC_SIGNAL_DETECT                                     |sync_block                                   |     8|
|12    |        TRANSMITTER                                            |TX                                           |   133|
|13    |    lvds_transceiver_mw                                        |gig_ethernet_pcs_pma_0_lvds_transceiver_k7   |  1016|
|14    |      comma_alignment_inst                                     |gig_ethernet_pcs_pma_0_sgmii_comma_alignment |    29|
|15    |      decode_8b10b                                             |gig_ethernet_pcs_pma_0_decode_8b10b_lut_base |    12|
|16    |      encode_8b10b                                             |gig_ethernet_pcs_pma_0_encode_8b10b_lut_base |    36|
|17    |      gpio_sgmii_top_i                                         |gig_ethernet_pcs_pma_0_gpio_sgmii_top        |   505|
|18    |        sgmii_eye_mon                                          |gig_ethernet_pcs_pma_0_sgmii_eye_monitor     |   159|
|19    |        sgmii_phy_cal                                          |gig_ethernet_pcs_pma_0_sgmii_phy_calibration |   118|
|20    |        sgmii_phy_iob                                          |gig_ethernet_pcs_pma_0_sgmii_phy_iob         |   147|
|21    |          reset_sync_rst_208                                   |gig_ethernet_pcs_pma_0_reset_sync_10         |    11|
|22    |          reset_sync_soft_rx_reset_208                         |gig_ethernet_pcs_pma_0_reset_sync_11         |     6|
|23    |          reset_sync_soft_tx_reset_208                         |gig_ethernet_pcs_pma_0_reset_sync_12         |     6|
|24    |        sync_block_code_error                                  |gig_ethernet_pcs_pma_0_sync_block_9          |    12|
|25    |      reset_sync_reset_104                                     |gig_ethernet_pcs_pma_0_reset_sync_3          |     7|
|26    |      reset_sync_soft_rx_reset_104                             |gig_ethernet_pcs_pma_0_reset_sync_4          |     7|
|27    |      reset_sync_soft_tx_reset_104                             |gig_ethernet_pcs_pma_0_reset_sync_5          |     6|
|28    |      rx_gearbox_i                                             |gig_ethernet_pcs_pma_0_gearbox_6b_10b        |   259|
|29    |        reset_sync_reset_208                                   |gig_ethernet_pcs_pma_0_reset_sync_8          |     6|
|30    |      sync_block_phy_init_cal_done                             |gig_ethernet_pcs_pma_0_sync_block_6          |     8|
|31    |      tx_gearbox_i                                             |gig_ethernet_pcs_pma_0_gearbox_10b_6b        |   130|
|32    |        reset_sync_reset_208                                   |gig_ethernet_pcs_pma_0_reset_sync_7          |     7|
|33    |    reset_wtd_timer                                            |gig_ethernet_pcs_pma_0_reset_wtd_timer       |    81|
|34    |    sgmii_logic                                                |gig_ethernet_pcs_pma_0_sgmii_adapt           |   121|
|35    |      clock_generation                                         |gig_ethernet_pcs_pma_0_clk_gen               |    32|
|36    |        clk_div1                                               |gig_ethernet_pcs_pma_0_johnson_cntr          |    10|
|37    |        clk_div2                                               |gig_ethernet_pcs_pma_0_johnson_cntr_2        |     9|
|38    |      gen_sync_reset                                           |gig_ethernet_pcs_pma_0_reset_sync            |     6|
|39    |      receiver                                                 |gig_ethernet_pcs_pma_0_rx_rate_adapt         |    61|
|40    |      resync_speed_100                                         |gig_ethernet_pcs_pma_0_sync_block_0          |     6|
|41    |      resync_speed_10_100                                      |gig_ethernet_pcs_pma_0_sync_block_1          |     6|
|42    |      transmitter                                              |gig_ethernet_pcs_pma_0_tx_rate_adapt         |    10|
|43    |    sync_block_mmcm_locked                                     |gig_ethernet_pcs_pma_0_sync_block            |     6|
+------+---------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 126 ; free virtual = 7698
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1575.355 ; gain = 131.441 ; free physical = 126 ; free virtual = 7698
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.355 ; gain = 691.742 ; free physical = 128 ; free virtual = 7700
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrenda/research/xvc_microserver/cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  FD => FDRE: 36 instances
  FDP => FDPE: 72 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1575.355 ; gain = 606.051 ; free physical = 134 ; free virtual = 7708
INFO: [Coretcl 2-1174] Renamed 42 cell refs.
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1607.367 ; gain = 0.000 ; free physical = 133 ; free virtual = 7707
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 16:25:15 2016...
