#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jun 18 09:48:10 2021
# Process ID: 98455
# Current directory: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1
# Command line: vivado -log mtf7_core_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mtf7_core_top.tcl
# Log file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.vds
# Journal file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top mtf7_core_top -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 98558
WARNING: [Synth 8-6901] identifier 'bw_addr' is used before its declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2412.625 ; gain = 155.715 ; free physical = 33924 ; free virtual = 83076
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mtf7_core_top' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter CORE_LINK_MEM_OFF bound to: 524288 - type: integer 
	Parameter AP_BEG bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
INFO: [Synth 8-6157] synthesizing module 'axi_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_in' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_or_mux' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'axi_or_mux' (4#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control_to_core_slave_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
	Parameter SB bound to: 5 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter RX_PHASE bound to: 57 - type: integer 
	Parameter RX_PH_CLK bound to: 912 - type: integer 
	Parameter BS_IDLE bound to: 2'b00 
	Parameter BS_CHECK bound to: 2'b01 
	Parameter BS_PAUSE bound to: 2'b10 
	Parameter BS_TO bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (5#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (6#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/ctoc_mmcm_in_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/ctoc_mmcm_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ctoc_ififo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/ctoc_ififo_stub.vhdl:21]
INFO: [Synth 8-6155] done synthesizing module 'control_to_core_slave_axi' (7#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
INFO: [Synth 8-6157] synthesizing module 'core_params_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 65536 - type: integer 
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter READ_PAUSE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'core_params_axi' (8#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'inject_mem_axi_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 98304 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:53]
INFO: [Synth 8-638] synthesizing module 'inject_mem_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/inject_mem_64_stub.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'inject_mem_axi_64' (9#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
INFO: [Synth 8-638] synthesizing module 'usrclk_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/usrclk_mmcm_stub.vhdl:24]
INFO: [Synth 8-6157] synthesizing module 'register_bank' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:68]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (10#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'register_bank' (11#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-638] synthesizing module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'my_bram_label' of component 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:364]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'emtfptnn' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:12' bound to instance 'my_hls_label' of component 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:373]
INFO: [Synth 8-638] synthesizing module 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:77]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_278' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:941]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (12#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:63]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_305' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:990]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (13#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_329' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' (14#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0.vhd:45]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1062]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s.vhd:64]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2342' bound to instance 'tanh_table1_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s.vhd:575]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2412]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:81]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom' (15#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb' (16#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2412]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s' (17#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s.vhd:64]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s.vhd:54]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:1863' bound to instance 'tanh_table3_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s.vhd:450]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:1918]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:1972]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:66]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom' (18#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud' (19#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s' (20#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s.vhd:54]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config15_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config15_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config15_0_0_0_fu_395' of component 'dense_latency_ap_fixed_ap_fixed_config15_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1152]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config15_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config15_0_0_0.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config15_0_0_0' (21#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config15_0_0_0.vhd:32]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1170]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s.vhd:44]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:1192' bound to instance 'tanh_table5_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s.vhd:325]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:1232]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:1271]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:51]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom' (22#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe' (23#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe.vhd:1232]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s' (24#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s.vhd:44]
INFO: [Synth 8-3491] module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:12' bound to instance 'call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425' of component 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (25#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'emtfptnn' (26#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:77]
INFO: [Synth 8-3491] module 'eleven2nine_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:5' bound to instance 'my_11_9_lut' of component 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:520]
INFO: [Synth 8-638] synthesizing module 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:14]
INFO: [Synth 8-3491] module 'eleven2two_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:5' bound to instance 'my_11_2_lut' of component 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:526]
INFO: [Synth 8-638] synthesizing module 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-98455-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_hls_label'. This will prevent further optimization [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'test_algo' (27#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
WARNING: [Synth 8-689] width (1440) of port connection 'data_in' does not match port width (702) of module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'mtf7_core_top' (28#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2595.535 ; gain = 338.625 ; free physical = 33836 ; free virtual = 82990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2607.406 ; gain = 350.496 ; free physical = 33860 ; free virtual = 83014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2607.406 ; gain = 350.496 ; free physical = 33860 ; free virtual = 83014
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2607.406 ; gain = 0.000 ; free physical = 33827 ; free virtual = 82982
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:12]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mtf7_core_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mtf7_core_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mtf7_core_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.969 ; gain = 0.000 ; free physical = 33662 ; free virtual = 82818
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2808.969 ; gain = 0.000 ; free physical = 33662 ; free virtual = 82818
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'usrclk_mmcm_' at clock pin 'CLK_IN1' is different from the actual clock period '24.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'imem/im64_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_2_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_9_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_bram_label' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33836 ; free virtual = 82993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33836 ; free virtual = 82993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_2_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_9_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_ififo_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/im64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_in_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usrclk_mmcm_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_bram_label. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33836 ; free virtual = 82992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bs_st_reg' in module 'control_to_core_slave_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'core_params_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 BS_IDLE |                             0001 |                               00
                   BS_TO |                             0010 |                               11
                BS_CHECK |                             0100 |                               01
                BS_PAUSE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bs_st_reg' using encoding 'one-hot' in module 'control_to_core_slave_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'core_params_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33727 ; free virtual = 82886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 2     
	   3 Input   36 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 8     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 7     
	   2 Input   34 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 7     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 7     
	   3 Input   31 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 3     
	   3 Input   30 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 3     
	   3 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 143   
	  11 Input   24 Bit       Adders := 36    
	   3 Input   24 Bit       Adders := 86    
	   9 Input   24 Bit       Adders := 2     
	   8 Input   24 Bit       Adders := 2     
	  10 Input   24 Bit       Adders := 5     
	   2 Input   23 Bit       Adders := 51    
	   3 Input   23 Bit       Adders := 14    
	   2 Input   22 Bit       Adders := 28    
	   3 Input   22 Bit       Adders := 9     
	   3 Input   21 Bit       Adders := 7     
	   2 Input   21 Bit       Adders := 17    
	   5 Input   21 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 5     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 90    
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 45    
+---Registers : 
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 491   
	               23 Bit    Registers := 46    
	               22 Bit    Registers := 19    
	               21 Bit    Registers := 14    
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 25    
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 45    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 102   
+---ROMs : 
	                    ROMs := 45    
+---Muxes : 
	   2 Input  414 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 45    
	   2 Input   18 Bit        Muxes := 23    
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 45    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 94    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_61_fu_1431_p2, operation Mode is: A*(B:0x441).
DSP Report: operator mul_ln1118_61_fu_1431_p2 is absorbed into DSP mul_ln1118_61_fu_1431_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_1512_p2, operation Mode is: A*(B:0x3c1cb).
DSP Report: operator mul_ln1118_26_fu_1512_p2 is absorbed into DSP mul_ln1118_26_fu_1512_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_1285_p2, operation Mode is: A*(B:0x66ea).
DSP Report: operator mul_ln1118_60_fu_1285_p2 is absorbed into DSP mul_ln1118_60_fu_1285_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_1554_p2, operation Mode is: A*(B:0x410b).
DSP Report: operator mul_ln1118_43_fu_1554_p2 is absorbed into DSP mul_ln1118_43_fu_1554_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1273_p2, operation Mode is: A*(B:0x3eea8).
DSP Report: operator mul_ln1118_180_fu_1273_p2 is absorbed into DSP mul_ln1118_180_fu_1273_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1167_p2, operation Mode is: A*(B:0x33b).
DSP Report: operator mul_ln1118_163_fu_1167_p2 is absorbed into DSP mul_ln1118_163_fu_1167_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_1288_p2, operation Mode is: A*(B:0x150).
DSP Report: operator mul_ln1118_127_fu_1288_p2 is absorbed into DSP mul_ln1118_127_fu_1288_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_1379_p2, operation Mode is: A*(B:0x125).
DSP Report: operator mul_ln1118_146_fu_1379_p2 is absorbed into DSP mul_ln1118_146_fu_1379_p2.
DSP Report: Generating DSP trunc_ln708_138_reg_757638_reg, operation Mode is: (A*(B:0x3fe6f))'.
DSP Report: register trunc_ln708_138_reg_757638_reg is absorbed into DSP trunc_ln708_138_reg_757638_reg.
DSP Report: operator mul_ln1118_356_fu_1309_p2 is absorbed into DSP trunc_ln708_138_reg_757638_reg.
DSP Report: Generating DSP mul_ln1118_393_fu_1207_p2, operation Mode is: A*(B:0xc8b).
DSP Report: operator mul_ln1118_393_fu_1207_p2 is absorbed into DSP mul_ln1118_393_fu_1207_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_1275_p2, operation Mode is: A*(B:0x7c7).
DSP Report: operator mul_ln1118_374_fu_1275_p2 is absorbed into DSP mul_ln1118_374_fu_1275_p2.
DSP Report: Generating DSP mul_ln1118_410_fu_1258_p2, operation Mode is: A*(B:0xb15).
DSP Report: operator mul_ln1118_410_fu_1258_p2 is absorbed into DSP mul_ln1118_410_fu_1258_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_1380_p2, operation Mode is: A*(B:0x3ee63).
DSP Report: operator mul_ln1118_35_fu_1380_p2 is absorbed into DSP mul_ln1118_35_fu_1380_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_1188_p2, operation Mode is: A*(B:0x3c110).
DSP Report: operator mul_ln1118_69_fu_1188_p2 is absorbed into DSP mul_ln1118_69_fu_1188_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1463_p2, operation Mode is: A*(B:0x53ed).
DSP Report: operator mul_ln1118_53_fu_1463_p2 is absorbed into DSP mul_ln1118_53_fu_1463_p2.
DSP Report: Generating DSP trunc_ln708_43_reg_757538_reg, operation Mode is: (A*(B:0xb0))'.
DSP Report: register trunc_ln708_43_reg_757538_reg is absorbed into DSP trunc_ln708_43_reg_757538_reg.
DSP Report: operator mul_ln1118_137_fu_1453_p2 is absorbed into DSP trunc_ln708_43_reg_757538_reg.
DSP Report: Generating DSP mul_ln1118_156_fu_1213_p2, operation Mode is: A*(B:0x6b8).
DSP Report: operator mul_ln1118_156_fu_1213_p2 is absorbed into DSP mul_ln1118_156_fu_1213_p2.
DSP Report: Generating DSP trunc_ln708_134_reg_757628_reg, operation Mode is: (A*(B:0x2f5))'.
DSP Report: register trunc_ln708_134_reg_757628_reg is absorbed into DSP trunc_ln708_134_reg_757628_reg.
DSP Report: operator mul_ln1118_349_fu_1421_p2 is absorbed into DSP trunc_ln708_134_reg_757628_reg.
DSP Report: Generating DSP mul_ln1118_332_fu_1550_p2, operation Mode is: A*(B:0x191).
DSP Report: operator mul_ln1118_332_fu_1550_p2 is absorbed into DSP mul_ln1118_332_fu_1550_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_1182_p2, operation Mode is: A*(B:0x1bd).
DSP Report: operator mul_ln1118_312_fu_1182_p2 is absorbed into DSP mul_ln1118_312_fu_1182_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_1457_p2, operation Mode is: A*(B:0xe65).
DSP Report: operator mul_ln1118_296_fu_1457_p2 is absorbed into DSP mul_ln1118_296_fu_1457_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_1344_p2, operation Mode is: A*(B:0x3f4c9).
DSP Report: operator mul_ln1118_29_fu_1344_p2 is absorbed into DSP mul_ln1118_29_fu_1344_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1218_p2, operation Mode is: A*(B:0x3f9c9).
DSP Report: operator mul_ln1118_63_fu_1218_p2 is absorbed into DSP mul_ln1118_63_fu_1218_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_1574_p2, operation Mode is: A*(B:0x56e).
DSP Report: operator mul_ln1118_45_fu_1574_p2 is absorbed into DSP mul_ln1118_45_fu_1574_p2.
DSP Report: Generating DSP trunc_ln708_71_reg_757563_reg, operation Mode is: (A*(B:0x2e5))'.
DSP Report: register trunc_ln708_71_reg_757563_reg is absorbed into DSP trunc_ln708_71_reg_757563_reg.
DSP Report: operator mul_ln1118_201_fu_1324_p2 is absorbed into DSP trunc_ln708_71_reg_757563_reg.
DSP Report: Generating DSP mul_ln1118_183_fu_1244_p2, operation Mode is: A*(B:0x3fe4f).
DSP Report: operator mul_ln1118_183_fu_1244_p2 is absorbed into DSP mul_ln1118_183_fu_1244_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_1231_p2, operation Mode is: A*(B:0xde).
DSP Report: operator mul_ln1118_149_fu_1231_p2 is absorbed into DSP mul_ln1118_149_fu_1231_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_1440_p2, operation Mode is: A*(B:0xcc).
DSP Report: operator mul_ln1118_341_fu_1440_p2 is absorbed into DSP mul_ln1118_341_fu_1440_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_1346_p2, operation Mode is: A*(B:0x3fc63).
DSP Report: operator mul_ln1118_324_fu_1346_p2 is absorbed into DSP mul_ln1118_324_fu_1346_p2.
DSP Report: Generating DSP tmp_233_reg_757648_reg, operation Mode is: (A*(B:0x3ff73))'.
DSP Report: register tmp_233_reg_757648_reg is absorbed into DSP tmp_233_reg_757648_reg.
DSP Report: operator mul_ln1118_413_fu_1292_p2 is absorbed into DSP tmp_233_reg_757648_reg.
DSP Report: Generating DSP mul_ln1118_376_fu_1286_p2, operation Mode is: A*(B:0x72).
DSP Report: operator mul_ln1118_376_fu_1286_p2 is absorbed into DSP mul_ln1118_376_fu_1286_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_1533_p2, operation Mode is: A*(B:0x3fae8).
DSP Report: operator mul_ln1118_313_fu_1533_p2 is absorbed into DSP mul_ln1118_313_fu_1533_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_1143_p2, operation Mode is: A*(B:0x3f751).
DSP Report: operator mul_ln1118_280_fu_1143_p2 is absorbed into DSP mul_ln1118_280_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_1330_p2, operation Mode is: A*(B:0x3f3c4).
DSP Report: operator mul_ln1118_297_fu_1330_p2 is absorbed into DSP mul_ln1118_297_fu_1330_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_1310_p2, operation Mode is: A*(B:0x3f955).
DSP Report: operator mul_ln1118_402_fu_1310_p2 is absorbed into DSP mul_ln1118_402_fu_1310_p2.
DSP Report: Generating DSP trunc_ln708_37_reg_757508_reg, operation Mode is: (A*(B:0x3ff89))'.
DSP Report: register trunc_ln708_37_reg_757508_reg is absorbed into DSP trunc_ln708_37_reg_757508_reg.
DSP Report: operator mul_ln1118_130_fu_1193_p2 is absorbed into DSP trunc_ln708_37_reg_757508_reg.
DSP Report: Generating DSP mul_ln1118_166_fu_1203_p2, operation Mode is: A*(B:0x3fda4).
DSP Report: operator mul_ln1118_166_fu_1203_p2 is absorbed into DSP mul_ln1118_166_fu_1203_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_1595_p2, operation Mode is: A*(B:0x3fdbe).
DSP Report: operator mul_ln1118_150_fu_1595_p2 is absorbed into DSP mul_ln1118_150_fu_1595_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_1215_p2, operation Mode is: A*(B:0x3ff2f).
DSP Report: operator mul_ln1118_46_fu_1215_p2 is absorbed into DSP mul_ln1118_46_fu_1215_p2.
DSP Report: Generating DSP mul_ln1118_377_fu_1154_p2, operation Mode is: A*(B:0x3fe30).
DSP Report: operator mul_ln1118_377_fu_1154_p2 is absorbed into DSP mul_ln1118_377_fu_1154_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_1423_p2, operation Mode is: A*(B:0x152).
DSP Report: operator mul_ln1118_359_fu_1423_p2 is absorbed into DSP mul_ln1118_359_fu_1423_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_1458_p2, operation Mode is: A*(B:0x3fefd).
DSP Report: operator mul_ln1118_342_fu_1458_p2 is absorbed into DSP mul_ln1118_342_fu_1458_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_1271_p2, operation Mode is: A*(B:0x90e).
DSP Report: operator mul_ln1118_325_fu_1271_p2 is absorbed into DSP mul_ln1118_325_fu_1271_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_1573_p2, operation Mode is: A*(B:0x146).
DSP Report: operator mul_ln1118_290_fu_1573_p2 is absorbed into DSP mul_ln1118_290_fu_1573_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_1469_p2, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_ln1118_306_fu_1469_p2 is absorbed into DSP mul_ln1118_306_fu_1469_p2.
DSP Report: Generating DSP mul_ln1118_414_fu_1438_p2, operation Mode is: A*(B:0x3ff77).
DSP Report: operator mul_ln1118_414_fu_1438_p2 is absorbed into DSP mul_ln1118_414_fu_1438_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_1219_p2, operation Mode is: A*(B:0x3fe21).
DSP Report: operator mul_ln1118_396_fu_1219_p2 is absorbed into DSP mul_ln1118_396_fu_1219_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_1545_p2, operation Mode is: A*(B:0x3ff22).
DSP Report: operator mul_ln1118_20_fu_1545_p2 is absorbed into DSP mul_ln1118_20_fu_1545_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_1348_p2, operation Mode is: A*(B:0x385).
DSP Report: operator mul_ln1118_37_fu_1348_p2 is absorbed into DSP mul_ln1118_37_fu_1348_p2.
DSP Report: Generating DSP trunc_ln708_58_reg_757543_reg, operation Mode is: (A*(B:0x45))'.
DSP Report: register trunc_ln708_58_reg_757543_reg is absorbed into DSP trunc_ln708_58_reg_757543_reg.
DSP Report: operator mul_ln1118_174_fu_1401_p2 is absorbed into DSP trunc_ln708_58_reg_757543_reg.
DSP Report: Generating DSP mul_ln1118_139_fu_1240_p2, operation Mode is: A*(B:0xda).
DSP Report: operator mul_ln1118_139_fu_1240_p2 is absorbed into DSP mul_ln1118_139_fu_1240_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1369_p2, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_ln1118_122_fu_1369_p2 is absorbed into DSP mul_ln1118_122_fu_1369_p2.
DSP Report: Generating DSP trunc_ln708_125_reg_757568_reg, operation Mode is: (A*(B:0x3ff15))'.
DSP Report: register trunc_ln708_125_reg_757568_reg is absorbed into DSP trunc_ln708_125_reg_757568_reg.
DSP Report: operator mul_ln1118_333_fu_1191_p2 is absorbed into DSP trunc_ln708_125_reg_757568_reg.
DSP Report: Generating DSP mul_ln1118_367_fu_1570_p2, operation Mode is: A*(B:0x3fb37).
DSP Report: operator mul_ln1118_367_fu_1570_p2 is absorbed into DSP mul_ln1118_367_fu_1570_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_1177_p2, operation Mode is: A*(B:0x3fd23).
DSP Report: operator mul_ln1118_351_fu_1177_p2 is absorbed into DSP mul_ln1118_351_fu_1177_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_1280_p2, operation Mode is: A*(B:0x2de).
DSP Report: operator mul_ln1118_314_fu_1280_p2 is absorbed into DSP mul_ln1118_314_fu_1280_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1144_p2, operation Mode is: A*(B:0x3feb0).
DSP Report: operator mul_ln1118_281_fu_1144_p2 is absorbed into DSP mul_ln1118_281_fu_1144_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_1555_p2, operation Mode is: A*(B:0x553).
DSP Report: operator mul_ln1118_298_fu_1555_p2 is absorbed into DSP mul_ln1118_298_fu_1555_p2.
DSP Report: Generating DSP mul_ln1118_386_fu_1228_p2, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_ln1118_386_fu_1228_p2 is absorbed into DSP mul_ln1118_386_fu_1228_p2.
DSP Report: Generating DSP mul_ln1118_403_fu_1200_p2, operation Mode is: A*(B:0x3fc5e).
DSP Report: operator mul_ln1118_403_fu_1200_p2 is absorbed into DSP mul_ln1118_403_fu_1200_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1420_p2, operation Mode is: A*(B:0x3fa96).
DSP Report: operator mul_ln1118_158_fu_1420_p2 is absorbed into DSP mul_ln1118_158_fu_1420_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1184_p2, operation Mode is: A*(B:0x3fd8d).
DSP Report: operator mul_ln1118_140_fu_1184_p2 is absorbed into DSP mul_ln1118_140_fu_1184_p2.
DSP Report: Generating DSP trunc_ln708_6_reg_757448_reg, operation Mode is: (A*(B:0x3ff6d))'.
DSP Report: register trunc_ln708_6_reg_757448_reg is absorbed into DSP trunc_ln708_6_reg_757448_reg.
DSP Report: operator mul_ln1118_31_fu_1232_p2 is absorbed into DSP trunc_ln708_6_reg_757448_reg.
DSP Report: Generating DSP mul_ln1118_65_fu_1417_p2, operation Mode is: A*(B:0x3fe14).
DSP Report: operator mul_ln1118_65_fu_1417_p2 is absorbed into DSP mul_ln1118_65_fu_1417_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_1230_p2, operation Mode is: A*(B:0x3fb16).
DSP Report: operator mul_ln1118_48_fu_1230_p2 is absorbed into DSP mul_ln1118_48_fu_1230_p2.
DSP Report: Generating DSP trunc_ln708_39_reg_757518_reg, operation Mode is: (A*(B:0x3feed))'.
DSP Report: register trunc_ln708_39_reg_757518_reg is absorbed into DSP trunc_ln708_39_reg_757518_reg.
DSP Report: operator mul_ln1118_132_fu_1430_p2 is absorbed into DSP trunc_ln708_39_reg_757518_reg.
DSP Report: Generating DSP mul_ln1118_168_fu_1495_p2, operation Mode is: A*(B:0x3fc5d).
DSP Report: operator mul_ln1118_168_fu_1495_p2 is absorbed into DSP mul_ln1118_168_fu_1495_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1172_p2, operation Mode is: A*(B:0x335).
DSP Report: operator mul_ln1118_152_fu_1172_p2 is absorbed into DSP mul_ln1118_152_fu_1172_p2.
DSP Report: Generating DSP mul_ln1118_344_fu_1460_p2, operation Mode is: A*(B:0x3f7cf).
DSP Report: operator mul_ln1118_344_fu_1460_p2 is absorbed into DSP mul_ln1118_344_fu_1460_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_1216_p2, operation Mode is: A*(B:0xda).
DSP Report: operator mul_ln1118_379_fu_1216_p2 is absorbed into DSP mul_ln1118_379_fu_1216_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_1500_p2, operation Mode is: A*(B:0x3fc50).
DSP Report: operator mul_ln1118_361_fu_1500_p2 is absorbed into DSP mul_ln1118_361_fu_1500_p2.
DSP Report: Generating DSP mul_ln1118_416_fu_1427_p2, operation Mode is: A*(B:0x3fed6).
DSP Report: operator mul_ln1118_416_fu_1427_p2 is absorbed into DSP mul_ln1118_416_fu_1427_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_1514_p2, operation Mode is: A*(B:0x177).
DSP Report: operator mul_ln1118_368_fu_1514_p2 is absorbed into DSP mul_ln1118_368_fu_1514_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_1392_p2, operation Mode is: A*(B:0x3ff5d).
DSP Report: operator mul_ln1118_334_fu_1392_p2 is absorbed into DSP mul_ln1118_334_fu_1392_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_1152_p2, operation Mode is: A*(B:0x3ff87).
DSP Report: operator mul_ln1118_352_fu_1152_p2 is absorbed into DSP mul_ln1118_352_fu_1152_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_1236_p2, operation Mode is: A*(B:0x73).
DSP Report: operator mul_ln1118_387_fu_1236_p2 is absorbed into DSP mul_ln1118_387_fu_1236_p2.
DSP Report: Generating DSP mul_ln1118_404_fu_1551_p2, operation Mode is: A*(B:0x1a1).
DSP Report: operator mul_ln1118_404_fu_1551_p2 is absorbed into DSP mul_ln1118_404_fu_1551_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1176_p2, operation Mode is: A*(B:0x359).
DSP Report: operator mul_ln1118_159_fu_1176_p2 is absorbed into DSP mul_ln1118_159_fu_1176_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1361_p2, operation Mode is: A*(B:0x32a).
DSP Report: operator mul_ln1118_141_fu_1361_p2 is absorbed into DSP mul_ln1118_141_fu_1361_p2.
DSP Report: Generating DSP trunc_ln708_7_reg_757453_reg, operation Mode is: (A*(B:0x70d))'.
DSP Report: register trunc_ln708_7_reg_757453_reg is absorbed into DSP trunc_ln708_7_reg_757453_reg.
DSP Report: operator mul_ln1118_32_fu_1505_p2 is absorbed into DSP trunc_ln708_7_reg_757453_reg.
DSP Report: Generating DSP mul_ln1118_49_fu_1342_p2, operation Mode is: A*(B:0x3f9d1).
DSP Report: operator mul_ln1118_49_fu_1342_p2 is absorbed into DSP mul_ln1118_49_fu_1342_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_1237_p2, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_ln1118_169_fu_1237_p2 is absorbed into DSP mul_ln1118_169_fu_1237_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_1411_p2, operation Mode is: A*(B:0xe8).
DSP Report: operator mul_ln1118_153_fu_1411_p2 is absorbed into DSP mul_ln1118_153_fu_1411_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1374_p2, operation Mode is: A*(B:0x3fdef).
DSP Report: operator mul_ln1118_133_fu_1374_p2 is absorbed into DSP mul_ln1118_133_fu_1374_p2.
DSP Report: Generating DSP trunc_ln708_131_reg_757613_reg, operation Mode is: (A*(B:0x592))'.
DSP Report: register trunc_ln708_131_reg_757613_reg is absorbed into DSP trunc_ln708_131_reg_757613_reg.
DSP Report: operator mul_ln1118_345_fu_1580_p2 is absorbed into DSP trunc_ln708_131_reg_757613_reg.
DSP Report: Generating DSP mul_ln1118_328_fu_1496_p2, operation Mode is: A*(B:0x670).
DSP Report: operator mul_ln1118_328_fu_1496_p2 is absorbed into DSP mul_ln1118_328_fu_1496_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_1262_p2, operation Mode is: A*(B:0x3fde6).
DSP Report: operator mul_ln1118_309_fu_1262_p2 is absorbed into DSP mul_ln1118_309_fu_1262_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_1169_p2, operation Mode is: A*(B:0x3fbc7).
DSP Report: operator mul_ln1118_417_fu_1169_p2 is absorbed into DSP mul_ln1118_417_fu_1169_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_1435_p2, operation Mode is: A*(B:0x3fb3b).
DSP Report: operator mul_ln1118_66_fu_1435_p2 is absorbed into DSP mul_ln1118_66_fu_1435_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1454_p2, operation Mode is: A*(B:0x3fe49).
DSP Report: operator mul_ln1118_50_fu_1454_p2 is absorbed into DSP mul_ln1118_50_fu_1454_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_1251_p2, operation Mode is: A*(B:0x58).
DSP Report: operator mul_ln1118_57_fu_1251_p2 is absorbed into DSP mul_ln1118_57_fu_1251_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1248_p2, operation Mode is: A*(B:0xaf).
DSP Report: operator mul_ln1118_40_fu_1248_p2 is absorbed into DSP mul_ln1118_40_fu_1248_p2.
DSP Report: Generating DSP trunc_ln708_60_reg_757548_reg, operation Mode is: (A*(B:0x2f4))'.
DSP Report: register trunc_ln708_60_reg_757548_reg is absorbed into DSP trunc_ln708_60_reg_757548_reg.
DSP Report: operator mul_ln1118_176_fu_1412_p2 is absorbed into DSP trunc_ln708_60_reg_757548_reg.
DSP Report: Generating DSP mul_ln1118_412_fu_1449_p2, operation Mode is: A*(B:0x32).
DSP Report: operator mul_ln1118_412_fu_1449_p2 is absorbed into DSP mul_ln1118_412_fu_1449_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_1208_p2, operation Mode is: A*(B:0x33e).
DSP Report: operator mul_ln1118_394_fu_1208_p2 is absorbed into DSP mul_ln1118_394_fu_1208_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_1314_p2, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_ln1118_406_fu_1314_p2 is absorbed into DSP mul_ln1118_406_fu_1314_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_1238_p2, operation Mode is: A*(B:0x1b5).
DSP Report: operator mul_ln1118_389_fu_1238_p2 is absorbed into DSP mul_ln1118_389_fu_1238_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_1396_p2, operation Mode is: A*(B:0x3fe6d).
DSP Report: operator mul_ln1118_383_fu_1396_p2 is absorbed into DSP mul_ln1118_383_fu_1396_p2.
DSP Report: Generating DSP mul_ln1118_364_fu_1233_p2, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul_ln1118_364_fu_1233_p2 is absorbed into DSP mul_ln1118_364_fu_1233_p2.
DSP Report: Generating DSP mul_ln1118_348_fu_1578_p2, operation Mode is: A*(B:0x229).
DSP Report: operator mul_ln1118_348_fu_1578_p2 is absorbed into DSP mul_ln1118_348_fu_1578_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_1389_p2, operation Mode is: A*(B:0xb00).
DSP Report: operator mul_ln1118_30_fu_1389_p2 is absorbed into DSP mul_ln1118_30_fu_1389_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1433_p2, operation Mode is: A*(B:0xdf3).
DSP Report: operator mul_ln1118_64_fu_1433_p2 is absorbed into DSP mul_ln1118_64_fu_1433_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1579_p2, operation Mode is: A*(B:0x3e7c3).
DSP Report: operator mul_ln1118_47_fu_1579_p2 is absorbed into DSP mul_ln1118_47_fu_1579_p2.
DSP Report: Generating DSP trunc_ln708_38_reg_757513_reg, operation Mode is: (A*(B:0x3fc22))'.
DSP Report: register trunc_ln708_38_reg_757513_reg is absorbed into DSP trunc_ln708_38_reg_757513_reg.
DSP Report: operator mul_ln1118_131_fu_1522_p2 is absorbed into DSP trunc_ln708_38_reg_757513_reg.
DSP Report: Generating DSP mul_ln1118_343_fu_1186_p2, operation Mode is: A*(B:0x3c451).
DSP Report: operator mul_ln1118_343_fu_1186_p2 is absorbed into DSP mul_ln1118_343_fu_1186_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_1272_p2, operation Mode is: A*(B:0x3fe2c).
DSP Report: operator mul_ln1118_326_fu_1272_p2 is absorbed into DSP mul_ln1118_326_fu_1272_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_1315_p2, operation Mode is: A*(B:0x53e).
DSP Report: operator mul_ln1118_291_fu_1315_p2 is absorbed into DSP mul_ln1118_291_fu_1315_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_1576_p2, operation Mode is: A*(B:0x3f0fd).
DSP Report: operator mul_ln1118_307_fu_1576_p2 is absorbed into DSP mul_ln1118_307_fu_1576_p2.
DSP Report: Generating DSP trunc_ln708_1_reg_757418_reg, operation Mode is: (A*(B:0x543))'.
DSP Report: register trunc_ln708_1_reg_757418_reg is absorbed into DSP trunc_ln708_1_reg_757418_reg.
DSP Report: operator mul_ln1118_24_fu_1298_p2 is absorbed into DSP trunc_ln708_1_reg_757418_reg.
DSP Report: Generating DSP mul_ln1118_58_fu_1498_p2, operation Mode is: A*(B:0x426).
DSP Report: operator mul_ln1118_58_fu_1498_p2 is absorbed into DSP mul_ln1118_58_fu_1498_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_1596_p2, operation Mode is: A*(B:0x58).
DSP Report: operator mul_ln1118_41_fu_1596_p2 is absorbed into DSP mul_ln1118_41_fu_1596_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_1492_p2, operation Mode is: A*(B:0x3feab).
DSP Report: operator mul_ln1118_160_fu_1492_p2 is absorbed into DSP mul_ln1118_160_fu_1492_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1358_p2, operation Mode is: A*(B:0x3ff0e).
DSP Report: operator mul_ln1118_124_fu_1358_p2 is absorbed into DSP mul_ln1118_124_fu_1358_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_1474_p2, operation Mode is: A*(B:0x3ff86).
DSP Report: operator mul_ln1118_143_fu_1474_p2 is absorbed into DSP mul_ln1118_143_fu_1474_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_1581_p2, operation Mode is: A*(B:0x1db).
DSP Report: operator mul_ln1118_318_fu_1581_p2 is absorbed into DSP mul_ln1118_318_fu_1581_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_1301_p2, operation Mode is: A*(B:0x3ff50).
DSP Report: operator mul_ln1118_196_fu_1301_p2 is absorbed into DSP mul_ln1118_196_fu_1301_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_1227_p2, operation Mode is: A*(B:0x218).
DSP Report: operator mul_ln1118_177_fu_1227_p2 is absorbed into DSP mul_ln1118_177_fu_1227_p2.
DSP Report: Generating DSP tmp_187_reg_757583_reg, operation Mode is: (A*(B:0x3fe09))'.
DSP Report: register tmp_187_reg_757583_reg is absorbed into DSP tmp_187_reg_757583_reg.
DSP Report: operator mul_ln1118_336_fu_1536_p2 is absorbed into DSP tmp_187_reg_757583_reg.
DSP Report: Generating DSP mul_ln1118_371_fu_1383_p2, operation Mode is: A*(B:0x175).
DSP Report: operator mul_ln1118_371_fu_1383_p2 is absorbed into DSP mul_ln1118_371_fu_1383_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_1391_p2, operation Mode is: A*(B:0xb0).
DSP Report: operator mul_ln1118_407_fu_1391_p2 is absorbed into DSP mul_ln1118_407_fu_1391_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1572_p2, operation Mode is: A*(B:0x3ff3d).
DSP Report: operator mul_ln1118_390_fu_1572_p2 is absorbed into DSP mul_ln1118_390_fu_1572_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_1294_p2, operation Mode is: A*(B:0x3ff32).
DSP Report: operator mul_ln1118_358_fu_1294_p2 is absorbed into DSP mul_ln1118_358_fu_1294_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_1456_p2, operation Mode is: A*(B:0x2bc).
DSP Report: operator mul_ln1118_340_fu_1456_p2 is absorbed into DSP mul_ln1118_340_fu_1456_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_1265_p2, operation Mode is: A*(B:0x94).
DSP Report: operator mul_ln1118_25_fu_1265_p2 is absorbed into DSP mul_ln1118_25_fu_1265_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1439_p2, operation Mode is: A*(B:0x3fcfd).
DSP Report: operator mul_ln1118_42_fu_1439_p2 is absorbed into DSP mul_ln1118_42_fu_1439_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_1493_p2, operation Mode is: A*(B:0x3f8f7).
DSP Report: operator mul_ln1118_172_fu_1493_p2 is absorbed into DSP mul_ln1118_172_fu_1493_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_1561_p2, operation Mode is: A*(B:0x3ff61).
DSP Report: operator mul_ln1118_155_fu_1561_p2 is absorbed into DSP mul_ln1118_155_fu_1561_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_1163_p2, operation Mode is: A*(B:0x3faac).
DSP Report: operator mul_ln1118_373_fu_1163_p2 is absorbed into DSP mul_ln1118_373_fu_1163_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_1388_p2, operation Mode is: A*(B:0x3fc34).
DSP Report: operator mul_ln1118_355_fu_1388_p2 is absorbed into DSP mul_ln1118_355_fu_1388_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_1308_p2, operation Mode is: A*(B:0xa4).
DSP Report: operator mul_ln1118_67_fu_1308_p2 is absorbed into DSP mul_ln1118_67_fu_1308_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_1583_p2, operation Mode is: A*(B:0x1c7).
DSP Report: operator mul_ln1118_51_fu_1583_p2 is absorbed into DSP mul_ln1118_51_fu_1583_p2.
DSP Report: Generating DSP trunc_ln708_41_reg_757528_reg, operation Mode is: (A*(B:0x3ff22))'.
DSP Report: register trunc_ln708_41_reg_757528_reg is absorbed into DSP trunc_ln708_41_reg_757528_reg.
DSP Report: operator mul_ln1118_135_fu_1239_p2 is absorbed into DSP trunc_ln708_41_reg_757528_reg.
DSP Report: Generating DSP mul_ln1118_171_fu_1270_p2, operation Mode is: A*(B:0x3fc70).
DSP Report: operator mul_ln1118_171_fu_1270_p2 is absorbed into DSP mul_ln1118_171_fu_1270_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_1526_p2, operation Mode is: A*(B:0x750).
DSP Report: operator mul_ln1118_154_fu_1526_p2 is absorbed into DSP mul_ln1118_154_fu_1526_p2.
DSP Report: Generating DSP trunc_ln708_133_reg_757623_reg, operation Mode is: (A*(B:0x3fb37))'.
DSP Report: register trunc_ln708_133_reg_757623_reg is absorbed into DSP trunc_ln708_133_reg_757623_reg.
DSP Report: operator mul_ln1118_347_fu_1316_p2 is absorbed into DSP trunc_ln708_133_reg_757623_reg.
DSP Report: Generating DSP mul_ln1118_382_fu_1553_p2, operation Mode is: A*(B:0x496).
DSP Report: operator mul_ln1118_382_fu_1553_p2 is absorbed into DSP mul_ln1118_382_fu_1553_p2.
DSP Report: Generating DSP mul_ln1118_363_fu_1592_p2, operation Mode is: A*(B:0x3fa0e).
DSP Report: operator mul_ln1118_363_fu_1592_p2 is absorbed into DSP mul_ln1118_363_fu_1592_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_1364_p2, operation Mode is: A*(B:0x3fc75).
DSP Report: operator mul_ln1118_189_fu_1364_p2 is absorbed into DSP mul_ln1118_189_fu_1364_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_1591_p2, operation Mode is: A*(B:0x3fecc).
DSP Report: operator mul_ln1118_419_fu_1591_p2 is absorbed into DSP mul_ln1118_419_fu_1591_p2.
DSP Report: Generating DSP mul_ln1118_400_fu_1337_p2, operation Mode is: A*(B:0x3fe67).
DSP Report: operator mul_ln1118_400_fu_1337_p2 is absorbed into DSP mul_ln1118_400_fu_1337_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_1323_p2, operation Mode is: A*(B:0x3f0b2).
DSP Report: operator mul_ln1118_319_fu_1323_p2 is absorbed into DSP mul_ln1118_319_fu_1323_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_1443_p2, operation Mode is: A*(B:0x26a).
DSP Report: operator mul_ln1118_285_fu_1443_p2 is absorbed into DSP mul_ln1118_285_fu_1443_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_1250_p2, operation Mode is: A*(B:0x35a).
DSP Report: operator mul_ln1118_302_fu_1250_p2 is absorbed into DSP mul_ln1118_302_fu_1250_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_1587_p2, operation Mode is: A*(B:0x3ff57).
DSP Report: operator mul_ln1118_408_fu_1587_p2 is absorbed into DSP mul_ln1118_408_fu_1587_p2.
DSP Report: Generating DSP mul_ln1118_391_fu_1338_p2, operation Mode is: A*(B:0x3fd47).
DSP Report: operator mul_ln1118_391_fu_1338_p2 is absorbed into DSP mul_ln1118_391_fu_1338_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1259_p2, operation Mode is: A*(B:0x570).
DSP Report: operator mul_ln1118_165_fu_1259_p2 is absorbed into DSP mul_ln1118_165_fu_1259_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_1590_p2, operation Mode is: A*(B:0x2a9).
DSP Report: operator mul_ln1118_148_fu_1590_p2 is absorbed into DSP mul_ln1118_148_fu_1590_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1299_p2, operation Mode is: A*(B:0x3fe6d).
DSP Report: operator mul_ln1118_162_fu_1299_p2 is absorbed into DSP mul_ln1118_162_fu_1299_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_1398_p2, operation Mode is: A*(B:0x3ff28).
DSP Report: operator mul_ln1118_126_fu_1398_p2 is absorbed into DSP mul_ln1118_126_fu_1398_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_1245_p2, operation Mode is: A*(B:0x258).
DSP Report: operator mul_ln1118_145_fu_1245_p2 is absorbed into DSP mul_ln1118_145_fu_1245_p2.
DSP Report: Generating DSP trunc_ln708_127_reg_757588_reg, operation Mode is: (A*(B:0x38a))'.
DSP Report: register trunc_ln708_127_reg_757588_reg is absorbed into DSP trunc_ln708_127_reg_757588_reg.
DSP Report: operator mul_ln1118_337_fu_1371_p2 is absorbed into DSP trunc_ln708_127_reg_757588_reg.
DSP Report: Generating DSP trunc_ln708_128_reg_757593_reg, operation Mode is: (A*(B:0x3feb4))'.
DSP Report: register trunc_ln708_128_reg_757593_reg is absorbed into DSP trunc_ln708_128_reg_757593_reg.
DSP Report: operator mul_ln1118_338_fu_1214_p2 is absorbed into DSP trunc_ln708_128_reg_757593_reg.
DSP Report: Generating DSP mul_ln1118_378_fu_1155_p2, operation Mode is: A*(B:0x21d).
DSP Report: operator mul_ln1118_378_fu_1155_p2 is absorbed into DSP mul_ln1118_378_fu_1155_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_1499_p2, operation Mode is: A*(B:0x3e1fa).
DSP Report: operator mul_ln1118_360_fu_1499_p2 is absorbed into DSP mul_ln1118_360_fu_1499_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_1147_p2, operation Mode is: A*(B:0x3fbd6).
DSP Report: operator mul_ln1118_167_fu_1147_p2 is absorbed into DSP mul_ln1118_167_fu_1147_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_1422_p2, operation Mode is: A*(B:0x3dcd3).
DSP Report: operator mul_ln1118_151_fu_1422_p2 is absorbed into DSP mul_ln1118_151_fu_1422_p2.
DSP Report: Generating DSP mult_126_V_reg_757493_reg, operation Mode is: (A*(B:0x1812))'.
DSP Report: register mult_126_V_reg_757493_reg is absorbed into DSP mult_126_V_reg_757493_reg.
DSP Report: operator mul_ln1118_125_fu_1269_p2 is absorbed into DSP mult_126_V_reg_757493_reg.
DSP Report: Generating DSP mul_ln1118_28_fu_1268_p2, operation Mode is: A*(B:0x3f5bf).
DSP Report: operator mul_ln1118_28_fu_1268_p2 is absorbed into DSP mul_ln1118_28_fu_1268_p2.
DSP Report: Generating DSP trunc_ln708_35_reg_757503_reg, operation Mode is: (A*(B:0x27e))'.
DSP Report: register trunc_ln708_35_reg_757503_reg is absorbed into DSP trunc_ln708_35_reg_757503_reg.
DSP Report: operator mul_ln1118_129_fu_1162_p2 is absorbed into DSP trunc_ln708_35_reg_757503_reg.
DSP Report: Generating DSP mul_ln1118_22_fu_1296_p2, operation Mode is: A*(B:0x3d153).
DSP Report: operator mul_ln1118_22_fu_1296_p2 is absorbed into DSP mul_ln1118_22_fu_1296_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_1594_p2, operation Mode is: A*(B:0x4dde).
DSP Report: operator mul_ln1118_56_fu_1594_p2 is absorbed into DSP mul_ln1118_56_fu_1594_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1483_p2, operation Mode is: A*(B:0x2840).
DSP Report: operator mul_ln1118_39_fu_1483_p2 is absorbed into DSP mul_ln1118_39_fu_1483_p2.
DSP Report: Generating DSP mul_ln1118_369_fu_1256_p2, operation Mode is: A*(B:0xb76).
DSP Report: operator mul_ln1118_369_fu_1256_p2 is absorbed into DSP mul_ln1118_369_fu_1256_p2.
DSP Report: Generating DSP mul_ln1118_384_fu_1441_p2, operation Mode is: A*(B:0x14f).
DSP Report: operator mul_ln1118_384_fu_1441_p2 is absorbed into DSP mul_ln1118_384_fu_1441_p2.
DSP Report: Generating DSP mul_ln1118_365_fu_1278_p2, operation Mode is: A*(B:0x3f6bd).
DSP Report: operator mul_ln1118_365_fu_1278_p2 is absorbed into DSP mul_ln1118_365_fu_1278_p2.
DSP Report: Generating DSP mul_ln1118_fu_1544_p2, operation Mode is: A*(B:0x23f9).
DSP Report: operator mul_ln1118_fu_1544_p2 is absorbed into DSP mul_ln1118_fu_1544_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_1597_p2, operation Mode is: A*(B:0x228b).
DSP Report: operator mul_ln1118_54_fu_1597_p2 is absorbed into DSP mul_ln1118_54_fu_1597_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1159_p2, operation Mode is: A*(B:0x3b4b3).
DSP Report: operator mul_ln1118_36_fu_1159_p2 is absorbed into DSP mul_ln1118_36_fu_1159_p2.
DSP Report: Generating DSP trunc_ln708_32_reg_757478_reg, operation Mode is: (A*(B:0x3fd75))'.
DSP Report: register trunc_ln708_32_reg_757478_reg is absorbed into DSP trunc_ln708_32_reg_757478_reg.
DSP Report: operator mul_ln1118_121_fu_1293_p2 is absorbed into DSP trunc_ln708_32_reg_757478_reg.
DSP Report: Generating DSP mul_ln1118_157_fu_1436_p2, operation Mode is: A*(B:0x3c690).
DSP Report: operator mul_ln1118_157_fu_1436_p2 is absorbed into DSP mul_ln1118_157_fu_1436_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1195_p2, operation Mode is: A*(B:0x3ee5b).
DSP Report: operator mul_ln1118_138_fu_1195_p2 is absorbed into DSP mul_ln1118_138_fu_1195_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_1365_p2, operation Mode is: A*(B:0xa63).
DSP Report: operator mul_ln1118_350_fu_1365_p2 is absorbed into DSP mul_ln1118_350_fu_1365_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1588_p2, operation Mode is: A*(B:0x3fec8).
DSP Report: operator mul_ln1118_218_fu_1588_p2 is absorbed into DSP mul_ln1118_218_fu_1588_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1475_p2, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_ln1118_260_fu_1475_p2 is absorbed into DSP mul_ln1118_260_fu_1475_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1559_p2, operation Mode is: A*(B:0x3fba9).
DSP Report: operator mul_ln1118_242_fu_1559_p2 is absorbed into DSP mul_ln1118_242_fu_1559_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_1511_p2, operation Mode is: A*(B:0x3fd2e).
DSP Report: operator mul_ln1118_271_fu_1511_p2 is absorbed into DSP mul_ln1118_271_fu_1511_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_1185_p2, operation Mode is: A*(B:0x3fc97).
DSP Report: operator mul_ln1118_252_fu_1185_p2 is absorbed into DSP mul_ln1118_252_fu_1185_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1254_p2, operation Mode is: A*(B:0x3ff6c).
DSP Report: operator mul_ln1118_235_fu_1254_p2 is absorbed into DSP mul_ln1118_235_fu_1254_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1196_p2, operation Mode is: A*(B:0x3b149).
DSP Report: operator mul_ln1118_270_fu_1196_p2 is absorbed into DSP mul_ln1118_270_fu_1196_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1142_p2, operation Mode is: A*(B:0x919).
DSP Report: operator mul_ln1118_234_fu_1142_p2 is absorbed into DSP mul_ln1118_234_fu_1142_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_1569_p2, operation Mode is: A*(B:0x3f28d).
DSP Report: operator mul_ln1118_251_fu_1569_p2 is absorbed into DSP mul_ln1118_251_fu_1569_p2.
DSP Report: Generating DSP trunc_ln708_62_reg_757553_reg, operation Mode is: (A*(B:0x3ffa1))'.
DSP Report: register trunc_ln708_62_reg_757553_reg is absorbed into DSP trunc_ln708_62_reg_757553_reg.
DSP Report: operator mul_ln1118_179_fu_1329_p2 is absorbed into DSP trunc_ln708_62_reg_757553_reg.
DSP Report: Generating DSP mul_ln1118_269_fu_1257_p2, operation Mode is: A*(B:0x3fd54).
DSP Report: operator mul_ln1118_269_fu_1257_p2 is absorbed into DSP mul_ln1118_269_fu_1257_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_1141_p2, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_ln1118_233_fu_1141_p2 is absorbed into DSP mul_ln1118_233_fu_1141_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_1217_p2, operation Mode is: A*(B:0x3fe9d).
DSP Report: operator mul_ln1118_250_fu_1217_p2 is absorbed into DSP mul_ln1118_250_fu_1217_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1282_p2, operation Mode is: A*(B:0x357).
DSP Report: operator mul_ln1118_217_fu_1282_p2 is absorbed into DSP mul_ln1118_217_fu_1282_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1290_p2, operation Mode is: A*(B:0x3faef).
DSP Report: operator mul_ln1118_198_fu_1290_p2 is absorbed into DSP mul_ln1118_198_fu_1290_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_1415_p2, operation Mode is: A*(B:0x3ff6c).
DSP Report: operator mul_ln1118_221_fu_1415_p2 is absorbed into DSP mul_ln1118_221_fu_1415_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1325_p2, operation Mode is: A*(B:0x3fe27).
DSP Report: operator mul_ln1118_202_fu_1325_p2 is absorbed into DSP mul_ln1118_202_fu_1325_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_1352_p2, operation Mode is: A*(B:0x1aa).
DSP Report: operator mul_ln1118_184_fu_1352_p2 is absorbed into DSP mul_ln1118_184_fu_1352_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_1305_p2, operation Mode is: A*(B:0x21c).
DSP Report: operator mul_ln1118_224_fu_1305_p2 is absorbed into DSP mul_ln1118_224_fu_1305_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_1517_p2, operation Mode is: A*(B:0x3fd10).
DSP Report: operator mul_ln1118_207_fu_1517_p2 is absorbed into DSP mul_ln1118_207_fu_1517_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_1179_p2, operation Mode is: A*(B:0x3f137).
DSP Report: operator mul_ln1118_219_fu_1179_p2 is absorbed into DSP mul_ln1118_219_fu_1179_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1419_p2, operation Mode is: A*(B:0x3ee56).
DSP Report: operator mul_ln1118_181_fu_1419_p2 is absorbed into DSP mul_ln1118_181_fu_1419_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1537_p2, operation Mode is: A*(B:0x2ba).
DSP Report: operator mul_ln1118_199_fu_1537_p2 is absorbed into DSP mul_ln1118_199_fu_1537_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_1304_p2, operation Mode is: A*(B:0x777).
DSP Report: operator mul_ln1118_223_fu_1304_p2 is absorbed into DSP mul_ln1118_223_fu_1304_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_1252_p2, operation Mode is: A*(B:0x412).
DSP Report: operator mul_ln1118_188_fu_1252_p2 is absorbed into DSP mul_ln1118_188_fu_1252_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1201_p2, operation Mode is: A*(B:0x3ed83).
DSP Report: operator mul_ln1118_206_fu_1201_p2 is absorbed into DSP mul_ln1118_206_fu_1201_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1567_p2, operation Mode is: A*(B:0x1be).
DSP Report: operator mul_ln1118_205_fu_1567_p2 is absorbed into DSP mul_ln1118_205_fu_1567_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_1140_p2, operation Mode is: A*(B:0x3fd0e).
DSP Report: operator mul_ln1118_187_fu_1140_p2 is absorbed into DSP mul_ln1118_187_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_1540_p2, operation Mode is: A*(B:0xa04).
DSP Report: operator mul_ln1118_216_fu_1540_p2 is absorbed into DSP mul_ln1118_216_fu_1540_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1414_p2, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_ln1118_178_fu_1414_p2 is absorbed into DSP mul_ln1118_178_fu_1414_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_1447_p2, operation Mode is: A*(B:0x3fbf3).
DSP Report: operator mul_ln1118_197_fu_1447_p2 is absorbed into DSP mul_ln1118_197_fu_1447_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1556_p2, operation Mode is: A*(B:0x64a).
DSP Report: operator mul_ln1118_272_fu_1556_p2 is absorbed into DSP mul_ln1118_272_fu_1556_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_1210_p2, operation Mode is: A*(B:0x3f5ed).
DSP Report: operator mul_ln1118_236_fu_1210_p2 is absorbed into DSP mul_ln1118_236_fu_1210_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1470_p2, operation Mode is: A*(B:0x826).
DSP Report: operator mul_ln1118_253_fu_1470_p2 is absorbed into DSP mul_ln1118_253_fu_1470_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_1593_p2, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_ln1118_268_fu_1593_p2 is absorbed into DSP mul_ln1118_268_fu_1593_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_1164_p2, operation Mode is: A*(B:0x15f).
DSP Report: operator mul_ln1118_232_fu_1164_p2 is absorbed into DSP mul_ln1118_232_fu_1164_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_1192_p2, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_ln1118_215_fu_1192_p2 is absorbed into DSP mul_ln1118_215_fu_1192_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_1566_p2, operation Mode is: A*(B:0x3fda4).
DSP Report: operator mul_ln1118_249_fu_1566_p2 is absorbed into DSP mul_ln1118_249_fu_1566_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_1523_p2, operation Mode is: A*(B:0x5bb).
DSP Report: operator mul_ln1118_231_fu_1523_p2 is absorbed into DSP mul_ln1118_231_fu_1523_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_1397_p2, operation Mode is: A*(B:0x1a2e).
DSP Report: operator mul_ln1118_185_fu_1397_p2 is absorbed into DSP mul_ln1118_185_fu_1397_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1437_p2, operation Mode is: A*(B:0x95b).
DSP Report: operator mul_ln1118_203_fu_1437_p2 is absorbed into DSP mul_ln1118_203_fu_1437_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_1180_p2, operation Mode is: A*(B:0x3fefb).
DSP Report: operator mul_ln1118_220_fu_1180_p2 is absorbed into DSP mul_ln1118_220_fu_1180_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_1138_p2, operation Mode is: A*(B:0x3fd86).
DSP Report: operator mul_ln1118_182_fu_1138_p2 is absorbed into DSP mul_ln1118_182_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1481_p2, operation Mode is: A*(B:0xc06).
DSP Report: operator mul_ln1118_200_fu_1481_p2 is absorbed into DSP mul_ln1118_200_fu_1481_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1318_p2, operation Mode is: A*(B:0x435).
DSP Report: operator mul_ln1118_214_fu_1318_p2 is absorbed into DSP mul_ln1118_214_fu_1318_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1497_p2, operation Mode is: A*(B:0x136).
DSP Report: operator mul_ln1118_195_fu_1497_p2 is absorbed into DSP mul_ln1118_195_fu_1497_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_1532_p2, operation Mode is: A*(B:0x3ff8b).
DSP Report: operator mul_ln1118_267_fu_1532_p2 is absorbed into DSP mul_ln1118_267_fu_1532_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_1326_p2, operation Mode is: A*(B:0x3fd17).
DSP Report: operator mul_ln1118_248_fu_1326_p2 is absorbed into DSP mul_ln1118_248_fu_1326_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_1377_p2, operation Mode is: A*(B:0x3ba).
DSP Report: operator mul_ln1118_230_fu_1377_p2 is absorbed into DSP mul_ln1118_230_fu_1377_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_1525_p2, operation Mode is: A*(B:0x3e2c4).
DSP Report: operator mul_ln1118_225_fu_1525_p2 is absorbed into DSP mul_ln1118_225_fu_1525_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_1476_p2, operation Mode is: A*(B:0x3d422).
DSP Report: operator mul_ln1118_190_fu_1476_p2 is absorbed into DSP mul_ln1118_190_fu_1476_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1385_p2, operation Mode is: A*(B:0x3150).
DSP Report: operator mul_ln1118_208_fu_1385_p2 is absorbed into DSP mul_ln1118_208_fu_1385_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1506_p2, operation Mode is: A*(B:0x3f976).
DSP Report: operator mul_ln1118_213_fu_1506_p2 is absorbed into DSP mul_ln1118_213_fu_1506_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1291_p2, operation Mode is: A*(B:0x3e099).
DSP Report: operator mul_ln1118_175_fu_1291_p2 is absorbed into DSP mul_ln1118_175_fu_1291_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_1413_p2, operation Mode is: A*(B:0xaa8).
DSP Report: operator mul_ln1118_194_fu_1413_p2 is absorbed into DSP mul_ln1118_194_fu_1413_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_1287_p2, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator mul_ln1118_275_fu_1287_p2 is absorbed into DSP mul_ln1118_275_fu_1287_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_1542_p2, operation Mode is: A*(B:0xca).
DSP Report: operator mul_ln1118_257_fu_1542_p2 is absorbed into DSP mul_ln1118_257_fu_1542_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_1224_p2, operation Mode is: A*(B:0x3fded).
DSP Report: operator mul_ln1118_239_fu_1224_p2 is absorbed into DSP mul_ln1118_239_fu_1224_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1170_p2, operation Mode is: A*(B:0x28d).
DSP Report: operator mul_ln1118_222_fu_1170_p2 is absorbed into DSP mul_ln1118_222_fu_1170_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_1139_p2, operation Mode is: A*(B:0x198).
DSP Report: operator mul_ln1118_186_fu_1139_p2 is absorbed into DSP mul_ln1118_186_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_1199_p2, operation Mode is: A*(B:0x3fed8).
DSP Report: operator mul_ln1118_204_fu_1199_p2 is absorbed into DSP mul_ln1118_204_fu_1199_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_1321_p2, operation Mode is: A*(B:0x3fcb7).
DSP Report: operator mul_ln1118_212_fu_1321_p2 is absorbed into DSP mul_ln1118_212_fu_1321_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1519_p2, operation Mode is: A*(B:0x2c2).
DSP Report: operator mul_ln1118_276_fu_1519_p2 is absorbed into DSP mul_ln1118_276_fu_1519_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1204_p2, operation Mode is: A*(B:0x34f).
DSP Report: operator mul_ln1118_258_fu_1204_p2 is absorbed into DSP mul_ln1118_258_fu_1204_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1485_p2, operation Mode is: A*(B:0x3fe14).
DSP Report: operator mul_ln1118_240_fu_1485_p2 is absorbed into DSP mul_ln1118_240_fu_1485_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1355_p2, operation Mode is: A*(B:0x3f231).
DSP Report: operator mul_ln1118_237_fu_1355_p2 is absorbed into DSP mul_ln1118_237_fu_1355_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_1183_p2, operation Mode is: A*(B:0x250).
DSP Report: operator mul_ln1118_211_fu_1183_p2 is absorbed into DSP mul_ln1118_211_fu_1183_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1466_p2, operation Mode is: A*(B:0x3fd41).
DSP Report: operator mul_ln1118_193_fu_1466_p2 is absorbed into DSP mul_ln1118_193_fu_1466_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_1418_p2, operation Mode is: A*(B:0x23c).
DSP Report: operator mul_ln1118_264_fu_1418_p2 is absorbed into DSP mul_ln1118_264_fu_1418_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_1489_p2, operation Mode is: A*(B:0x18b).
DSP Report: operator mul_ln1118_228_fu_1489_p2 is absorbed into DSP mul_ln1118_228_fu_1489_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1335_p2, operation Mode is: A*(B:0xf6).
DSP Report: operator mul_ln1118_246_fu_1335_p2 is absorbed into DSP mul_ln1118_246_fu_1335_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1340_p2, operation Mode is: A*(B:0x3cf7e).
DSP Report: operator mul_ln1118_210_fu_1340_p2 is absorbed into DSP mul_ln1118_210_fu_1340_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1255_p2, operation Mode is: A*(B:0x3d005).
DSP Report: operator mul_ln1118_173_fu_1255_p2 is absorbed into DSP mul_ln1118_173_fu_1255_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1465_p2, operation Mode is: A*(B:0x3ff3c).
DSP Report: operator mul_ln1118_192_fu_1465_p2 is absorbed into DSP mul_ln1118_192_fu_1465_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1528_p2, operation Mode is: A*(B:0x3fc7b).
DSP Report: operator mul_ln1118_263_fu_1528_p2 is absorbed into DSP mul_ln1118_263_fu_1528_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_1461_p2, operation Mode is: A*(B:0x28c).
DSP Report: operator mul_ln1118_245_fu_1461_p2 is absorbed into DSP mul_ln1118_245_fu_1461_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_1242_p2, operation Mode is: A*(B:0x3fc89).
DSP Report: operator mul_ln1118_227_fu_1242_p2 is absorbed into DSP mul_ln1118_227_fu_1242_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_1306_p2, operation Mode is: A*(B:0xc24).
DSP Report: operator mul_ln1118_226_fu_1306_p2 is absorbed into DSP mul_ln1118_226_fu_1306_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1331_p2, operation Mode is: A*(B:0xd07).
DSP Report: operator mul_ln1118_191_fu_1331_p2 is absorbed into DSP mul_ln1118_191_fu_1331_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_1395_p2, operation Mode is: A*(B:0x3f602).
DSP Report: operator mul_ln1118_209_fu_1395_p2 is absorbed into DSP mul_ln1118_209_fu_1395_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_1225_p2, operation Mode is: A*(B:0x6f7).
DSP Report: operator mul_ln1118_289_fu_1225_p2 is absorbed into DSP mul_ln1118_289_fu_1225_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_1409_p2, operation Mode is: A*(B:0x937).
DSP Report: operator mul_ln1118_254_fu_1409_p2 is absorbed into DSP mul_ln1118_254_fu_1409_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_1197_p2, operation Mode is: A*(B:0xfd).
DSP Report: operator mul_ln1118_273_fu_1197_p2 is absorbed into DSP mul_ln1118_273_fu_1197_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_1503_p2, operation Mode is: A*(B:0x3fd44).
DSP Report: operator mul_ln1118_323_fu_1503_p2 is absorbed into DSP mul_ln1118_323_fu_1503_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_1222_p2, operation Mode is: A*(B:0x311).
DSP Report: operator mul_ln1118_305_fu_1222_p2 is absorbed into DSP mul_ln1118_305_fu_1222_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_1382_p2, operation Mode is: A*(B:0x38d).
DSP Report: operator mul_ln1118_288_fu_1382_p2 is absorbed into DSP mul_ln1118_288_fu_1382_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1472_p2, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_ln1118_255_fu_1472_p2 is absorbed into DSP mul_ln1118_255_fu_1472_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_1478_p2, operation Mode is: A*(B:0x3f6ff).
DSP Report: operator mul_ln1118_277_fu_1478_p2 is absorbed into DSP mul_ln1118_277_fu_1478_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1312_p2, operation Mode is: A*(B:0x7bb).
DSP Report: operator mul_ln1118_241_fu_1312_p2 is absorbed into DSP mul_ln1118_241_fu_1312_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_1446_p2, operation Mode is: A*(B:0x3f51c).
DSP Report: operator mul_ln1118_259_fu_1446_p2 is absorbed into DSP mul_ln1118_259_fu_1446_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1577_p2, operation Mode is: A*(B:0x706).
DSP Report: operator mul_ln1118_62_fu_1577_p2 is absorbed into DSP mul_ln1118_62_fu_1577_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_1428_p2, operation Mode is: A*(B:0x3f614).
DSP Report: operator mul_ln1118_44_fu_1428_p2 is absorbed into DSP mul_ln1118_44_fu_1428_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_1386_p2, operation Mode is: A*(B:0x3fe57).
DSP Report: operator mul_ln1118_329_fu_1386_p2 is absorbed into DSP mul_ln1118_329_fu_1386_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1513_p2, operation Mode is: A*(B:0x3fca5).
DSP Report: operator mul_ln1118_310_fu_1513_p2 is absorbed into DSP mul_ln1118_310_fu_1513_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_1283_p2, operation Mode is: A*(B:0x144d).
DSP Report: operator mul_ln1118_293_fu_1283_p2 is absorbed into DSP mul_ln1118_293_fu_1283_p2.
DSP Report: Generating DSP mul_ln1118_322_fu_1357_p2, operation Mode is: A*(B:0x3fd74).
DSP Report: operator mul_ln1118_322_fu_1357_p2 is absorbed into DSP mul_ln1118_322_fu_1357_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1407_p2, operation Mode is: A*(B:0xb52).
DSP Report: operator mul_ln1118_287_fu_1407_p2 is absorbed into DSP mul_ln1118_287_fu_1407_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_1480_p2, operation Mode is: A*(B:0x4ab).
DSP Report: operator mul_ln1118_304_fu_1480_p2 is absorbed into DSP mul_ln1118_304_fu_1480_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_1351_p2, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_ln1118_321_fu_1351_p2 is absorbed into DSP mul_ln1118_321_fu_1351_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_1333_p2, operation Mode is: A*(B:0x3f109).
DSP Report: operator mul_ln1118_330_fu_1333_p2 is absorbed into DSP mul_ln1118_330_fu_1333_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_1404_p2, operation Mode is: A*(B:0x5d).
DSP Report: operator mul_ln1118_294_fu_1404_p2 is absorbed into DSP mul_ln1118_294_fu_1404_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_1181_p2, operation Mode is: A*(B:0x42b).
DSP Report: operator mul_ln1118_311_fu_1181_p2 is absorbed into DSP mul_ln1118_311_fu_1181_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_1368_p2, operation Mode is: A*(B:0x255).
DSP Report: operator mul_ln1118_320_fu_1368_p2 is absorbed into DSP mul_ln1118_320_fu_1368_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_1494_p2, operation Mode is: A*(B:0x3fe99).
DSP Report: operator mul_ln1118_286_fu_1494_p2 is absorbed into DSP mul_ln1118_286_fu_1494_p2.
DSP Report: Generating DSP mul_ln1118_303_fu_1295_p2, operation Mode is: A*(B:0x483).
DSP Report: operator mul_ln1118_303_fu_1295_p2 is absorbed into DSP mul_ln1118_303_fu_1295_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_1543_p2, operation Mode is: A*(B:0x2c5).
DSP Report: operator mul_ln1118_59_fu_1543_p2 is absorbed into DSP mul_ln1118_59_fu_1543_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1444_p2, operation Mode is: A*(B:0x3fdca).
DSP Report: operator mul_ln1118_274_fu_1444_p2 is absorbed into DSP mul_ln1118_274_fu_1444_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1194_p2, operation Mode is: A*(B:0x3fd07).
DSP Report: operator mul_ln1118_256_fu_1194_p2 is absorbed into DSP mul_ln1118_256_fu_1194_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_1223_p2, operation Mode is: A*(B:0xbc).
DSP Report: operator mul_ln1118_238_fu_1223_p2 is absorbed into DSP mul_ln1118_238_fu_1223_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_1281_p2, operation Mode is: A*(B:0x1cf).
DSP Report: operator mul_ln1118_415_fu_1281_p2 is absorbed into DSP mul_ln1118_415_fu_1281_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_1264_p2, operation Mode is: A*(B:0x222).
DSP Report: operator mul_ln1118_397_fu_1264_p2 is absorbed into DSP mul_ln1118_397_fu_1264_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_1334_p2, operation Mode is: A*(B:0x3fb75).
DSP Report: operator mul_ln1118_317_fu_1334_p2 is absorbed into DSP mul_ln1118_317_fu_1334_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_1575_p2, operation Mode is: A*(B:0x3fd71).
DSP Report: operator mul_ln1118_284_fu_1575_p2 is absorbed into DSP mul_ln1118_284_fu_1575_p2.
DSP Report: Generating DSP mul_ln1118_301_fu_1363_p2, operation Mode is: A*(B:0x5f1).
DSP Report: operator mul_ln1118_301_fu_1363_p2 is absorbed into DSP mul_ln1118_301_fu_1363_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_1157_p2, operation Mode is: A*(B:0x3eb18).
DSP Report: operator mul_ln1118_34_fu_1157_p2 is absorbed into DSP mul_ln1118_34_fu_1157_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1187_p2, operation Mode is: A*(B:0x3f940).
DSP Report: operator mul_ln1118_68_fu_1187_p2 is absorbed into DSP mul_ln1118_68_fu_1187_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1400_p2, operation Mode is: A*(B:0x287b).
DSP Report: operator mul_ln1118_52_fu_1400_p2 is absorbed into DSP mul_ln1118_52_fu_1400_p2.
DSP Report: Generating DSP trunc_ln708_42_reg_757533_reg, operation Mode is: (A*(B:0x3ff50))'.
DSP Report: register trunc_ln708_42_reg_757533_reg is absorbed into DSP trunc_ln708_42_reg_757533_reg.
DSP Report: operator mul_ln1118_136_fu_1509_p2 is absorbed into DSP trunc_ln708_42_reg_757533_reg.
DSP Report: Generating DSP mul_ln1118_278_fu_1562_p2, operation Mode is: A*(B:0x236a).
DSP Report: operator mul_ln1118_278_fu_1562_p2 is absorbed into DSP mul_ln1118_278_fu_1562_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1402_p2, operation Mode is: A*(B:0x3eb51).
DSP Report: operator mul_ln1118_243_fu_1402_p2 is absorbed into DSP mul_ln1118_243_fu_1402_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_1524_p2, operation Mode is: A*(B:0x235e).
DSP Report: operator mul_ln1118_261_fu_1524_p2 is absorbed into DSP mul_ln1118_261_fu_1524_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_1584_p2, operation Mode is: A*(B:0x352b2).
DSP Report: operator mul_ln1118_401_fu_1584_p2 is absorbed into DSP mul_ln1118_401_fu_1584_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_1467_p2, operation Mode is: A*(B:0x3febc).
DSP Report: operator mul_ln1118_331_fu_1467_p2 is absorbed into DSP mul_ln1118_331_fu_1467_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_1345_p2, operation Mode is: A*(B:0x616).
DSP Report: operator mul_ln1118_295_fu_1345_p2 is absorbed into DSP mul_ln1118_295_fu_1345_p2.
DSP Report: Generating DSP mul_ln1118_420_fu_1515_p2, operation Mode is: A*(B:0x33fce).
DSP Report: operator mul_ln1118_420_fu_1515_p2 is absorbed into DSP mul_ln1118_420_fu_1515_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_1477_p2, operation Mode is: A*(B:0x3ff8a).
DSP Report: operator mul_ln1118_316_fu_1477_p2 is absorbed into DSP mul_ln1118_316_fu_1477_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_1229_p2, operation Mode is: A*(B:0x13a).
DSP Report: operator mul_ln1118_300_fu_1229_p2 is absorbed into DSP mul_ln1118_300_fu_1229_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_1146_p2, operation Mode is: A*(B:0x3f8ca).
DSP Report: operator mul_ln1118_283_fu_1146_p2 is absorbed into DSP mul_ln1118_283_fu_1146_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_1531_p2, operation Mode is: A*(B:0x3bc03).
DSP Report: operator mul_ln1118_266_fu_1531_p2 is absorbed into DSP mul_ln1118_266_fu_1531_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_1178_p2, operation Mode is: A*(B:0x3f548).
DSP Report: operator mul_ln1118_247_fu_1178_p2 is absorbed into DSP mul_ln1118_247_fu_1178_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_1145_p2, operation Mode is: A*(B:0x3fc51).
DSP Report: operator mul_ln1118_327_fu_1145_p2 is absorbed into DSP mul_ln1118_327_fu_1145_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_1158_p2, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_ln1118_292_fu_1158_p2 is absorbed into DSP mul_ln1118_292_fu_1158_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_1190_p2, operation Mode is: A*(B:0x47c).
DSP Report: operator mul_ln1118_308_fu_1190_p2 is absorbed into DSP mul_ln1118_308_fu_1190_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_1307_p2, operation Mode is: A*(B:0x991).
DSP Report: operator mul_ln1118_21_fu_1307_p2 is absorbed into DSP mul_ln1118_21_fu_1307_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1565_p2, operation Mode is: A*(B:0xb43).
DSP Report: operator mul_ln1118_55_fu_1565_p2 is absorbed into DSP mul_ln1118_55_fu_1565_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_1349_p2, operation Mode is: A*(B:0x3f948).
DSP Report: operator mul_ln1118_38_fu_1349_p2 is absorbed into DSP mul_ln1118_38_fu_1349_p2.
DSP Report: Generating DSP trunc_ln708_33_reg_757483_reg, operation Mode is: (A*(B:0x3d))'.
DSP Report: register trunc_ln708_33_reg_757483_reg is absorbed into DSP trunc_ln708_33_reg_757483_reg.
DSP Report: operator mul_ln1118_123_fu_1484_p2 is absorbed into DSP trunc_ln708_33_reg_757483_reg.
DSP Report: Generating DSP mul_ln1118_265_fu_1530_p2, operation Mode is: A*(B:0x3fcf5).
DSP Report: operator mul_ln1118_265_fu_1530_p2 is absorbed into DSP mul_ln1118_265_fu_1530_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_1534_p2, operation Mode is: A*(B:0x8c3).
DSP Report: operator mul_ln1118_229_fu_1534_p2 is absorbed into DSP mul_ln1118_229_fu_1534_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_1148_p2, operation Mode is: A*(B:0x3fe92).
DSP Report: operator mul_ln1118_315_fu_1148_p2 is absorbed into DSP mul_ln1118_315_fu_1148_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1432_p2, operation Mode is: A*(B:0x138).
DSP Report: operator mul_ln1118_299_fu_1432_p2 is absorbed into DSP mul_ln1118_299_fu_1432_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1367_p2, operation Mode is: A*(B:0x3fa57).
DSP Report: operator mul_ln1118_282_fu_1367_p2 is absorbed into DSP mul_ln1118_282_fu_1367_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1586_p2, operation Mode is: A*(B:0x3fec6).
DSP Report: operator mul_ln1118_279_fu_1586_p2 is absorbed into DSP mul_ln1118_279_fu_1586_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1354_p2, operation Mode is: A*(B:0x3f469).
DSP Report: operator mul_ln1118_244_fu_1354_p2 is absorbed into DSP mul_ln1118_244_fu_1354_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1464_p2, operation Mode is: A*(B:0x8b0).
DSP Report: operator mul_ln1118_262_fu_1464_p2 is absorbed into DSP mul_ln1118_262_fu_1464_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1488_p2, operation Mode is: A*(B:0x92).
DSP Report: operator mul_ln1118_100_fu_1488_p2 is absorbed into DSP mul_ln1118_100_fu_1488_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_1161_p2, operation Mode is: A*(B:0x639).
DSP Report: operator mul_ln1118_83_fu_1161_p2 is absorbed into DSP mul_ln1118_83_fu_1161_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_1410_p2, operation Mode is: A*(B:0x269).
DSP Report: operator mul_ln1118_398_fu_1410_p2 is absorbed into DSP mul_ln1118_398_fu_1410_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_1160_p2, operation Mode is: A*(B:0x3fc85).
DSP Report: operator mul_ln1118_380_fu_1160_p2 is absorbed into DSP mul_ln1118_380_fu_1160_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_1510_p2, operation Mode is: A*(B:0x191).
DSP Report: operator mul_ln1118_82_fu_1510_p2 is absorbed into DSP mul_ln1118_82_fu_1510_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_1408_p2, operation Mode is: A*(B:0x3ff26).
DSP Report: operator mul_ln1118_116_fu_1408_p2 is absorbed into DSP mul_ln1118_116_fu_1408_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1221_p2, operation Mode is: A*(B:0x3fd05).
DSP Report: operator mul_ln1118_99_fu_1221_p2 is absorbed into DSP mul_ln1118_99_fu_1221_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_1381_p2, operation Mode is: A*(B:0x90f).
DSP Report: operator mul_ln1118_81_fu_1381_p2 is absorbed into DSP mul_ln1118_81_fu_1381_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1212_p2, operation Mode is: A*(B:0x61).
DSP Report: operator mul_ln1118_115_fu_1212_p2 is absorbed into DSP mul_ln1118_115_fu_1212_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1508_p2, operation Mode is: A*(B:0x29).
DSP Report: operator mul_ln1118_80_fu_1508_p2 is absorbed into DSP mul_ln1118_80_fu_1508_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1486_p2, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator mul_ln1118_98_fu_1486_p2 is absorbed into DSP mul_ln1118_98_fu_1486_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1539_p2, operation Mode is: A*(B:0x93e).
DSP Report: operator mul_ln1118_114_fu_1539_p2 is absorbed into DSP mul_ln1118_114_fu_1539_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1328_p2, operation Mode is: A*(B:0x3fa76).
DSP Report: operator mul_ln1118_97_fu_1328_p2 is absorbed into DSP mul_ln1118_97_fu_1328_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_1560_p2, operation Mode is: A*(B:0xcc1).
DSP Report: operator mul_ln1118_113_fu_1560_p2 is absorbed into DSP mul_ln1118_113_fu_1560_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_1507_p2, operation Mode is: A*(B:0x16ba).
DSP Report: operator mul_ln1118_79_fu_1507_p2 is absorbed into DSP mul_ln1118_79_fu_1507_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1549_p2, operation Mode is: A*(B:0x3edca).
DSP Report: operator mul_ln1118_96_fu_1549_p2 is absorbed into DSP mul_ln1118_96_fu_1549_p2.
DSP Report: Generating DSP trunc_ln708_4_reg_757428_reg, operation Mode is: (A*(B:0x213))'.
DSP Report: register trunc_ln708_4_reg_757428_reg is absorbed into DSP trunc_ln708_4_reg_757428_reg.
DSP Report: operator mul_ln1118_27_fu_1557_p2 is absorbed into DSP trunc_ln708_4_reg_757428_reg.
DSP Report: Generating DSP mul_ln1118_128_fu_1289_p2, operation Mode is: A*(B:0x276c).
DSP Report: operator mul_ln1118_128_fu_1289_p2 is absorbed into DSP mul_ln1118_128_fu_1289_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1416_p2, operation Mode is: A*(B:0x3f7e8).
DSP Report: operator mul_ln1118_164_fu_1416_p2 is absorbed into DSP mul_ln1118_164_fu_1416_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1442_p2, operation Mode is: A*(B:0x3faae).
DSP Report: operator mul_ln1118_147_fu_1442_p2 is absorbed into DSP mul_ln1118_147_fu_1442_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_1547_p2, operation Mode is: A*(B:0x3c1).
DSP Report: operator mul_ln1118_112_fu_1547_p2 is absorbed into DSP mul_ln1118_112_fu_1547_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_1302_p2, operation Mode is: A*(B:0x14e).
DSP Report: operator mul_ln1118_78_fu_1302_p2 is absorbed into DSP mul_ln1118_78_fu_1302_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_1582_p2, operation Mode is: A*(B:0x3fa3e).
DSP Report: operator mul_ln1118_95_fu_1582_p2 is absorbed into DSP mul_ln1118_95_fu_1582_p2.
DSP Report: Generating DSP trunc_ln708_130_reg_757598_reg, operation Mode is: (A*(B:0x284))'.
DSP Report: register trunc_ln708_130_reg_757598_reg is absorbed into DSP trunc_ln708_130_reg_757598_reg.
DSP Report: operator mul_ln1118_339_fu_1376_p2 is absorbed into DSP trunc_ln708_130_reg_757598_reg.
DSP Report: Generating DSP mul_ln1118_375_fu_1387_p2, operation Mode is: A*(B:0x3e6be).
DSP Report: operator mul_ln1118_375_fu_1387_p2 is absorbed into DSP mul_ln1118_375_fu_1387_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_1347_p2, operation Mode is: A*(B:0x1bfc).
DSP Report: operator mul_ln1118_357_fu_1347_p2 is absorbed into DSP mul_ln1118_357_fu_1347_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_1202_p2, operation Mode is: A*(B:0x34).
DSP Report: operator mul_ln1118_411_fu_1202_p2 is absorbed into DSP mul_ln1118_411_fu_1202_p2.
DSP Report: Generating DSP trunc_ln708_8_reg_757458_reg, operation Mode is: (A*(B:0x548))'.
DSP Report: register trunc_ln708_8_reg_757458_reg is absorbed into DSP trunc_ln708_8_reg_757458_reg.
DSP Report: operator mul_ln1118_33_fu_1267_p2 is absorbed into DSP trunc_ln708_8_reg_757458_reg.
DSP Report: Generating DSP trunc_ln708_40_reg_757523_reg, operation Mode is: (A*(B:0xf4))'.
DSP Report: register trunc_ln708_40_reg_757523_reg is absorbed into DSP trunc_ln708_40_reg_757523_reg.
DSP Report: operator mul_ln1118_134_fu_1520_p2 is absorbed into DSP trunc_ln708_40_reg_757523_reg.
DSP Report: Generating DSP mul_ln1118_170_fu_1585_p2, operation Mode is: A*(B:0x3f828).
DSP Report: operator mul_ln1118_170_fu_1585_p2 is absorbed into DSP mul_ln1118_170_fu_1585_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_1548_p2, operation Mode is: A*(B:0xde6).
DSP Report: operator mul_ln1118_117_fu_1548_p2 is absorbed into DSP mul_ln1118_117_fu_1548_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_1568_p2, operation Mode is: A*(B:0x3fdd0).
DSP Report: operator mul_ln1118_84_fu_1568_p2 is absorbed into DSP mul_ln1118_84_fu_1568_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_1356_p2, operation Mode is: A*(B:0x3f632).
DSP Report: operator mul_ln1118_101_fu_1356_p2 is absorbed into DSP mul_ln1118_101_fu_1356_p2.
DSP Report: Generating DSP trunc_ln708_132_reg_757618_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register trunc_ln708_132_reg_757618_reg is absorbed into DSP trunc_ln708_132_reg_757618_reg.
DSP Report: operator mul_ln1118_346_fu_1448_p2 is absorbed into DSP trunc_ln708_132_reg_757618_reg.
DSP Report: Generating DSP mul_ln1118_381_fu_1205_p2, operation Mode is: A*(B:0x3f46b).
DSP Report: operator mul_ln1118_381_fu_1205_p2 is absorbed into DSP mul_ln1118_381_fu_1205_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_1501_p2, operation Mode is: A*(B:0x3fb8f).
DSP Report: operator mul_ln1118_362_fu_1501_p2 is absorbed into DSP mul_ln1118_362_fu_1501_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_1393_p2, operation Mode is: A*(B:0x3fe11).
DSP Report: operator mul_ln1118_399_fu_1393_p2 is absorbed into DSP mul_ln1118_399_fu_1393_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_1274_p2, operation Mode is: A*(B:0x3f7c1).
DSP Report: operator mul_ln1118_418_fu_1274_p2 is absorbed into DSP mul_ln1118_418_fu_1274_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_1516_p2, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_ln1118_118_fu_1516_p2 is absorbed into DSP mul_ln1118_118_fu_1516_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_1303_p2, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_ln1118_85_fu_1303_p2 is absorbed into DSP mul_ln1118_85_fu_1303_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1332_p2, operation Mode is: A*(B:0x3ff42).
DSP Report: operator mul_ln1118_102_fu_1332_p2 is absorbed into DSP mul_ln1118_102_fu_1332_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_1546_p2, operation Mode is: A*(B:0x45bb).
DSP Report: operator mul_ln1118_111_fu_1546_p2 is absorbed into DSP mul_ln1118_111_fu_1546_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1156_p2, operation Mode is: A*(B:0x892).
DSP Report: operator mul_ln1118_77_fu_1156_p2 is absorbed into DSP mul_ln1118_77_fu_1156_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_1564_p2, operation Mode is: A*(B:0x3d050).
DSP Report: operator mul_ln1118_94_fu_1564_p2 is absorbed into DSP mul_ln1118_94_fu_1564_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_1455_p2, operation Mode is: A*(B:0x3fd4e).
DSP Report: operator mul_ln1118_409_fu_1455_p2 is absorbed into DSP mul_ln1118_409_fu_1455_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_1206_p2, operation Mode is: A*(B:0x44b).
DSP Report: operator mul_ln1118_392_fu_1206_p2 is absorbed into DSP mul_ln1118_392_fu_1206_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1434_p2, operation Mode is: A*(B:0x3fe79).
DSP Report: operator mul_ln1118_110_fu_1434_p2 is absorbed into DSP mul_ln1118_110_fu_1434_p2.
DSP Report: Generating DSP trunc_ln708_22_reg_757473_reg, operation Mode is: (A*(B:0x3fd01))'.
DSP Report: register trunc_ln708_22_reg_757473_reg is absorbed into DSP trunc_ln708_22_reg_757473_reg.
DSP Report: operator mul_ln1118_76_fu_1313_p2 is absorbed into DSP trunc_ln708_22_reg_757473_reg.
DSP Report: Generating DSP mul_ln1118_372_fu_1384_p2, operation Mode is: A*(B:0x3f7ed).
DSP Report: operator mul_ln1118_372_fu_1384_p2 is absorbed into DSP mul_ln1118_372_fu_1384_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_1343_p2, operation Mode is: A*(B:0x3e2e6).
DSP Report: operator mul_ln1118_354_fu_1343_p2 is absorbed into DSP mul_ln1118_354_fu_1343_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_1243_p2, operation Mode is: A*(B:0xb2).
DSP Report: operator mul_ln1118_109_fu_1243_p2 is absorbed into DSP mul_ln1118_109_fu_1243_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_1518_p2, operation Mode is: A*(B:0x3fd9f).
DSP Report: operator mul_ln1118_93_fu_1518_p2 is absorbed into DSP mul_ln1118_93_fu_1518_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_1360_p2, operation Mode is: A*(B:0x3e451).
DSP Report: operator mul_ln1118_161_fu_1360_p2 is absorbed into DSP mul_ln1118_161_fu_1360_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1253_p2, operation Mode is: A*(B:0x1919).
DSP Report: operator mul_ln1118_144_fu_1253_p2 is absorbed into DSP mul_ln1118_144_fu_1253_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_1462_p2, operation Mode is: A*(B:0x39353).
DSP Report: operator mul_ln1118_119_fu_1462_p2 is absorbed into DSP mul_ln1118_119_fu_1462_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_1405_p2, operation Mode is: A*(B:0x3c529).
DSP Report: operator mul_ln1118_86_fu_1405_p2 is absorbed into DSP mul_ln1118_86_fu_1405_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_1276_p2, operation Mode is: A*(B:0x6c56).
DSP Report: operator mul_ln1118_103_fu_1276_p2 is absorbed into DSP mul_ln1118_103_fu_1276_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_1571_p2, operation Mode is: A*(B:0x3ff2f).
DSP Report: operator mul_ln1118_75_fu_1571_p2 is absorbed into DSP mul_ln1118_75_fu_1571_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_1473_p2, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_ln1118_92_fu_1473_p2 is absorbed into DSP mul_ln1118_92_fu_1473_p2.
DSP Report: Generating DSP trunc_ln708_s_reg_757413_reg, operation Mode is: (A*(B:0x629))'.
DSP Report: register trunc_ln708_s_reg_757413_reg is absorbed into DSP trunc_ln708_s_reg_757413_reg.
DSP Report: operator mul_ln1118_23_fu_1297_p2 is absorbed into DSP trunc_ln708_s_reg_757413_reg.
DSP Report: Generating DSP mul_ln1118_142_fu_1362_p2, operation Mode is: A*(B:0x3a4).
DSP Report: operator mul_ln1118_142_fu_1362_p2 is absorbed into DSP mul_ln1118_142_fu_1362_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_1425_p2, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_ln1118_74_fu_1425_p2 is absorbed into DSP mul_ln1118_74_fu_1425_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_1327_p2, operation Mode is: A*(B:0x1d0).
DSP Report: operator mul_ln1118_91_fu_1327_p2 is absorbed into DSP mul_ln1118_91_fu_1327_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_1149_p2, operation Mode is: A*(B:0x3f37f).
DSP Report: operator mul_ln1118_335_fu_1149_p2 is absorbed into DSP mul_ln1118_335_fu_1149_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_1247_p2, operation Mode is: A*(B:0x3ff27).
DSP Report: operator mul_ln1118_370_fu_1247_p2 is absorbed into DSP mul_ln1118_370_fu_1247_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_1399_p2, operation Mode is: A*(B:0x3fc21).
DSP Report: operator mul_ln1118_353_fu_1399_p2 is absorbed into DSP mul_ln1118_353_fu_1399_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_1459_p2, operation Mode is: A*(B:0xe9c).
DSP Report: operator mul_ln1118_388_fu_1459_p2 is absorbed into DSP mul_ln1118_388_fu_1459_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_1424_p2, operation Mode is: A*(B:0xab4).
DSP Report: operator mul_ln1118_405_fu_1424_p2 is absorbed into DSP mul_ln1118_405_fu_1424_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1198_p2, operation Mode is: A*(B:0x2d30).
DSP Report: operator mul_ln1118_108_fu_1198_p2 is absorbed into DSP mul_ln1118_108_fu_1198_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_1279_p2, operation Mode is: A*(B:0x1fc5).
DSP Report: operator mul_ln1118_73_fu_1279_p2 is absorbed into DSP mul_ln1118_73_fu_1279_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_1150_p2, operation Mode is: A*(B:0x3f630).
DSP Report: operator mul_ln1118_90_fu_1150_p2 is absorbed into DSP mul_ln1118_90_fu_1150_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_1353_p2, operation Mode is: A*(B:0x3e45f).
DSP Report: operator mul_ln1118_120_fu_1353_p2 is absorbed into DSP mul_ln1118_120_fu_1353_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_1450_p2, operation Mode is: A*(B:0x3a681).
DSP Report: operator mul_ln1118_87_fu_1450_p2 is absorbed into DSP mul_ln1118_87_fu_1450_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_1220_p2, operation Mode is: A*(B:0x43be).
DSP Report: operator mul_ln1118_104_fu_1220_p2 is absorbed into DSP mul_ln1118_104_fu_1220_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_1153_p2, operation Mode is: A*(B:0x3fa39).
DSP Report: operator mul_ln1118_107_fu_1153_p2 is absorbed into DSP mul_ln1118_107_fu_1153_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_1234_p2, operation Mode is: A*(B:0x3fd4a).
DSP Report: operator mul_ln1118_72_fu_1234_p2 is absorbed into DSP mul_ln1118_72_fu_1234_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1209_p2, operation Mode is: A*(B:0x77).
DSP Report: operator mul_ln1118_106_fu_1209_p2 is absorbed into DSP mul_ln1118_106_fu_1209_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1175_p2, operation Mode is: A*(B:0x1c4).
DSP Report: operator mul_ln1118_89_fu_1175_p2 is absorbed into DSP mul_ln1118_89_fu_1175_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_1189_p2, operation Mode is: A*(B:0x172).
DSP Report: operator mul_ln1118_71_fu_1189_p2 is absorbed into DSP mul_ln1118_71_fu_1189_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_1284_p2, operation Mode is: A*(B:0x1d0).
DSP Report: operator mul_ln1118_385_fu_1284_p2 is absorbed into DSP mul_ln1118_385_fu_1284_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_1151_p2, operation Mode is: A*(B:0x3fdc7).
DSP Report: operator mul_ln1118_366_fu_1151_p2 is absorbed into DSP mul_ln1118_366_fu_1151_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1366_p2, operation Mode is: A*(B:0x1dda).
DSP Report: operator mul_ln1118_105_fu_1366_p2 is absorbed into DSP mul_ln1118_105_fu_1366_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_1322_p2, operation Mode is: A*(B:0x5a89).
DSP Report: operator mul_ln1118_70_fu_1322_p2 is absorbed into DSP mul_ln1118_70_fu_1322_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1394_p2, operation Mode is: A*(B:0x3bb67).
DSP Report: operator mul_ln1118_88_fu_1394_p2 is absorbed into DSP mul_ln1118_88_fu_1394_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_1166_p2, operation Mode is: A*(B:0x3fda7).
DSP Report: operator mul_ln1118_421_fu_1166_p2 is absorbed into DSP mul_ln1118_421_fu_1166_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_984_p2, operation Mode is: A*(B:0x15f2).
DSP Report: operator mul_ln1118_27_fu_984_p2 is absorbed into DSP mul_ln1118_27_fu_984_p2.
DSP Report: Generating DSP trunc_ln708_18_reg_354010_reg, operation Mode is: (A*(B:0x3fa0f))'.
DSP Report: register trunc_ln708_18_reg_354010_reg is absorbed into DSP trunc_ln708_18_reg_354010_reg.
DSP Report: operator mul_ln1118_12_fu_1000_p2 is absorbed into DSP trunc_ln708_18_reg_354010_reg.
DSP Report: Generating DSP mul_ln1118_86_fu_1027_p2, operation Mode is: A*(B:0xfeb).
DSP Report: operator mul_ln1118_86_fu_1027_p2 is absorbed into DSP mul_ln1118_86_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_922_p2, operation Mode is: A*(B:0x3f13f).
DSP Report: operator mul_ln1118_71_fu_922_p2 is absorbed into DSP mul_ln1118_71_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1071_p2, operation Mode is: A*(B:0x3f2e3).
DSP Report: operator mul_ln1118_42_fu_1071_p2 is absorbed into DSP mul_ln1118_42_fu_1071_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_918_p2, operation Mode is: A*(B:0x8a5).
DSP Report: operator mul_ln1118_56_fu_918_p2 is absorbed into DSP mul_ln1118_56_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_883_p2, operation Mode is: A*(B:0xc9e).
DSP Report: operator mul_ln1118_172_fu_883_p2 is absorbed into DSP mul_ln1118_172_fu_883_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_892_p2, operation Mode is: A*(B:0x3fbb7).
DSP Report: operator mul_ln1118_158_fu_892_p2 is absorbed into DSP mul_ln1118_158_fu_892_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_931_p2, operation Mode is: A*(B:0x3f222).
DSP Report: operator mul_ln1118_229_fu_931_p2 is absorbed into DSP mul_ln1118_229_fu_931_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_876_p2, operation Mode is: A*(B:0xa8c).
DSP Report: operator mul_ln1118_257_fu_876_p2 is absorbed into DSP mul_ln1118_257_fu_876_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1102_p2, operation Mode is: A*(B:0x3fa09).
DSP Report: operator mul_ln1118_242_fu_1102_p2 is absorbed into DSP mul_ln1118_242_fu_1102_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1074_p2, operation Mode is: A*(B:0x1dae).
DSP Report: operator mul_ln1118_214_fu_1074_p2 is absorbed into DSP mul_ln1118_214_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_969_p2, operation Mode is: A*(B:0x3752).
DSP Report: operator mul_ln1118_187_fu_969_p2 is absorbed into DSP mul_ln1118_187_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1044_p2, operation Mode is: A*(B:0x3fd51).
DSP Report: operator mul_ln1118_199_fu_1044_p2 is absorbed into DSP mul_ln1118_199_fu_1044_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_902_p2, operation Mode is: A*(B:0x29e).
DSP Report: operator mul_ln1118_143_fu_902_p2 is absorbed into DSP mul_ln1118_143_fu_902_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1002_p2, operation Mode is: A*(B:0x3ef02).
DSP Report: operator mul_ln1118_115_fu_1002_p2 is absorbed into DSP mul_ln1118_115_fu_1002_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_1078_p2, operation Mode is: A*(B:0x3f74e).
DSP Report: operator mul_ln1118_129_fu_1078_p2 is absorbed into DSP mul_ln1118_129_fu_1078_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_1012_p2, operation Mode is: A*(B:0x3fbea).
DSP Report: operator mul_ln1118_271_fu_1012_p2 is absorbed into DSP mul_ln1118_271_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_1132_p2, operation Mode is: A*(B:0x3fb4d).
DSP Report: operator mul_ln1118_286_fu_1132_p2 is absorbed into DSP mul_ln1118_286_fu_1132_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1120_p2, operation Mode is: A*(B:0x2f55).
DSP Report: operator mul_ln1118_243_fu_1120_p2 is absorbed into DSP mul_ln1118_243_fu_1120_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_979_p2, operation Mode is: A*(B:0x3fad4).
DSP Report: operator mul_ln1118_230_fu_979_p2 is absorbed into DSP mul_ln1118_230_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1033_p2, operation Mode is: A*(B:0x1618).
DSP Report: operator mul_ln1118_200_fu_1033_p2 is absorbed into DSP mul_ln1118_200_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1081_p2, operation Mode is: A*(B:0x2890).
DSP Report: operator mul_ln1118_173_fu_1081_p2 is absorbed into DSP mul_ln1118_173_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_970_p2, operation Mode is: A*(B:0x3f70a).
DSP Report: operator mul_ln1118_188_fu_970_p2 is absorbed into DSP mul_ln1118_188_fu_970_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_942_p2, operation Mode is: A*(B:0x1c4).
DSP Report: operator mul_ln1118_258_fu_942_p2 is absorbed into DSP mul_ln1118_258_fu_942_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1103_p2, operation Mode is: A*(B:0x3fab6).
DSP Report: operator mul_ln1118_272_fu_1103_p2 is absorbed into DSP mul_ln1118_272_fu_1103_p2.
DSP Report: Generating DSP trunc_ln708_20_reg_354020_reg, operation Mode is: (A*(B:0x3f99e))'.
DSP Report: register trunc_ln708_20_reg_354020_reg is absorbed into DSP trunc_ln708_20_reg_354020_reg.
DSP Report: operator mul_ln1118_14_fu_1038_p2 is absorbed into DSP trunc_ln708_20_reg_354020_reg.
DSP Report: Generating DSP mul_ln1118_1_fu_908_p2, operation Mode is: A*(B:0xd0c).
DSP Report: operator mul_ln1118_1_fu_908_p2 is absorbed into DSP mul_ln1118_1_fu_908_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_865_p2, operation Mode is: A*(B:0x9f1).
DSP Report: operator mul_ln1118_88_fu_865_p2 is absorbed into DSP mul_ln1118_88_fu_865_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_930_p2, operation Mode is: A*(B:0x3b606).
DSP Report: operator mul_ln1118_73_fu_930_p2 is absorbed into DSP mul_ln1118_73_fu_930_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_910_p2, operation Mode is: A*(B:0x3fb34).
DSP Report: operator mul_ln1118_160_fu_910_p2 is absorbed into DSP mul_ln1118_160_fu_910_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_916_p2, operation Mode is: A*(B:0x9ba).
DSP Report: operator mul_ln1118_145_fu_916_p2 is absorbed into DSP mul_ln1118_145_fu_916_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_871_p2, operation Mode is: A*(B:0x3ef9b).
DSP Report: operator mul_ln1118_216_fu_871_p2 is absorbed into DSP mul_ln1118_216_fu_871_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1036_p2, operation Mode is: A*(B:0x3e576).
DSP Report: operator mul_ln1118_244_fu_1036_p2 is absorbed into DSP mul_ln1118_244_fu_1036_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_937_p2, operation Mode is: A*(B:0x818).
DSP Report: operator mul_ln1118_231_fu_937_p2 is absorbed into DSP mul_ln1118_231_fu_937_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_1058_p2, operation Mode is: A*(B:0x39ab4).
DSP Report: operator mul_ln1118_201_fu_1058_p2 is absorbed into DSP mul_ln1118_201_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_877_p2, operation Mode is: A*(B:0x3c50).
DSP Report: operator mul_ln1118_174_fu_877_p2 is absorbed into DSP mul_ln1118_174_fu_877_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_959_p2, operation Mode is: A*(B:0x945).
DSP Report: operator mul_ln1118_189_fu_959_p2 is absorbed into DSP mul_ln1118_189_fu_959_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_1008_p2, operation Mode is: A*(B:0x3ecc6).
DSP Report: operator mul_ln1118_131_fu_1008_p2 is absorbed into DSP mul_ln1118_131_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1018_p2, operation Mode is: A*(B:0xbfe).
DSP Report: operator mul_ln1118_102_fu_1018_p2 is absorbed into DSP mul_ln1118_102_fu_1018_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_991_p2, operation Mode is: A*(B:0x356).
DSP Report: operator mul_ln1118_117_fu_991_p2 is absorbed into DSP mul_ln1118_117_fu_991_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_907_p2, operation Mode is: A*(B:0x3b7).
DSP Report: operator mul_ln1118_259_fu_907_p2 is absorbed into DSP mul_ln1118_259_fu_907_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_1080_p2, operation Mode is: A*(B:0xa3e).
DSP Report: operator mul_ln1118_273_fu_1080_p2 is absorbed into DSP mul_ln1118_273_fu_1080_p2.
DSP Report: Generating DSP trunc_ln708_36_reg_354080_reg, operation Mode is: (A*(B:0x3fd59))'.
DSP Report: register trunc_ln708_36_reg_354080_reg is absorbed into DSP trunc_ln708_36_reg_354080_reg.
DSP Report: operator mul_ln1118_30_fu_1039_p2 is absorbed into DSP trunc_ln708_36_reg_354080_reg.
DSP Report: Generating DSP mul_ln1118_15_fu_1138_p2, operation Mode is: A*(B:0x3fcb1).
DSP Report: operator mul_ln1118_15_fu_1138_p2 is absorbed into DSP mul_ln1118_15_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_885_p2, operation Mode is: A*(B:0x3fe96).
DSP Report: operator mul_ln1118_2_fu_885_p2 is absorbed into DSP mul_ln1118_2_fu_885_p2.
DSP Report: Generating DSP trunc_ln708_96_reg_354175_reg, operation Mode is: (A*(B:0x4e3))'.
DSP Report: register trunc_ln708_96_reg_354175_reg is absorbed into DSP trunc_ln708_96_reg_354175_reg.
DSP Report: operator mul_ln1118_89_fu_985_p2 is absorbed into DSP trunc_ln708_96_reg_354175_reg.
DSP Report: Generating DSP trunc_ln708_81_reg_354100_reg, operation Mode is: (A*(B:0x3fae8))'.
DSP Report: register trunc_ln708_81_reg_354100_reg is absorbed into DSP trunc_ln708_81_reg_354100_reg.
DSP Report: operator mul_ln1118_74_fu_1048_p2 is absorbed into DSP trunc_ln708_81_reg_354100_reg.
DSP Report: Generating DSP mul_ln1118_59_fu_1124_p2, operation Mode is: A*(B:0x221).
DSP Report: operator mul_ln1118_59_fu_1124_p2 is absorbed into DSP mul_ln1118_59_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_1156_p2, operation Mode is: A*(B:0x3fd7f).
DSP Report: operator mul_ln1118_161_fu_1156_p2 is absorbed into DSP mul_ln1118_161_fu_1156_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_950_p2, operation Mode is: A*(B:0x3fb75).
DSP Report: operator mul_ln1118_146_fu_950_p2 is absorbed into DSP mul_ln1118_146_fu_950_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1013_p2, operation Mode is: A*(B:0x3f499).
DSP Report: operator mul_ln1118_217_fu_1013_p2 is absorbed into DSP mul_ln1118_217_fu_1013_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_886_p2, operation Mode is: A*(B:0x3f99f).
DSP Report: operator mul_ln1118_245_fu_886_p2 is absorbed into DSP mul_ln1118_245_fu_886_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_1075_p2, operation Mode is: A*(B:0x3fdee).
DSP Report: operator mul_ln1118_232_fu_1075_p2 is absorbed into DSP mul_ln1118_232_fu_1075_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1029_p2, operation Mode is: A*(B:0xbc2).
DSP Report: operator mul_ln1118_202_fu_1029_p2 is absorbed into DSP mul_ln1118_202_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1153_p2, operation Mode is: A*(B:0x3f8fe).
DSP Report: operator mul_ln1118_175_fu_1153_p2 is absorbed into DSP mul_ln1118_175_fu_1153_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_924_p2, operation Mode is: A*(B:0x3fe21).
DSP Report: operator mul_ln1118_190_fu_924_p2 is absorbed into DSP mul_ln1118_190_fu_924_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1063_p2, operation Mode is: A*(B:0x211).
DSP Report: operator mul_ln1118_132_fu_1063_p2 is absorbed into DSP mul_ln1118_132_fu_1063_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_1022_p2, operation Mode is: A*(B:0x3de).
DSP Report: operator mul_ln1118_118_fu_1022_p2 is absorbed into DSP mul_ln1118_118_fu_1022_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_952_p2, operation Mode is: A*(B:0x80f).
DSP Report: operator mul_ln1118_103_fu_952_p2 is absorbed into DSP mul_ln1118_103_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_920_p2, operation Mode is: A*(B:0x7b).
DSP Report: operator mul_ln1118_260_fu_920_p2 is absorbed into DSP mul_ln1118_260_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1045_p2, operation Mode is: A*(B:0x3fe7b).
DSP Report: operator mul_ln1118_274_fu_1045_p2 is absorbed into DSP mul_ln1118_274_fu_1045_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_994_p2, operation Mode is: A*(B:0x2366).
DSP Report: operator mul_ln1118_16_fu_994_p2 is absorbed into DSP mul_ln1118_16_fu_994_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_940_p2, operation Mode is: A*(B:0x8ca).
DSP Report: operator mul_ln1118_3_fu_940_p2 is absorbed into DSP mul_ln1118_3_fu_940_p2.
DSP Report: Generating DSP trunc_ln708_97_reg_354180_reg, operation Mode is: (A*(B:0x9e))'.
DSP Report: register trunc_ln708_97_reg_354180_reg is absorbed into DSP trunc_ln708_97_reg_354180_reg.
DSP Report: operator mul_ln1118_90_fu_1093_p2 is absorbed into DSP trunc_ln708_97_reg_354180_reg.
DSP Report: Generating DSP trunc_ln708_82_reg_354105_reg, operation Mode is: (A*(B:0x502))'.
DSP Report: register trunc_ln708_82_reg_354105_reg is absorbed into DSP trunc_ln708_82_reg_354105_reg.
DSP Report: operator mul_ln1118_75_fu_1091_p2 is absorbed into DSP trunc_ln708_82_reg_354105_reg.
DSP Report: Generating DSP mul_ln1118_162_fu_928_p2, operation Mode is: A*(B:0x27b).
DSP Report: operator mul_ln1118_162_fu_928_p2 is absorbed into DSP mul_ln1118_162_fu_928_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1070_p2, operation Mode is: A*(B:0xd30).
DSP Report: operator mul_ln1118_147_fu_1070_p2 is absorbed into DSP mul_ln1118_147_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1133_p2, operation Mode is: A*(B:0x3ccae).
DSP Report: operator mul_ln1118_218_fu_1133_p2 is absorbed into DSP mul_ln1118_218_fu_1133_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1114_p2, operation Mode is: A*(B:0x1498).
DSP Report: operator mul_ln1118_246_fu_1114_p2 is absorbed into DSP mul_ln1118_246_fu_1114_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_955_p2, operation Mode is: A*(B:0xc76).
DSP Report: operator mul_ln1118_233_fu_955_p2 is absorbed into DSP mul_ln1118_233_fu_955_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1084_p2, operation Mode is: A*(B:0x3dd7d).
DSP Report: operator mul_ln1118_203_fu_1084_p2 is absorbed into DSP mul_ln1118_203_fu_1084_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_859_p2, operation Mode is: A*(B:0x19d4).
DSP Report: operator mul_ln1118_176_fu_859_p2 is absorbed into DSP mul_ln1118_176_fu_859_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1003_p2, operation Mode is: A*(B:0x23fc).
DSP Report: operator mul_ln1118_191_fu_1003_p2 is absorbed into DSP mul_ln1118_191_fu_1003_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1151_p2, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator mul_ln1118_133_fu_1151_p2 is absorbed into DSP mul_ln1118_133_fu_1151_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_1060_p2, operation Mode is: A*(B:0x799).
DSP Report: operator mul_ln1118_104_fu_1060_p2 is absorbed into DSP mul_ln1118_104_fu_1060_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_963_p2, operation Mode is: A*(B:0x662).
DSP Report: operator mul_ln1118_119_fu_963_p2 is absorbed into DSP mul_ln1118_119_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_975_p2, operation Mode is: A*(B:0x2e).
DSP Report: operator mul_ln1118_261_fu_975_p2 is absorbed into DSP mul_ln1118_261_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_976_p2, operation Mode is: A*(B:0x3ea39).
DSP Report: operator mul_ln1118_275_fu_976_p2 is absorbed into DSP mul_ln1118_275_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_880_p2, operation Mode is: A*(B:0x3f0e7).
DSP Report: operator mul_ln1118_17_fu_880_p2 is absorbed into DSP mul_ln1118_17_fu_880_p2.
DSP Report: Generating DSP trunc_ln708_8_reg_353975_reg, operation Mode is: (A*(B:0xe8))'.
DSP Report: register trunc_ln708_8_reg_353975_reg is absorbed into DSP trunc_ln708_8_reg_353975_reg.
DSP Report: operator mul_ln1118_4_fu_1034_p2 is absorbed into DSP trunc_ln708_8_reg_353975_reg.
DSP Report: Generating DSP trunc_ln708_98_reg_354185_reg, operation Mode is: (A*(B:0x3f86d))'.
DSP Report: register trunc_ln708_98_reg_354185_reg is absorbed into DSP trunc_ln708_98_reg_354185_reg.
DSP Report: operator mul_ln1118_91_fu_1009_p2 is absorbed into DSP trunc_ln708_98_reg_354185_reg.
DSP Report: Generating DSP trunc_ln708_83_reg_354110_reg, operation Mode is: (A*(B:0x3fd7f))'.
DSP Report: register trunc_ln708_83_reg_354110_reg is absorbed into DSP trunc_ln708_83_reg_354110_reg.
DSP Report: operator mul_ln1118_76_fu_863_p2 is absorbed into DSP trunc_ln708_83_reg_354110_reg.
DSP Report: Generating DSP mul_ln1118_61_fu_1108_p2, operation Mode is: A*(B:0x3f156).
DSP Report: operator mul_ln1118_61_fu_1108_p2 is absorbed into DSP mul_ln1118_61_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_1099_p2, operation Mode is: A*(B:0x3f18f).
DSP Report: operator mul_ln1118_32_fu_1099_p2 is absorbed into DSP mul_ln1118_32_fu_1099_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_1030_p2, operation Mode is: A*(B:0x3f8fe).
DSP Report: operator mul_ln1118_46_fu_1030_p2 is absorbed into DSP mul_ln1118_46_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1096_p2, operation Mode is: A*(B:0x3fa5d).
DSP Report: operator mul_ln1118_163_fu_1096_p2 is absorbed into DSP mul_ln1118_163_fu_1096_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_998_p2, operation Mode is: A*(B:0x1abb).
DSP Report: operator mul_ln1118_148_fu_998_p2 is absorbed into DSP mul_ln1118_148_fu_998_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_917_p2, operation Mode is: A*(B:0x3f367).
DSP Report: operator mul_ln1118_219_fu_917_p2 is absorbed into DSP mul_ln1118_219_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_953_p2, operation Mode is: A*(B:0x53f).
DSP Report: operator mul_ln1118_247_fu_953_p2 is absorbed into DSP mul_ln1118_247_fu_953_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1069_p2, operation Mode is: A*(B:0x316).
DSP Report: operator mul_ln1118_234_fu_1069_p2 is absorbed into DSP mul_ln1118_234_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_1094_p2, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_ln1118_204_fu_1094_p2 is absorbed into DSP mul_ln1118_204_fu_1094_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_866_p2, operation Mode is: A*(B:0x3f624).
DSP Report: operator mul_ln1118_177_fu_866_p2 is absorbed into DSP mul_ln1118_177_fu_866_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_1067_p2, operation Mode is: A*(B:0x3c4).
DSP Report: operator mul_ln1118_134_fu_1067_p2 is absorbed into DSP mul_ln1118_134_fu_1067_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_904_p2, operation Mode is: A*(B:0x11a0).
DSP Report: operator mul_ln1118_105_fu_904_p2 is absorbed into DSP mul_ln1118_105_fu_904_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_988_p2, operation Mode is: A*(B:0x732).
DSP Report: operator mul_ln1118_120_fu_988_p2 is absorbed into DSP mul_ln1118_120_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1073_p2, operation Mode is: A*(B:0x3ff44).
DSP Report: operator mul_ln1118_276_fu_1073_p2 is absorbed into DSP mul_ln1118_276_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1006_p2, operation Mode is: A*(B:0x184).
DSP Report: operator mul_ln1118_262_fu_1006_p2 is absorbed into DSP mul_ln1118_262_fu_1006_p2.
DSP Report: Generating DSP trunc_ln708_32_reg_354070_reg, operation Mode is: (A*(B:0x3fa01))'.
DSP Report: register trunc_ln708_32_reg_354070_reg is absorbed into DSP trunc_ln708_32_reg_354070_reg.
DSP Report: operator mul_ln1118_26_fu_1131_p2 is absorbed into DSP trunc_ln708_32_reg_354070_reg.
DSP Report: Generating DSP trunc_ln708_17_reg_354005_reg, operation Mode is: (A*(B:0x139))'.
DSP Report: register trunc_ln708_17_reg_354005_reg is absorbed into DSP trunc_ln708_17_reg_354005_reg.
DSP Report: operator mul_ln1118_11_fu_1011_p2 is absorbed into DSP trunc_ln708_17_reg_354005_reg.
DSP Report: Generating DSP trunc_ln708_107_reg_354230_reg, operation Mode is: (A*(B:0x3fc2a))'.
DSP Report: register trunc_ln708_107_reg_354230_reg is absorbed into DSP trunc_ln708_107_reg_354230_reg.
DSP Report: operator mul_ln1118_100_fu_964_p2 is absorbed into DSP trunc_ln708_107_reg_354230_reg.
DSP Report: Generating DSP mul_ln1118_85_fu_999_p2, operation Mode is: A*(B:0x4b02).
DSP Report: operator mul_ln1118_85_fu_999_p2 is absorbed into DSP mul_ln1118_85_fu_999_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_915_p2, operation Mode is: A*(B:0x2131).
DSP Report: operator mul_ln1118_70_fu_915_p2 is absorbed into DSP mul_ln1118_70_fu_915_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_1083_p2, operation Mode is: A*(B:0x3e65d).
DSP Report: operator mul_ln1118_41_fu_1083_p2 is absorbed into DSP mul_ln1118_41_fu_1083_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1146_p2, operation Mode is: A*(B:0x3fba2).
DSP Report: operator mul_ln1118_55_fu_1146_p2 is absorbed into DSP mul_ln1118_55_fu_1146_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_925_p2, operation Mode is: A*(B:0x3f61c).
DSP Report: operator mul_ln1118_171_fu_925_p2 is absorbed into DSP mul_ln1118_171_fu_925_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_1090_p2, operation Mode is: A*(B:0xed3).
DSP Report: operator mul_ln1118_157_fu_1090_p2 is absorbed into DSP mul_ln1118_157_fu_1090_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_1147_p2, operation Mode is: A*(B:0x3c401).
DSP Report: operator mul_ln1118_228_fu_1147_p2 is absorbed into DSP mul_ln1118_228_fu_1147_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1140_p2, operation Mode is: A*(B:0x1138).
DSP Report: operator mul_ln1118_256_fu_1140_p2 is absorbed into DSP mul_ln1118_256_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_934_p2, operation Mode is: A*(B:0x66f).
DSP Report: operator mul_ln1118_241_fu_934_p2 is absorbed into DSP mul_ln1118_241_fu_934_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1139_p2, operation Mode is: A*(B:0x3e0d5).
DSP Report: operator mul_ln1118_213_fu_1139_p2 is absorbed into DSP mul_ln1118_213_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_957_p2, operation Mode is: A*(B:0x1618).
DSP Report: operator mul_ln1118_186_fu_957_p2 is absorbed into DSP mul_ln1118_186_fu_957_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1109_p2, operation Mode is: A*(B:0x3fc5a).
DSP Report: operator mul_ln1118_198_fu_1109_p2 is absorbed into DSP mul_ln1118_198_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_889_p2, operation Mode is: A*(B:0x5f5).
DSP Report: operator mul_ln1118_142_fu_889_p2 is absorbed into DSP mul_ln1118_142_fu_889_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1040_p2, operation Mode is: A*(B:0x1241).
DSP Report: operator mul_ln1118_114_fu_1040_p2 is absorbed into DSP mul_ln1118_114_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_884_p2, operation Mode is: A*(B:0x633).
DSP Report: operator mul_ln1118_285_fu_884_p2 is absorbed into DSP mul_ln1118_285_fu_884_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1061_p2, operation Mode is: A*(B:0x5e6).
DSP Report: operator mul_ln1118_164_fu_1061_p2 is absorbed into DSP mul_ln1118_164_fu_1061_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_980_p2, operation Mode is: A*(B:0x3fc8d).
DSP Report: operator mul_ln1118_149_fu_980_p2 is absorbed into DSP mul_ln1118_149_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_1068_p2, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_ln1118_248_fu_1068_p2 is absorbed into DSP mul_ln1118_248_fu_1068_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1016_p2, operation Mode is: A*(B:0x3fc0f).
DSP Report: operator mul_ln1118_235_fu_1016_p2 is absorbed into DSP mul_ln1118_235_fu_1016_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1028_p2, operation Mode is: A*(B:0x3fef9).
DSP Report: operator mul_ln1118_205_fu_1028_p2 is absorbed into DSP mul_ln1118_205_fu_1028_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_891_p2, operation Mode is: A*(B:0x3f5fe).
DSP Report: operator mul_ln1118_178_fu_891_p2 is absorbed into DSP mul_ln1118_178_fu_891_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_947_p2, operation Mode is: A*(B:0x3ff32).
DSP Report: operator mul_ln1118_277_fu_947_p2 is absorbed into DSP mul_ln1118_277_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1021_p2, operation Mode is: A*(B:0x3fdc9).
DSP Report: operator mul_ln1118_263_fu_1021_p2 is absorbed into DSP mul_ln1118_263_fu_1021_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_1064_p2, operation Mode is: A*(B:0x59c0).
DSP Report: operator mul_ln1118_25_fu_1064_p2 is absorbed into DSP mul_ln1118_25_fu_1064_p2.
DSP Report: Generating DSP trunc_ln708_16_reg_354000_reg, operation Mode is: (A*(B:0x3fdd4))'.
DSP Report: register trunc_ln708_16_reg_354000_reg is absorbed into DSP trunc_ln708_16_reg_354000_reg.
DSP Report: operator mul_ln1118_10_fu_938_p2 is absorbed into DSP trunc_ln708_16_reg_354000_reg.
DSP Report: Generating DSP trunc_ln708_106_reg_354225_reg, operation Mode is: (A*(B:0x3fe2c))'.
DSP Report: register trunc_ln708_106_reg_354225_reg is absorbed into DSP trunc_ln708_106_reg_354225_reg.
DSP Report: operator mul_ln1118_99_fu_868_p2 is absorbed into DSP trunc_ln708_106_reg_354225_reg.
DSP Report: Generating DSP mul_ln1118_84_fu_974_p2, operation Mode is: A*(B:0x3c824).
DSP Report: operator mul_ln1118_84_fu_974_p2 is absorbed into DSP mul_ln1118_84_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_954_p2, operation Mode is: A*(B:0x42a).
DSP Report: operator mul_ln1118_156_fu_954_p2 is absorbed into DSP mul_ln1118_156_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_987_p2, operation Mode is: A*(B:0x833).
DSP Report: operator mul_ln1118_227_fu_987_p2 is absorbed into DSP mul_ln1118_227_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1116_p2, operation Mode is: A*(B:0x3fc38).
DSP Report: operator mul_ln1118_255_fu_1116_p2 is absorbed into DSP mul_ln1118_255_fu_1116_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_1150_p2, operation Mode is: A*(B:0x50c7).
DSP Report: operator mul_ln1118_212_fu_1150_p2 is absorbed into DSP mul_ln1118_212_fu_1150_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_1113_p2, operation Mode is: A*(B:0x3fd25).
DSP Report: operator mul_ln1118_185_fu_1113_p2 is absorbed into DSP mul_ln1118_185_fu_1113_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_966_p2, operation Mode is: A*(B:0x3ff4f).
DSP Report: operator mul_ln1118_197_fu_966_p2 is absorbed into DSP mul_ln1118_197_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_894_p2, operation Mode is: A*(B:0x3fc4b).
DSP Report: operator mul_ln1118_141_fu_894_p2 is absorbed into DSP mul_ln1118_141_fu_894_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_870_p2, operation Mode is: A*(B:0x39bba).
DSP Report: operator mul_ln1118_113_fu_870_p2 is absorbed into DSP mul_ln1118_113_fu_870_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_945_p2, operation Mode is: A*(B:0x3d411).
DSP Report: operator mul_ln1118_128_fu_945_p2 is absorbed into DSP mul_ln1118_128_fu_945_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_901_p2, operation Mode is: A*(B:0x3fdf7).
DSP Report: operator mul_ln1118_284_fu_901_p2 is absorbed into DSP mul_ln1118_284_fu_901_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1023_p2, operation Mode is: A*(B:0x3f383).
DSP Report: operator mul_ln1118_270_fu_1023_p2 is absorbed into DSP mul_ln1118_270_fu_1023_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_882_p2, operation Mode is: A*(B:0x1ac2).
DSP Report: operator mul_ln1118_249_fu_882_p2 is absorbed into DSP mul_ln1118_249_fu_882_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_1035_p2, operation Mode is: A*(B:0xe8c).
DSP Report: operator mul_ln1118_236_fu_1035_p2 is absorbed into DSP mul_ln1118_236_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_956_p2, operation Mode is: A*(B:0x344b7).
DSP Report: operator mul_ln1118_206_fu_956_p2 is absorbed into DSP mul_ln1118_206_fu_956_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_874_p2, operation Mode is: A*(B:0x3b9d6).
DSP Report: operator mul_ln1118_179_fu_874_p2 is absorbed into DSP mul_ln1118_179_fu_874_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_986_p2, operation Mode is: A*(B:0xdde).
DSP Report: operator mul_ln1118_192_fu_986_p2 is absorbed into DSP mul_ln1118_192_fu_986_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1001_p2, operation Mode is: A*(B:0x34d).
DSP Report: operator mul_ln1118_135_fu_1001_p2 is absorbed into DSP mul_ln1118_135_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_912_p2, operation Mode is: A*(B:0x3e2f).
DSP Report: operator mul_ln1118_107_fu_912_p2 is absorbed into DSP mul_ln1118_107_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_993_p2, operation Mode is: A*(B:0x3f593).
DSP Report: operator mul_ln1118_122_fu_993_p2 is absorbed into DSP mul_ln1118_122_fu_993_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_939_p2, operation Mode is: A*(B:0xd32).
DSP Report: operator mul_ln1118_264_fu_939_p2 is absorbed into DSP mul_ln1118_264_fu_939_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1007_p2, operation Mode is: A*(B:0x2131).
DSP Report: operator mul_ln1118_278_fu_1007_p2 is absorbed into DSP mul_ln1118_278_fu_1007_p2.
DSP Report: Generating DSP trunc_ln708_26_reg_354045_reg, operation Mode is: (A*(B:0x3f99a))'.
DSP Report: register trunc_ln708_26_reg_354045_reg is absorbed into DSP trunc_ln708_26_reg_354045_reg.
DSP Report: operator mul_ln1118_20_fu_967_p2 is absorbed into DSP trunc_ln708_26_reg_354045_reg.
DSP Report: Generating DSP trunc_ln708_11_reg_353985_reg, operation Mode is: (A*(B:0x3fc61))'.
DSP Report: register trunc_ln708_11_reg_353985_reg is absorbed into DSP trunc_ln708_11_reg_353985_reg.
DSP Report: operator mul_ln1118_6_fu_1130_p2 is absorbed into DSP trunc_ln708_11_reg_353985_reg.
DSP Report: Generating DSP trunc_ln708_101_reg_354200_reg, operation Mode is: (A*(B:0x523))'.
DSP Report: register trunc_ln708_101_reg_354200_reg is absorbed into DSP trunc_ln708_101_reg_354200_reg.
DSP Report: operator mul_ln1118_94_fu_1089_p2 is absorbed into DSP trunc_ln708_101_reg_354200_reg.
DSP Report: Generating DSP mul_ln1118_79_fu_1031_p2, operation Mode is: A*(B:0x3f716).
DSP Report: operator mul_ln1118_79_fu_1031_p2 is absorbed into DSP mul_ln1118_79_fu_1031_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1082_p2, operation Mode is: A*(B:0x41b).
DSP Report: operator mul_ln1118_64_fu_1082_p2 is absorbed into DSP mul_ln1118_64_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_932_p2, operation Mode is: A*(B:0xc91).
DSP Report: operator mul_ln1118_35_fu_932_p2 is absorbed into DSP mul_ln1118_35_fu_932_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1015_p2, operation Mode is: A*(B:0x3fd2e).
DSP Report: operator mul_ln1118_49_fu_1015_p2 is absorbed into DSP mul_ln1118_49_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_1057_p2, operation Mode is: A*(B:0xe4).
DSP Report: operator mul_ln1118_166_fu_1057_p2 is absorbed into DSP mul_ln1118_166_fu_1057_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_1148_p2, operation Mode is: A*(B:0x3fd53).
DSP Report: operator mul_ln1118_151_fu_1148_p2 is absorbed into DSP mul_ln1118_151_fu_1148_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1085_p2, operation Mode is: A*(B:0x9a7).
DSP Report: operator mul_ln1118_222_fu_1085_p2 is absorbed into DSP mul_ln1118_222_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_895_p2, operation Mode is: A*(B:0x3fe85).
DSP Report: operator mul_ln1118_250_fu_895_p2 is absorbed into DSP mul_ln1118_250_fu_895_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1024_p2, operation Mode is: A*(B:0x3fe44).
DSP Report: operator mul_ln1118_237_fu_1024_p2 is absorbed into DSP mul_ln1118_237_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_878_p2, operation Mode is: A*(B:0x278).
DSP Report: operator mul_ln1118_207_fu_878_p2 is absorbed into DSP mul_ln1118_207_fu_878_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_905_p2, operation Mode is: A*(B:0x22a6).
DSP Report: operator mul_ln1118_180_fu_905_p2 is absorbed into DSP mul_ln1118_180_fu_905_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1097_p2, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_ln1118_136_fu_1097_p2 is absorbed into DSP mul_ln1118_136_fu_1097_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_873_p2, operation Mode is: A*(B:0x241).
DSP Report: operator mul_ln1118_123_fu_873_p2 is absorbed into DSP mul_ln1118_123_fu_873_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1100_p2, operation Mode is: A*(B:0x2b6).
DSP Report: operator mul_ln1118_108_fu_1100_p2 is absorbed into DSP mul_ln1118_108_fu_1100_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_1017_p2, operation Mode is: A*(B:0x3ffdd).
DSP Report: operator mul_ln1118_265_fu_1017_p2 is absorbed into DSP mul_ln1118_265_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1037_p2, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_ln1118_279_fu_1037_p2 is absorbed into DSP mul_ln1118_279_fu_1037_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_1041_p2, operation Mode is: A*(B:0x3fd1e).
DSP Report: operator mul_ln1118_251_fu_1041_p2 is absorbed into DSP mul_ln1118_251_fu_1041_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_977_p2, operation Mode is: A*(B:0x1dc3).
DSP Report: operator mul_ln1118_238_fu_977_p2 is absorbed into DSP mul_ln1118_238_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1046_p2, operation Mode is: A*(B:0x1b92).
DSP Report: operator mul_ln1118_208_fu_1046_p2 is absorbed into DSP mul_ln1118_208_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1005_p2, operation Mode is: A*(B:0x3693).
DSP Report: operator mul_ln1118_181_fu_1005_p2 is absorbed into DSP mul_ln1118_181_fu_1005_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1050_p2, operation Mode is: A*(B:0x3ab70).
DSP Report: operator mul_ln1118_193_fu_1050_p2 is absorbed into DSP mul_ln1118_193_fu_1050_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_1087_p2, operation Mode is: A*(B:0x65ca).
DSP Report: operator mul_ln1118_24_fu_1087_p2 is absorbed into DSP mul_ln1118_24_fu_1087_p2.
DSP Report: Generating DSP trunc_ln708_15_reg_353995_reg, operation Mode is: (A*(B:0x3fe7b))'.
DSP Report: register trunc_ln708_15_reg_353995_reg is absorbed into DSP trunc_ln708_15_reg_353995_reg.
DSP Report: operator mul_ln1118_9_fu_944_p2 is absorbed into DSP trunc_ln708_15_reg_353995_reg.
DSP Report: Generating DSP trunc_ln708_105_reg_354220_reg, operation Mode is: (A*(B:0x158))'.
DSP Report: register trunc_ln708_105_reg_354220_reg is absorbed into DSP trunc_ln708_105_reg_354220_reg.
DSP Report: operator mul_ln1118_98_fu_914_p2 is absorbed into DSP trunc_ln708_105_reg_354220_reg.
DSP Report: Generating DSP mul_ln1118_83_fu_949_p2, operation Mode is: A*(B:0x3bbe6).
DSP Report: operator mul_ln1118_83_fu_949_p2 is absorbed into DSP mul_ln1118_83_fu_949_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_962_p2, operation Mode is: A*(B:0x3ad42).
DSP Report: operator mul_ln1118_68_fu_962_p2 is absorbed into DSP mul_ln1118_68_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1077_p2, operation Mode is: A*(B:0x3fdd5).
DSP Report: operator mul_ln1118_39_fu_1077_p2 is absorbed into DSP mul_ln1118_39_fu_1077_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1152_p2, operation Mode is: A*(B:0x2d35).
DSP Report: operator mul_ln1118_53_fu_1152_p2 is absorbed into DSP mul_ln1118_53_fu_1152_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_943_p2, operation Mode is: A*(B:0x6b5).
DSP Report: operator mul_ln1118_170_fu_943_p2 is absorbed into DSP mul_ln1118_170_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_965_p2, operation Mode is: A*(B:0x6fb).
DSP Report: operator mul_ln1118_155_fu_965_p2 is absorbed into DSP mul_ln1118_155_fu_965_p2.
DSP Report: Generating DSP trunc_ln708_179_reg_354295_reg, operation Mode is: (A*(B:0x3fe42))'.
DSP Report: register trunc_ln708_179_reg_354295_reg is absorbed into DSP trunc_ln708_179_reg_354295_reg.
DSP Report: operator mul_ln1118_226_fu_926_p2 is absorbed into DSP trunc_ln708_179_reg_354295_reg.
DSP Report: Generating DSP mul_ln1118_254_fu_1020_p2, operation Mode is: A*(B:0x3fa1c).
DSP Report: operator mul_ln1118_254_fu_1020_p2 is absorbed into DSP mul_ln1118_254_fu_1020_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1054_p2, operation Mode is: A*(B:0xe5f).
DSP Report: operator mul_ln1118_240_fu_1054_p2 is absorbed into DSP mul_ln1118_240_fu_1054_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_1155_p2, operation Mode is: A*(B:0x56f8).
DSP Report: operator mul_ln1118_211_fu_1155_p2 is absorbed into DSP mul_ln1118_211_fu_1155_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_861_p2, operation Mode is: A*(B:0xa02).
DSP Report: operator mul_ln1118_184_fu_861_p2 is absorbed into DSP mul_ln1118_184_fu_861_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_1128_p2, operation Mode is: A*(B:0x2e3).
DSP Report: operator mul_ln1118_196_fu_1128_p2 is absorbed into DSP mul_ln1118_196_fu_1128_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_911_p2, operation Mode is: A*(B:0x3fb97).
DSP Report: operator mul_ln1118_140_fu_911_p2 is absorbed into DSP mul_ln1118_140_fu_911_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_960_p2, operation Mode is: A*(B:0x3954b).
DSP Report: operator mul_ln1118_112_fu_960_p2 is absorbed into DSP mul_ln1118_112_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_1137_p2, operation Mode is: A*(B:0x3d11c).
DSP Report: operator mul_ln1118_127_fu_1137_p2 is absorbed into DSP mul_ln1118_127_fu_1137_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_888_p2, operation Mode is: A*(B:0x3fcf0).
DSP Report: operator mul_ln1118_283_fu_888_p2 is absorbed into DSP mul_ln1118_283_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_1076_p2, operation Mode is: A*(B:0x3f249).
DSP Report: operator mul_ln1118_269_fu_1076_p2 is absorbed into DSP mul_ln1118_269_fu_1076_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_981_p2, operation Mode is: A*(B:0x3f571).
DSP Report: operator mul_ln1118_266_fu_981_p2 is absorbed into DSP mul_ln1118_266_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_989_p2, operation Mode is: A*(B:0x3eb11).
DSP Report: operator mul_ln1118_280_fu_989_p2 is absorbed into DSP mul_ln1118_280_fu_989_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_898_p2, operation Mode is: A*(B:0xbae).
DSP Report: operator mul_ln1118_37_fu_898_p2 is absorbed into DSP mul_ln1118_37_fu_898_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_1019_p2, operation Mode is: A*(B:0x1bf).
DSP Report: operator mul_ln1118_22_fu_1019_p2 is absorbed into DSP mul_ln1118_22_fu_1019_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_1142_p2, operation Mode is: A*(B:0xc8).
DSP Report: operator mul_ln1118_8_fu_1142_p2 is absorbed into DSP mul_ln1118_8_fu_1142_p2.
DSP Report: Generating DSP trunc_ln708_103_reg_354210_reg, operation Mode is: (A*(B:0x3f8d2))'.
DSP Report: register trunc_ln708_103_reg_354210_reg is absorbed into DSP trunc_ln708_103_reg_354210_reg.
DSP Report: operator mul_ln1118_96_fu_1121_p2 is absorbed into DSP trunc_ln708_103_reg_354210_reg.
DSP Report: Generating DSP trunc_ln708_88_reg_354135_reg, operation Mode is: (A*(B:0x55c))'.
DSP Report: register trunc_ln708_88_reg_354135_reg is absorbed into DSP trunc_ln708_88_reg_354135_reg.
DSP Report: operator mul_ln1118_81_fu_875_p2 is absorbed into DSP trunc_ln708_88_reg_354135_reg.
DSP Report: Generating DSP mul_ln1118_168_fu_1101_p2, operation Mode is: A*(B:0x3dd75).
DSP Report: operator mul_ln1118_168_fu_1101_p2 is absorbed into DSP mul_ln1118_168_fu_1101_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_996_p2, operation Mode is: A*(B:0x704).
DSP Report: operator mul_ln1118_153_fu_996_p2 is absorbed into DSP mul_ln1118_153_fu_996_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_948_p2, operation Mode is: A*(B:0x34ae).
DSP Report: operator mul_ln1118_224_fu_948_p2 is absorbed into DSP mul_ln1118_224_fu_948_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_1107_p2, operation Mode is: A*(B:0x3fd05).
DSP Report: operator mul_ln1118_267_fu_1107_p2 is absorbed into DSP mul_ln1118_267_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_1032_p2, operation Mode is: A*(B:0x68c).
DSP Report: operator mul_ln1118_252_fu_1032_p2 is absorbed into DSP mul_ln1118_252_fu_1032_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_890_p2, operation Mode is: A*(B:0x7da).
DSP Report: operator mul_ln1118_209_fu_890_p2 is absorbed into DSP mul_ln1118_209_fu_890_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_897_p2, operation Mode is: A*(B:0x3ecaf).
DSP Report: operator mul_ln1118_182_fu_897_p2 is absorbed into DSP mul_ln1118_182_fu_897_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_936_p2, operation Mode is: A*(B:0x549).
DSP Report: operator mul_ln1118_194_fu_936_p2 is absorbed into DSP mul_ln1118_194_fu_936_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1043_p2, operation Mode is: A*(B:0x1de).
DSP Report: operator mul_ln1118_138_fu_1043_p2 is absorbed into DSP mul_ln1118_138_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1122_p2, operation Mode is: A*(B:0x3d6e2).
DSP Report: operator mul_ln1118_110_fu_1122_p2 is absorbed into DSP mul_ln1118_110_fu_1122_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_1095_p2, operation Mode is: A*(B:0x3ebd7).
DSP Report: operator mul_ln1118_125_fu_1095_p2 is absorbed into DSP mul_ln1118_125_fu_1095_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1145_p2, operation Mode is: A*(B:0x88f).
DSP Report: operator mul_ln1118_281_fu_1145_p2 is absorbed into DSP mul_ln1118_281_fu_1145_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_1110_p2, operation Mode is: A*(B:0x3ecd6).
DSP Report: operator mul_ln1118_23_fu_1110_p2 is absorbed into DSP mul_ln1118_23_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1086_p2, operation Mode is: A*(B:0x3f58a).
DSP Report: operator mul_ln1118_97_fu_1086_p2 is absorbed into DSP mul_ln1118_97_fu_1086_p2.
DSP Report: Generating DSP trunc_ln708_89_reg_354140_reg, operation Mode is: (A*(B:0x19b))'.
DSP Report: register trunc_ln708_89_reg_354140_reg is absorbed into DSP trunc_ln708_89_reg_354140_reg.
DSP Report: operator mul_ln1118_82_fu_864_p2 is absorbed into DSP trunc_ln708_89_reg_354140_reg.
DSP Report: Generating DSP mul_ln1118_67_fu_1088_p2, operation Mode is: A*(B:0x3fe69).
DSP Report: operator mul_ln1118_67_fu_1088_p2 is absorbed into DSP mul_ln1118_67_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_906_p2, operation Mode is: A*(B:0x109).
DSP Report: operator mul_ln1118_52_fu_906_p2 is absorbed into DSP mul_ln1118_52_fu_906_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_929_p2, operation Mode is: A*(B:0x3ca96).
DSP Report: operator mul_ln1118_38_fu_929_p2 is absorbed into DSP mul_ln1118_38_fu_929_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_900_p2, operation Mode is: A*(B:0x3fd37).
DSP Report: operator mul_ln1118_169_fu_900_p2 is absorbed into DSP mul_ln1118_169_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_982_p2, operation Mode is: A*(B:0x4bc).
DSP Report: operator mul_ln1118_154_fu_982_p2 is absorbed into DSP mul_ln1118_154_fu_982_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_997_p2, operation Mode is: A*(B:0x3f6ae).
DSP Report: operator mul_ln1118_225_fu_997_p2 is absorbed into DSP mul_ln1118_225_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1026_p2, operation Mode is: A*(B:0x3fe68).
DSP Report: operator mul_ln1118_253_fu_1026_p2 is absorbed into DSP mul_ln1118_253_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_1056_p2, operation Mode is: A*(B:0x3fa86).
DSP Report: operator mul_ln1118_239_fu_1056_p2 is absorbed into DSP mul_ln1118_239_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1154_p2, operation Mode is: A*(B:0x268).
DSP Report: operator mul_ln1118_210_fu_1154_p2 is absorbed into DSP mul_ln1118_210_fu_1154_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_1065_p2, operation Mode is: A*(B:0x3ea87).
DSP Report: operator mul_ln1118_183_fu_1065_p2 is absorbed into DSP mul_ln1118_183_fu_1065_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1098_p2, operation Mode is: A*(B:0x19eb).
DSP Report: operator mul_ln1118_195_fu_1098_p2 is absorbed into DSP mul_ln1118_195_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1157_p2, operation Mode is: A*(B:0xefd).
DSP Report: operator mul_ln1118_139_fu_1157_p2 is absorbed into DSP mul_ln1118_139_fu_1157_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_978_p2, operation Mode is: A*(B:0xd2).
DSP Report: operator mul_ln1118_111_fu_978_p2 is absorbed into DSP mul_ln1118_111_fu_978_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_867_p2, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_ln1118_126_fu_867_p2 is absorbed into DSP mul_ln1118_126_fu_867_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_921_p2, operation Mode is: A*(B:0x3fd09).
DSP Report: operator mul_ln1118_268_fu_921_p2 is absorbed into DSP mul_ln1118_268_fu_921_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_893_p2, operation Mode is: A*(B:0xa1d).
DSP Report: operator mul_ln1118_282_fu_893_p2 is absorbed into DSP mul_ln1118_282_fu_893_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_961_p2, operation Mode is: A*(B:0x3f8c7).
DSP Report: operator mul_ln1118_66_fu_961_p2 is absorbed into DSP mul_ln1118_66_fu_961_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_1104_p2, operation Mode is: A*(B:0x11f7).
DSP Report: operator mul_ln1118_51_fu_1104_p2 is absorbed into DSP mul_ln1118_51_fu_1104_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_1051_p2, operation Mode is: A*(B:0x3ef83).
DSP Report: operator mul_ln1118_21_fu_1051_p2 is absorbed into DSP mul_ln1118_21_fu_1051_p2.
DSP Report: Generating DSP trunc_ln708_12_reg_353990_reg, operation Mode is: (A*(B:0x3fdc1))'.
DSP Report: register trunc_ln708_12_reg_353990_reg is absorbed into DSP trunc_ln708_12_reg_353990_reg.
DSP Report: operator mul_ln1118_7_fu_896_p2 is absorbed into DSP trunc_ln708_12_reg_353990_reg.
DSP Report: Generating DSP mul_ln1118_95_fu_1126_p2, operation Mode is: A*(B:0x12cc).
DSP Report: operator mul_ln1118_95_fu_1126_p2 is absorbed into DSP mul_ln1118_95_fu_1126_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_899_p2, operation Mode is: A*(B:0x35d9).
DSP Report: operator mul_ln1118_80_fu_899_p2 is absorbed into DSP mul_ln1118_80_fu_899_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_968_p2, operation Mode is: A*(B:0x14aa).
DSP Report: operator mul_ln1118_65_fu_968_p2 is absorbed into DSP mul_ln1118_65_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_933_p2, operation Mode is: A*(B:0x47fd).
DSP Report: operator mul_ln1118_36_fu_933_p2 is absorbed into DSP mul_ln1118_36_fu_933_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1010_p2, operation Mode is: A*(B:0x2b5).
DSP Report: operator mul_ln1118_50_fu_1010_p2 is absorbed into DSP mul_ln1118_50_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_1112_p2, operation Mode is: A*(B:0x1462).
DSP Report: operator mul_ln1118_167_fu_1112_p2 is absorbed into DSP mul_ln1118_167_fu_1112_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_992_p2, operation Mode is: A*(B:0x4b69).
DSP Report: operator mul_ln1118_152_fu_992_p2 is absorbed into DSP mul_ln1118_152_fu_992_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_941_p2, operation Mode is: A*(B:0x606b).
DSP Report: operator mul_ln1118_223_fu_941_p2 is absorbed into DSP mul_ln1118_223_fu_941_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_1127_p2, operation Mode is: A*(B:0x3ec8c).
DSP Report: operator mul_ln1118_137_fu_1127_p2 is absorbed into DSP mul_ln1118_137_fu_1127_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_872_p2, operation Mode is: A*(B:0x3baa4).
DSP Report: operator mul_ln1118_109_fu_872_p2 is absorbed into DSP mul_ln1118_109_fu_872_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1143_p2, operation Mode is: A*(B:0x3fe05).
DSP Report: operator mul_ln1118_124_fu_1143_p2 is absorbed into DSP mul_ln1118_124_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_951_p2, operation Mode is: A*(B:0x3bb6e).
DSP Report: operator mul_ln1118_69_fu_951_p2 is absorbed into DSP mul_ln1118_69_fu_951_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_879_p2, operation Mode is: A*(B:0x3f032).
DSP Report: operator mul_ln1118_40_fu_879_p2 is absorbed into DSP mul_ln1118_40_fu_879_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_858_p2, operation Mode is: A*(B:0x2a06).
DSP Report: operator mul_ln1118_54_fu_858_p2 is absorbed into DSP mul_ln1118_54_fu_858_p2.
DSP Report: Generating DSP trunc_ln708_25_reg_354040_reg, operation Mode is: (A*(B:0x589))'.
DSP Report: register trunc_ln708_25_reg_354040_reg is absorbed into DSP trunc_ln708_25_reg_354040_reg.
DSP Report: operator mul_ln1118_19_fu_862_p2 is absorbed into DSP trunc_ln708_25_reg_354040_reg.
DSP Report: Generating DSP mul_ln1118_5_fu_1004_p2, operation Mode is: A*(B:0xdc2).
DSP Report: operator mul_ln1118_5_fu_1004_p2 is absorbed into DSP mul_ln1118_5_fu_1004_p2.
DSP Report: Generating DSP trunc_ln708_100_reg_354195_reg, operation Mode is: (A*(B:0x3f9cb))'.
DSP Report: register trunc_ln708_100_reg_354195_reg is absorbed into DSP trunc_ln708_100_reg_354195_reg.
DSP Report: operator mul_ln1118_93_fu_1141_p2 is absorbed into DSP trunc_ln708_100_reg_354195_reg.
DSP Report: Generating DSP mul_ln1118_78_fu_881_p2, operation Mode is: A*(B:0x3faf).
DSP Report: operator mul_ln1118_78_fu_881_p2 is absorbed into DSP mul_ln1118_78_fu_881_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1106_p2, operation Mode is: A*(B:0x5162).
DSP Report: operator mul_ln1118_63_fu_1106_p2 is absorbed into DSP mul_ln1118_63_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_1118_p2, operation Mode is: A*(B:0x3c1ab).
DSP Report: operator mul_ln1118_34_fu_1118_p2 is absorbed into DSP mul_ln1118_34_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_972_p2, operation Mode is: A*(B:0xb9f).
DSP Report: operator mul_ln1118_48_fu_972_p2 is absorbed into DSP mul_ln1118_48_fu_972_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1092_p2, operation Mode is: A*(B:0x3bcbf).
DSP Report: operator mul_ln1118_165_fu_1092_p2 is absorbed into DSP mul_ln1118_165_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_860_p2, operation Mode is: A*(B:0x1792).
DSP Report: operator mul_ln1118_150_fu_860_p2 is absorbed into DSP mul_ln1118_150_fu_860_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_887_p2, operation Mode is: A*(B:0x3473e).
DSP Report: operator mul_ln1118_221_fu_887_p2 is absorbed into DSP mul_ln1118_221_fu_887_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_1042_p2, operation Mode is: A*(B:0xb3d).
DSP Report: operator mul_ln1118_18_fu_1042_p2 is absorbed into DSP mul_ln1118_18_fu_1042_p2.
DSP Report: Generating DSP trunc_ln708_99_reg_354190_reg, operation Mode is: (A*(B:0x22f))'.
DSP Report: register trunc_ln708_99_reg_354190_reg is absorbed into DSP trunc_ln708_99_reg_354190_reg.
DSP Report: operator mul_ln1118_92_fu_1117_p2 is absorbed into DSP trunc_ln708_99_reg_354190_reg.
DSP Report: Generating DSP mul_ln1118_77_fu_1115_p2, operation Mode is: A*(B:0x10d7).
DSP Report: operator mul_ln1118_77_fu_1115_p2 is absorbed into DSP mul_ln1118_77_fu_1115_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1136_p2, operation Mode is: A*(B:0x47d).
DSP Report: operator mul_ln1118_62_fu_1136_p2 is absorbed into DSP mul_ln1118_62_fu_1136_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1111_p2, operation Mode is: A*(B:0x3fd6c).
DSP Report: operator mul_ln1118_33_fu_1111_p2 is absorbed into DSP mul_ln1118_33_fu_1111_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1025_p2, operation Mode is: A*(B:0x46d).
DSP Report: operator mul_ln1118_47_fu_1025_p2 is absorbed into DSP mul_ln1118_47_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_1079_p2, operation Mode is: A*(B:0xc46).
DSP Report: operator mul_ln1118_220_fu_1079_p2 is absorbed into DSP mul_ln1118_220_fu_1079_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_923_p2, operation Mode is: A*(B:0x3f7c2).
DSP Report: operator mul_ln1118_106_fu_923_p2 is absorbed into DSP mul_ln1118_106_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_1105_p2, operation Mode is: A*(B:0x3fb22).
DSP Report: operator mul_ln1118_121_fu_1105_p2 is absorbed into DSP mul_ln1118_121_fu_1105_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_1125_p2, operation Mode is: A*(B:0x3d03b).
DSP Report: operator mul_ln1118_60_fu_1125_p2 is absorbed into DSP mul_ln1118_60_fu_1125_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_973_p2, operation Mode is: A*(B:0x3ee71).
DSP Report: operator mul_ln1118_31_fu_973_p2 is absorbed into DSP mul_ln1118_31_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_927_p2, operation Mode is: A*(B:0x3fc49).
DSP Report: operator mul_ln1118_45_fu_927_p2 is absorbed into DSP mul_ln1118_45_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_1129_p2, operation Mode is: A*(B:0x275b).
DSP Report: operator mul_ln1118_58_fu_1129_p2 is absorbed into DSP mul_ln1118_58_fu_1129_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_1135_p2, operation Mode is: A*(B:0x2daf).
DSP Report: operator mul_ln1118_29_fu_1135_p2 is absorbed into DSP mul_ln1118_29_fu_1135_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_903_p2, operation Mode is: A*(B:0x3fc9f).
DSP Report: operator mul_ln1118_44_fu_903_p2 is absorbed into DSP mul_ln1118_44_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_995_p2, operation Mode is: A*(B:0x3efa8).
DSP Report: operator mul_ln1118_13_fu_995_p2 is absorbed into DSP mul_ln1118_13_fu_995_p2.
DSP Report: Generating DSP trunc_ln708_1_reg_353960_reg, operation Mode is: (A*(B:0x3f831))'.
DSP Report: register trunc_ln708_1_reg_353960_reg is absorbed into DSP trunc_ln708_1_reg_353960_reg.
DSP Report: operator mul_ln1118_fu_913_p2 is absorbed into DSP trunc_ln708_1_reg_353960_reg.
DSP Report: Generating DSP trunc_ln708_94_reg_354165_reg, operation Mode is: (A*(B:0x3f87e))'.
DSP Report: register trunc_ln708_94_reg_354165_reg is absorbed into DSP trunc_ln708_94_reg_354165_reg.
DSP Report: operator mul_ln1118_87_fu_1123_p2 is absorbed into DSP trunc_ln708_94_reg_354165_reg.
DSP Report: Generating DSP mul_ln1118_72_fu_1134_p2, operation Mode is: A*(B:0x4ba5).
DSP Report: operator mul_ln1118_72_fu_1134_p2 is absorbed into DSP mul_ln1118_72_fu_1134_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_990_p2, operation Mode is: A*(B:0x13a6).
DSP Report: operator mul_ln1118_57_fu_990_p2 is absorbed into DSP mul_ln1118_57_fu_990_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_919_p2, operation Mode is: A*(B:0x3fcf0).
DSP Report: operator mul_ln1118_28_fu_919_p2 is absorbed into DSP mul_ln1118_28_fu_919_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_1059_p2, operation Mode is: A*(B:0x3fb24).
DSP Report: operator mul_ln1118_43_fu_1059_p2 is absorbed into DSP mul_ln1118_43_fu_1059_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1072_p2, operation Mode is: A*(B:0x1b4f).
DSP Report: operator mul_ln1118_159_fu_1072_p2 is absorbed into DSP mul_ln1118_159_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1144_p2, operation Mode is: A*(B:0x3f096).
DSP Report: operator mul_ln1118_144_fu_1144_p2 is absorbed into DSP mul_ln1118_144_fu_1144_p2.
DSP Report: Generating DSP trunc_ln708_178_reg_354240_reg, operation Mode is: (A*(B:0x3fd3d))'.
DSP Report: register trunc_ln708_178_reg_354240_reg is absorbed into DSP trunc_ln708_178_reg_354240_reg.
DSP Report: operator mul_ln1118_215_fu_1062_p2 is absorbed into DSP trunc_ln708_178_reg_354240_reg.
DSP Report: Generating DSP mul_ln1118_130_fu_1055_p2, operation Mode is: A*(B:0x1003).
DSP Report: operator mul_ln1118_130_fu_1055_p2 is absorbed into DSP mul_ln1118_130_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_958_p2, operation Mode is: A*(B:0x9f6).
DSP Report: operator mul_ln1118_101_fu_958_p2 is absorbed into DSP mul_ln1118_101_fu_958_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_1014_p2, operation Mode is: A*(B:0x473).
DSP Report: operator mul_ln1118_116_fu_1014_p2 is absorbed into DSP mul_ln1118_116_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_431_fu_539_p2, operation Mode is: A*(B:0x9812).
DSP Report: operator mul_ln1118_431_fu_539_p2 is absorbed into DSP mul_ln1118_431_fu_539_p2.
DSP Report: Generating DSP mul_ln1118_fu_532_p2, operation Mode is: A*(B:0x3f491).
DSP Report: operator mul_ln1118_fu_532_p2 is absorbed into DSP mul_ln1118_fu_532_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_619_p2, operation Mode is: A*(B:0xa20).
DSP Report: operator mul_ln1118_470_fu_619_p2 is absorbed into DSP mul_ln1118_470_fu_619_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_560_p2, operation Mode is: A*(B:0x1ba4).
DSP Report: operator mul_ln1118_461_fu_560_p2 is absorbed into DSP mul_ln1118_461_fu_560_p2.
DSP Report: Generating DSP mul_ln1118_451_fu_556_p2, operation Mode is: A*(B:0x3e8d3).
DSP Report: operator mul_ln1118_451_fu_556_p2 is absorbed into DSP mul_ln1118_451_fu_556_p2.
DSP Report: Generating DSP mul_ln1118_441_fu_520_p2, operation Mode is: A*(B:0x3a453).
DSP Report: operator mul_ln1118_441_fu_520_p2 is absorbed into DSP mul_ln1118_441_fu_520_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_564_p2, operation Mode is: A*(B:0x3ef04).
DSP Report: operator mul_ln1118_509_fu_564_p2 is absorbed into DSP mul_ln1118_509_fu_564_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_572_p2, operation Mode is: A*(B:0x790).
DSP Report: operator mul_ln1118_499_fu_572_p2 is absorbed into DSP mul_ln1118_499_fu_572_p2.
DSP Report: Generating DSP mul_ln1118_549_fu_505_p2, operation Mode is: A*(B:0x3e296).
DSP Report: operator mul_ln1118_549_fu_505_p2 is absorbed into DSP mul_ln1118_549_fu_505_p2.
DSP Report: Generating DSP trunc_ln708_233_reg_93591_reg, operation Mode is: (A*(B:0x3f9a0))'.
DSP Report: register trunc_ln708_233_reg_93591_reg is absorbed into DSP trunc_ln708_233_reg_93591_reg.
DSP Report: operator mul_ln1118_539_fu_640_p2 is absorbed into DSP trunc_ln708_233_reg_93591_reg.
DSP Report: Generating DSP mul_ln1118_529_fu_509_p2, operation Mode is: A*(B:0x1614).
DSP Report: operator mul_ln1118_529_fu_509_p2 is absorbed into DSP mul_ln1118_529_fu_509_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_571_p2, operation Mode is: A*(B:0x3e81c).
DSP Report: operator mul_ln1118_519_fu_571_p2 is absorbed into DSP mul_ln1118_519_fu_571_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_609_p2, operation Mode is: A*(B:0x3d80a).
DSP Report: operator mul_ln1118_489_fu_609_p2 is absorbed into DSP mul_ln1118_489_fu_609_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_544_p2, operation Mode is: A*(B:0x24c5).
DSP Report: operator mul_ln1118_480_fu_544_p2 is absorbed into DSP mul_ln1118_480_fu_544_p2.
DSP Report: Generating DSP mul_ln1118_559_fu_595_p2, operation Mode is: A*(B:0x2e6d).
DSP Report: operator mul_ln1118_559_fu_595_p2 is absorbed into DSP mul_ln1118_559_fu_595_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_630_p2, operation Mode is: A*(B:0x18bb).
DSP Report: operator mul_ln1118_432_fu_630_p2 is absorbed into DSP mul_ln1118_432_fu_630_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_591_p2, operation Mode is: A*(B:0x3e464).
DSP Report: operator mul_ln1118_422_fu_591_p2 is absorbed into DSP mul_ln1118_422_fu_591_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_612_p2, operation Mode is: A*(B:0x3a563).
DSP Report: operator mul_ln1118_471_fu_612_p2 is absorbed into DSP mul_ln1118_471_fu_612_p2.
DSP Report: Generating DSP mul_ln1118_462_fu_500_p2, operation Mode is: A*(B:0x3f74b).
DSP Report: operator mul_ln1118_462_fu_500_p2 is absorbed into DSP mul_ln1118_462_fu_500_p2.
DSP Report: Generating DSP mul_ln1118_452_fu_531_p2, operation Mode is: A*(B:0x417).
DSP Report: operator mul_ln1118_452_fu_531_p2 is absorbed into DSP mul_ln1118_452_fu_531_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_516_p2, operation Mode is: A*(B:0x3ee8).
DSP Report: operator mul_ln1118_442_fu_516_p2 is absorbed into DSP mul_ln1118_442_fu_516_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_568_p2, operation Mode is: A*(B:0x3fe41).
DSP Report: operator mul_ln1118_510_fu_568_p2 is absorbed into DSP mul_ln1118_510_fu_568_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_586_p2, operation Mode is: A*(B:0x3fcfd).
DSP Report: operator mul_ln1118_500_fu_586_p2 is absorbed into DSP mul_ln1118_500_fu_586_p2.
DSP Report: Generating DSP trunc_ln708_238_reg_93646_reg, operation Mode is: (A*(B:0x74a))'.
DSP Report: register trunc_ln708_238_reg_93646_reg is absorbed into DSP trunc_ln708_238_reg_93646_reg.
DSP Report: operator mul_ln1118_550_fu_503_p2 is absorbed into DSP trunc_ln708_238_reg_93646_reg.
DSP Report: Generating DSP mul_ln1118_540_fu_517_p2, operation Mode is: A*(B:0x3f42f).
DSP Report: operator mul_ln1118_540_fu_517_p2 is absorbed into DSP mul_ln1118_540_fu_517_p2.
DSP Report: Generating DSP mul_ln1118_530_fu_622_p2, operation Mode is: A*(B:0xf0b).
DSP Report: operator mul_ln1118_530_fu_622_p2 is absorbed into DSP mul_ln1118_530_fu_622_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_596_p2, operation Mode is: A*(B:0xf34).
DSP Report: operator mul_ln1118_520_fu_596_p2 is absorbed into DSP mul_ln1118_520_fu_596_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_615_p2, operation Mode is: A*(B:0x3f314).
DSP Report: operator mul_ln1118_490_fu_615_p2 is absorbed into DSP mul_ln1118_490_fu_615_p2.
DSP Report: Generating DSP mul_ln1118_481_fu_621_p2, operation Mode is: A*(B:0x3fa70).
DSP Report: operator mul_ln1118_481_fu_621_p2 is absorbed into DSP mul_ln1118_481_fu_621_p2.
DSP Report: Generating DSP mul_ln1118_560_fu_594_p2, operation Mode is: A*(B:0x557).
DSP Report: operator mul_ln1118_560_fu_594_p2 is absorbed into DSP mul_ln1118_560_fu_594_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_512_p2, operation Mode is: A*(B:0x3ab68).
DSP Report: operator mul_ln1118_433_fu_512_p2 is absorbed into DSP mul_ln1118_433_fu_512_p2.
DSP Report: Generating DSP mul_ln1118_423_fu_584_p2, operation Mode is: A*(B:0x3d18a).
DSP Report: operator mul_ln1118_423_fu_584_p2 is absorbed into DSP mul_ln1118_423_fu_584_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_597_p2, operation Mode is: A*(B:0x3c152).
DSP Report: operator mul_ln1118_472_fu_597_p2 is absorbed into DSP mul_ln1118_472_fu_597_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_533_p2, operation Mode is: A*(B:0x3d16).
DSP Report: operator mul_ln1118_463_fu_533_p2 is absorbed into DSP mul_ln1118_463_fu_533_p2.
DSP Report: Generating DSP mul_ln1118_453_fu_536_p2, operation Mode is: A*(B:0x3fdc3).
DSP Report: operator mul_ln1118_453_fu_536_p2 is absorbed into DSP mul_ln1118_453_fu_536_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_577_p2, operation Mode is: A*(B:0x5ed1).
DSP Report: operator mul_ln1118_443_fu_577_p2 is absorbed into DSP mul_ln1118_443_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_570_p2, operation Mode is: A*(B:0x3b8).
DSP Report: operator mul_ln1118_511_fu_570_p2 is absorbed into DSP mul_ln1118_511_fu_570_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_620_p2, operation Mode is: A*(B:0x3f8dc).
DSP Report: operator mul_ln1118_501_fu_620_p2 is absorbed into DSP mul_ln1118_501_fu_620_p2.
DSP Report: Generating DSP mul_ln1118_551_fu_504_p2, operation Mode is: A*(B:0x3ed4d).
DSP Report: operator mul_ln1118_551_fu_504_p2 is absorbed into DSP mul_ln1118_551_fu_504_p2.
DSP Report: Generating DSP trunc_ln708_234_reg_93601_reg, operation Mode is: (A*(B:0x30e))'.
DSP Report: register trunc_ln708_234_reg_93601_reg is absorbed into DSP trunc_ln708_234_reg_93601_reg.
DSP Report: operator mul_ln1118_541_fu_507_p2 is absorbed into DSP trunc_ln708_234_reg_93601_reg.
DSP Report: Generating DSP mul_ln1118_531_fu_498_p2, operation Mode is: A*(B:0x3f8e5).
DSP Report: operator mul_ln1118_531_fu_498_p2 is absorbed into DSP mul_ln1118_531_fu_498_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_573_p2, operation Mode is: A*(B:0x3e7bd).
DSP Report: operator mul_ln1118_521_fu_573_p2 is absorbed into DSP mul_ln1118_521_fu_573_p2.
DSP Report: Generating DSP mul_ln1118_491_fu_610_p2, operation Mode is: A*(B:0x198c).
DSP Report: operator mul_ln1118_491_fu_610_p2 is absorbed into DSP mul_ln1118_491_fu_610_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_617_p2, operation Mode is: A*(B:0x14f0).
DSP Report: operator mul_ln1118_482_fu_617_p2 is absorbed into DSP mul_ln1118_482_fu_617_p2.
DSP Report: Generating DSP mul_ln1118_561_fu_601_p2, operation Mode is: A*(B:0x2773).
DSP Report: operator mul_ln1118_561_fu_601_p2 is absorbed into DSP mul_ln1118_561_fu_601_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_607_p2, operation Mode is: A*(B:0x2c1c).
DSP Report: operator mul_ln1118_434_fu_607_p2 is absorbed into DSP mul_ln1118_434_fu_607_p2.
DSP Report: Generating DSP trunc_ln708_s_reg_93406_reg, operation Mode is: (A*(B:0x47))'.
DSP Report: register trunc_ln708_s_reg_93406_reg is absorbed into DSP trunc_ln708_s_reg_93406_reg.
DSP Report: operator mul_ln1118_424_fu_604_p2 is absorbed into DSP trunc_ln708_s_reg_93406_reg.
DSP Report: Generating DSP mul_ln1118_473_fu_508_p2, operation Mode is: A*(B:0x25c8).
DSP Report: operator mul_ln1118_473_fu_508_p2 is absorbed into DSP mul_ln1118_473_fu_508_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_541_p2, operation Mode is: A*(B:0x3f47c).
DSP Report: operator mul_ln1118_464_fu_541_p2 is absorbed into DSP mul_ln1118_464_fu_541_p2.
DSP Report: Generating DSP mul_ln1118_454_fu_614_p2, operation Mode is: A*(B:0x154).
DSP Report: operator mul_ln1118_454_fu_614_p2 is absorbed into DSP mul_ln1118_454_fu_614_p2.
DSP Report: Generating DSP mul_ln1118_444_fu_578_p2, operation Mode is: A*(B:0x3f283).
DSP Report: operator mul_ln1118_444_fu_578_p2 is absorbed into DSP mul_ln1118_444_fu_578_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_575_p2, operation Mode is: A*(B:0x3f12f).
DSP Report: operator mul_ln1118_512_fu_575_p2 is absorbed into DSP mul_ln1118_512_fu_575_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_589_p2, operation Mode is: A*(B:0x3fc14).
DSP Report: operator mul_ln1118_502_fu_589_p2 is absorbed into DSP mul_ln1118_502_fu_589_p2.
DSP Report: Generating DSP mul_ln1118_552_fu_524_p2, operation Mode is: A*(B:0x1749).
DSP Report: operator mul_ln1118_552_fu_524_p2 is absorbed into DSP mul_ln1118_552_fu_524_p2.
DSP Report: Generating DSP mul_ln1118_542_fu_506_p2, operation Mode is: A*(B:0x1cb8).
DSP Report: operator mul_ln1118_542_fu_506_p2 is absorbed into DSP mul_ln1118_542_fu_506_p2.
DSP Report: Generating DSP mul_ln1118_532_fu_642_p2, operation Mode is: A*(B:0x3e7cc).
DSP Report: operator mul_ln1118_532_fu_642_p2 is absorbed into DSP mul_ln1118_532_fu_642_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_569_p2, operation Mode is: A*(B:0x3fcec).
DSP Report: operator mul_ln1118_522_fu_569_p2 is absorbed into DSP mul_ln1118_522_fu_569_p2.
DSP Report: Generating DSP mul_ln1118_492_fu_629_p2, operation Mode is: A*(B:0x25ae).
DSP Report: operator mul_ln1118_492_fu_629_p2 is absorbed into DSP mul_ln1118_492_fu_629_p2.
DSP Report: Generating DSP mul_ln1118_562_fu_602_p2, operation Mode is: A*(B:0x1a0c).
DSP Report: operator mul_ln1118_562_fu_602_p2 is absorbed into DSP mul_ln1118_562_fu_602_p2.
DSP Report: Generating DSP mul_ln1118_435_fu_603_p2, operation Mode is: A*(B:0x2415).
DSP Report: operator mul_ln1118_435_fu_603_p2 is absorbed into DSP mul_ln1118_435_fu_603_p2.
DSP Report: Generating DSP mul_ln1118_425_fu_579_p2, operation Mode is: A*(B:0x3a950).
DSP Report: operator mul_ln1118_425_fu_579_p2 is absorbed into DSP mul_ln1118_425_fu_579_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_624_p2, operation Mode is: A*(B:0x39304).
DSP Report: operator mul_ln1118_474_fu_624_p2 is absorbed into DSP mul_ln1118_474_fu_624_p2.
DSP Report: Generating DSP trunc_ln708_209_reg_93511_reg, operation Mode is: (A*(B:0x3fe9f))'.
DSP Report: register trunc_ln708_209_reg_93511_reg is absorbed into DSP trunc_ln708_209_reg_93511_reg.
DSP Report: operator mul_ln1118_465_fu_549_p2 is absorbed into DSP trunc_ln708_209_reg_93511_reg.
DSP Report: Generating DSP mul_ln1118_455_fu_525_p2, operation Mode is: A*(B:0x3e5e7).
DSP Report: operator mul_ln1118_455_fu_525_p2 is absorbed into DSP mul_ln1118_455_fu_525_p2.
DSP Report: Generating DSP mul_ln1118_445_fu_600_p2, operation Mode is: A*(B:0x1b28).
DSP Report: operator mul_ln1118_445_fu_600_p2 is absorbed into DSP mul_ln1118_445_fu_600_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_527_p2, operation Mode is: A*(B:0x3f423).
DSP Report: operator mul_ln1118_513_fu_527_p2 is absorbed into DSP mul_ln1118_513_fu_527_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_590_p2, operation Mode is: A*(B:0xac3).
DSP Report: operator mul_ln1118_503_fu_590_p2 is absorbed into DSP mul_ln1118_503_fu_590_p2.
DSP Report: Generating DSP mul_ln1118_553_fu_514_p2, operation Mode is: A*(B:0x125a).
DSP Report: operator mul_ln1118_553_fu_514_p2 is absorbed into DSP mul_ln1118_553_fu_514_p2.
DSP Report: Generating DSP mul_ln1118_543_fu_528_p2, operation Mode is: A*(B:0x3eafc).
DSP Report: operator mul_ln1118_543_fu_528_p2 is absorbed into DSP mul_ln1118_543_fu_528_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_550_p2, operation Mode is: A*(B:0x13ea).
DSP Report: operator mul_ln1118_533_fu_550_p2 is absorbed into DSP mul_ln1118_533_fu_550_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_565_p2, operation Mode is: A*(B:0x737).
DSP Report: operator mul_ln1118_523_fu_565_p2 is absorbed into DSP mul_ln1118_523_fu_565_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_628_p2, operation Mode is: A*(B:0x3d159).
DSP Report: operator mul_ln1118_493_fu_628_p2 is absorbed into DSP mul_ln1118_493_fu_628_p2.
DSP Report: Generating DSP mul_ln1118_483_fu_625_p2, operation Mode is: A*(B:0x3ed9a).
DSP Report: operator mul_ln1118_483_fu_625_p2 is absorbed into DSP mul_ln1118_483_fu_625_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_583_p2, operation Mode is: A*(B:0x2083).
DSP Report: operator mul_ln1118_563_fu_583_p2 is absorbed into DSP mul_ln1118_563_fu_583_p2.
DSP Report: Generating DSP mul_ln1118_436_fu_631_p2, operation Mode is: A*(B:0x3f115).
DSP Report: operator mul_ln1118_436_fu_631_p2 is absorbed into DSP mul_ln1118_436_fu_631_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_618_p2, operation Mode is: A*(B:0x14ed).
DSP Report: operator mul_ln1118_426_fu_618_p2 is absorbed into DSP mul_ln1118_426_fu_618_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_627_p2, operation Mode is: A*(B:0x3d45b).
DSP Report: operator mul_ln1118_494_fu_627_p2 is absorbed into DSP mul_ln1118_494_fu_627_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_645_p2, operation Mode is: A*(B:0x3fdbe).
DSP Report: operator mul_ln1118_475_fu_645_p2 is absorbed into DSP mul_ln1118_475_fu_645_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_562_p2, operation Mode is: A*(B:0x289).
DSP Report: operator mul_ln1118_466_fu_562_p2 is absorbed into DSP mul_ln1118_466_fu_562_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_643_p2, operation Mode is: A*(B:0x6bd).
DSP Report: operator mul_ln1118_456_fu_643_p2 is absorbed into DSP mul_ln1118_456_fu_643_p2.
DSP Report: Generating DSP mul_ln1118_446_fu_599_p2, operation Mode is: A*(B:0x32f4).
DSP Report: operator mul_ln1118_446_fu_599_p2 is absorbed into DSP mul_ln1118_446_fu_599_p2.
DSP Report: Generating DSP mul_ln1118_514_fu_552_p2, operation Mode is: A*(B:0x268).
DSP Report: operator mul_ln1118_514_fu_552_p2 is absorbed into DSP mul_ln1118_514_fu_552_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_537_p2, operation Mode is: A*(B:0x8e5).
DSP Report: operator mul_ln1118_504_fu_537_p2 is absorbed into DSP mul_ln1118_504_fu_537_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_540_p2, operation Mode is: A*(B:0x3d136).
DSP Report: operator mul_ln1118_554_fu_540_p2 is absorbed into DSP mul_ln1118_554_fu_540_p2.
DSP Report: Generating DSP mul_ln1118_544_fu_529_p2, operation Mode is: A*(B:0x270c).
DSP Report: operator mul_ln1118_544_fu_529_p2 is absorbed into DSP mul_ln1118_544_fu_529_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_576_p2, operation Mode is: A*(B:0x3a9db).
DSP Report: operator mul_ln1118_534_fu_576_p2 is absorbed into DSP mul_ln1118_534_fu_576_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_567_p2, operation Mode is: A*(B:0x7f2).
DSP Report: operator mul_ln1118_524_fu_567_p2 is absorbed into DSP mul_ln1118_524_fu_567_p2.
DSP Report: Generating DSP mul_ln1118_484_fu_545_p2, operation Mode is: A*(B:0xcd2).
DSP Report: operator mul_ln1118_484_fu_545_p2 is absorbed into DSP mul_ln1118_484_fu_545_p2.
DSP Report: Generating DSP mul_ln1118_564_fu_522_p2, operation Mode is: A*(B:0x37e9).
DSP Report: operator mul_ln1118_564_fu_522_p2 is absorbed into DSP mul_ln1118_564_fu_522_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_542_p2, operation Mode is: A*(B:0x3c4ac).
DSP Report: operator mul_ln1118_437_fu_542_p2 is absorbed into DSP mul_ln1118_437_fu_542_p2.
DSP Report: Generating DSP mul_ln1118_427_fu_580_p2, operation Mode is: A*(B:0x3f37f).
DSP Report: operator mul_ln1118_427_fu_580_p2 is absorbed into DSP mul_ln1118_427_fu_580_p2.
DSP Report: Generating DSP mul_ln1118_476_fu_548_p2, operation Mode is: A*(B:0x3ba84).
DSP Report: operator mul_ln1118_476_fu_548_p2 is absorbed into DSP mul_ln1118_476_fu_548_p2.
DSP Report: Generating DSP mul_ln1118_467_fu_534_p2, operation Mode is: A*(B:0x71a0).
DSP Report: operator mul_ln1118_467_fu_534_p2 is absorbed into DSP mul_ln1118_467_fu_534_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_616_p2, operation Mode is: A*(B:0x3f628).
DSP Report: operator mul_ln1118_457_fu_616_p2 is absorbed into DSP mul_ln1118_457_fu_616_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_598_p2, operation Mode is: A*(B:0x5369).
DSP Report: operator mul_ln1118_447_fu_598_p2 is absorbed into DSP mul_ln1118_447_fu_598_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_561_p2, operation Mode is: A*(B:0xbba).
DSP Report: operator mul_ln1118_515_fu_561_p2 is absorbed into DSP mul_ln1118_515_fu_561_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_638_p2, operation Mode is: A*(B:0x3fa8c).
DSP Report: operator mul_ln1118_505_fu_638_p2 is absorbed into DSP mul_ln1118_505_fu_638_p2.
DSP Report: Generating DSP mul_ln1118_555_fu_566_p2, operation Mode is: A*(B:0x3e306).
DSP Report: operator mul_ln1118_555_fu_566_p2 is absorbed into DSP mul_ln1118_555_fu_566_p2.
DSP Report: Generating DSP mul_ln1118_545_fu_626_p2, operation Mode is: A*(B:0xc27).
DSP Report: operator mul_ln1118_545_fu_626_p2 is absorbed into DSP mul_ln1118_545_fu_626_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_581_p2, operation Mode is: A*(B:0x3ee41).
DSP Report: operator mul_ln1118_535_fu_581_p2 is absorbed into DSP mul_ln1118_535_fu_581_p2.
DSP Report: Generating DSP mul_ln1118_525_fu_635_p2, operation Mode is: A*(B:0x3f1e1).
DSP Report: operator mul_ln1118_525_fu_635_p2 is absorbed into DSP mul_ln1118_525_fu_635_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_646_p2, operation Mode is: A*(B:0x23e5).
DSP Report: operator mul_ln1118_495_fu_646_p2 is absorbed into DSP mul_ln1118_495_fu_646_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_546_p2, operation Mode is: A*(B:0x1578).
DSP Report: operator mul_ln1118_485_fu_546_p2 is absorbed into DSP mul_ln1118_485_fu_546_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_521_p2, operation Mode is: A*(B:0x36dc).
DSP Report: operator mul_ln1118_565_fu_521_p2 is absorbed into DSP mul_ln1118_565_fu_521_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_633_p2, operation Mode is: A*(B:0x1a6a).
DSP Report: operator mul_ln1118_438_fu_633_p2 is absorbed into DSP mul_ln1118_438_fu_633_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_526_p2, operation Mode is: A*(B:0x3b5c9).
DSP Report: operator mul_ln1118_428_fu_526_p2 is absorbed into DSP mul_ln1118_428_fu_526_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_538_p2, operation Mode is: A*(B:0x3b6d2).
DSP Report: operator mul_ln1118_477_fu_538_p2 is absorbed into DSP mul_ln1118_477_fu_538_p2.
DSP Report: Generating DSP trunc_ln708_210_reg_93521_reg, operation Mode is: (A*(B:0x613))'.
DSP Report: register trunc_ln708_210_reg_93521_reg is absorbed into DSP trunc_ln708_210_reg_93521_reg.
DSP Report: operator mul_ln1118_468_fu_535_p2 is absorbed into DSP trunc_ln708_210_reg_93521_reg.
DSP Report: Generating DSP mul_ln1118_458_fu_606_p2, operation Mode is: A*(B:0x3eb6e).
DSP Report: operator mul_ln1118_458_fu_606_p2 is absorbed into DSP mul_ln1118_458_fu_606_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_611_p2, operation Mode is: A*(B:0x13ea).
DSP Report: operator mul_ln1118_448_fu_611_p2 is absorbed into DSP mul_ln1118_448_fu_611_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_557_p2, operation Mode is: A*(B:0x3faf7).
DSP Report: operator mul_ln1118_516_fu_557_p2 is absorbed into DSP mul_ln1118_516_fu_557_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_634_p2, operation Mode is: A*(B:0x1241).
DSP Report: operator mul_ln1118_506_fu_634_p2 is absorbed into DSP mul_ln1118_506_fu_634_p2.
DSP Report: Generating DSP trunc_ln708_239_reg_93676_reg, operation Mode is: (A*(B:0x3fee5))'.
DSP Report: register trunc_ln708_239_reg_93676_reg is absorbed into DSP trunc_ln708_239_reg_93676_reg.
DSP Report: operator mul_ln1118_556_fu_582_p2 is absorbed into DSP trunc_ln708_239_reg_93676_reg.
DSP Report: Generating DSP trunc_ln708_235_reg_93626_reg, operation Mode is: (A*(B:0x3fb21))'.
DSP Report: register trunc_ln708_235_reg_93626_reg is absorbed into DSP trunc_ln708_235_reg_93626_reg.
DSP Report: operator mul_ln1118_546_fu_592_p2 is absorbed into DSP trunc_ln708_235_reg_93626_reg.
DSP Report: Generating DSP mul_ln1118_536_fu_574_p2, operation Mode is: A*(B:0x3f925).
DSP Report: operator mul_ln1118_536_fu_574_p2 is absorbed into DSP mul_ln1118_536_fu_574_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_639_p2, operation Mode is: A*(B:0x1d9).
DSP Report: operator mul_ln1118_526_fu_639_p2 is absorbed into DSP mul_ln1118_526_fu_639_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_554_p2, operation Mode is: A*(B:0x3fea5).
DSP Report: operator mul_ln1118_496_fu_554_p2 is absorbed into DSP mul_ln1118_496_fu_554_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_559_p2, operation Mode is: A*(B:0x3f014).
DSP Report: operator mul_ln1118_486_fu_559_p2 is absorbed into DSP mul_ln1118_486_fu_559_p2.
DSP Report: Generating DSP mul_ln1118_566_fu_523_p2, operation Mode is: A*(B:0x1806).
DSP Report: operator mul_ln1118_566_fu_523_p2 is absorbed into DSP mul_ln1118_566_fu_523_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_515_p2, operation Mode is: A*(B:0x39747).
DSP Report: operator mul_ln1118_439_fu_515_p2 is absorbed into DSP mul_ln1118_439_fu_515_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_513_p2, operation Mode is: A*(B:0x3b082).
DSP Report: operator mul_ln1118_429_fu_513_p2 is absorbed into DSP mul_ln1118_429_fu_513_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_632_p2, operation Mode is: A*(B:0x3d493).
DSP Report: operator mul_ln1118_478_fu_632_p2 is absorbed into DSP mul_ln1118_478_fu_632_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_605_p2, operation Mode is: A*(B:0x1018).
DSP Report: operator mul_ln1118_459_fu_605_p2 is absorbed into DSP mul_ln1118_459_fu_605_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_551_p2, operation Mode is: A*(B:0x4ba4).
DSP Report: operator mul_ln1118_449_fu_551_p2 is absorbed into DSP mul_ln1118_449_fu_551_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_499_p2, operation Mode is: A*(B:0x18ae).
DSP Report: operator mul_ln1118_517_fu_499_p2 is absorbed into DSP mul_ln1118_517_fu_499_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_502_p2, operation Mode is: A*(B:0x3fa7b).
DSP Report: operator mul_ln1118_507_fu_502_p2 is absorbed into DSP mul_ln1118_507_fu_502_p2.
DSP Report: Generating DSP mul_ln1118_557_fu_510_p2, operation Mode is: A*(B:0xf6b).
DSP Report: operator mul_ln1118_557_fu_510_p2 is absorbed into DSP mul_ln1118_557_fu_510_p2.
DSP Report: Generating DSP trunc_ln708_236_reg_93631_reg, operation Mode is: (A*(B:0x3f962))'.
DSP Report: register trunc_ln708_236_reg_93631_reg is absorbed into DSP trunc_ln708_236_reg_93631_reg.
DSP Report: operator mul_ln1118_547_fu_588_p2 is absorbed into DSP trunc_ln708_236_reg_93631_reg.
DSP Report: Generating DSP mul_ln1118_537_fu_644_p2, operation Mode is: A*(B:0x3fcd1).
DSP Report: operator mul_ln1118_537_fu_644_p2 is absorbed into DSP mul_ln1118_537_fu_644_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_547_p2, operation Mode is: A*(B:0x3fa8b).
DSP Report: operator mul_ln1118_527_fu_547_p2 is absorbed into DSP mul_ln1118_527_fu_547_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_558_p2, operation Mode is: A*(B:0x3f675).
DSP Report: operator mul_ln1118_497_fu_558_p2 is absorbed into DSP mul_ln1118_497_fu_558_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_553_p2, operation Mode is: A*(B:0x7cb).
DSP Report: operator mul_ln1118_487_fu_553_p2 is absorbed into DSP mul_ln1118_487_fu_553_p2.
DSP Report: Generating DSP mul_ln1118_567_fu_636_p2, operation Mode is: A*(B:0x3cd2e).
DSP Report: operator mul_ln1118_567_fu_636_p2 is absorbed into DSP mul_ln1118_567_fu_636_p2.
DSP Report: Generating DSP mul_ln1118_440_fu_518_p2, operation Mode is: A*(B:0x3d917).
DSP Report: operator mul_ln1118_440_fu_518_p2 is absorbed into DSP mul_ln1118_440_fu_518_p2.
DSP Report: Generating DSP trunc_ln708_204_reg_93436_reg, operation Mode is: (A*(B:0x3fe25))'.
DSP Report: register trunc_ln708_204_reg_93436_reg is absorbed into DSP trunc_ln708_204_reg_93436_reg.
DSP Report: operator mul_ln1118_430_fu_530_p2 is absorbed into DSP trunc_ln708_204_reg_93436_reg.
DSP Report: Generating DSP mul_ln1118_479_fu_511_p2, operation Mode is: A*(B:0x3b054).
DSP Report: operator mul_ln1118_479_fu_511_p2 is absorbed into DSP mul_ln1118_479_fu_511_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_647_p2, operation Mode is: A*(B:0x5edb).
DSP Report: operator mul_ln1118_469_fu_647_p2 is absorbed into DSP mul_ln1118_469_fu_647_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_623_p2, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_ln1118_460_fu_623_p2 is absorbed into DSP mul_ln1118_460_fu_623_p2.
DSP Report: Generating DSP mul_ln1118_450_fu_613_p2, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_ln1118_450_fu_613_p2 is absorbed into DSP mul_ln1118_450_fu_613_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_641_p2, operation Mode is: A*(B:0x1171).
DSP Report: operator mul_ln1118_518_fu_641_p2 is absorbed into DSP mul_ln1118_518_fu_641_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_563_p2, operation Mode is: A*(B:0x3fb0f).
DSP Report: operator mul_ln1118_508_fu_563_p2 is absorbed into DSP mul_ln1118_508_fu_563_p2.
DSP Report: Generating DSP mul_ln1118_558_fu_593_p2, operation Mode is: A*(B:0x3e2bf).
DSP Report: operator mul_ln1118_558_fu_593_p2 is absorbed into DSP mul_ln1118_558_fu_593_p2.
DSP Report: Generating DSP trunc_ln708_237_reg_93636_reg, operation Mode is: (A*(B:0x3f8f0))'.
DSP Report: register trunc_ln708_237_reg_93636_reg is absorbed into DSP trunc_ln708_237_reg_93636_reg.
DSP Report: operator mul_ln1118_548_fu_587_p2 is absorbed into DSP trunc_ln708_237_reg_93636_reg.
DSP Report: Generating DSP mul_ln1118_538_fu_555_p2, operation Mode is: A*(B:0x1119).
DSP Report: operator mul_ln1118_538_fu_555_p2 is absorbed into DSP mul_ln1118_538_fu_555_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_519_p2, operation Mode is: A*(B:0x3f3b0).
DSP Report: operator mul_ln1118_528_fu_519_p2 is absorbed into DSP mul_ln1118_528_fu_519_p2.
DSP Report: Generating DSP mul_ln1118_498_fu_501_p2, operation Mode is: A*(B:0x32d3).
DSP Report: operator mul_ln1118_498_fu_501_p2 is absorbed into DSP mul_ln1118_498_fu_501_p2.
DSP Report: Generating DSP mul_ln1118_488_fu_543_p2, operation Mode is: A*(B:0xa06).
DSP Report: operator mul_ln1118_488_fu_543_p2 is absorbed into DSP mul_ln1118_488_fu_543_p2.
DSP Report: Generating DSP mul_ln1118_568_fu_637_p2, operation Mode is: A*(B:0x55f4).
DSP Report: operator mul_ln1118_568_fu_637_p2 is absorbed into DSP mul_ln1118_568_fu_637_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_173_p2, operation Mode is: A*(B:0x3f39).
DSP Report: operator mul_ln1118_2_fu_173_p2 is absorbed into DSP mul_ln1118_2_fu_173_p2.
DSP Report: Generating DSP mul_ln1118_fu_170_p2, operation Mode is: A*(B:0x3d597).
DSP Report: operator mul_ln1118_fu_170_p2 is absorbed into DSP mul_ln1118_fu_170_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_160_p2, operation Mode is: A*(B:0x25e4f).
DSP Report: operator mul_ln1118_10_fu_160_p2 is absorbed into DSP mul_ln1118_10_fu_160_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_159_p2, operation Mode is: A*(B:0x32836).
DSP Report: operator mul_ln1118_14_fu_159_p2 is absorbed into DSP mul_ln1118_14_fu_159_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_163_p2, operation Mode is: A*(B:0x3bc0c).
DSP Report: operator mul_ln1118_12_fu_163_p2 is absorbed into DSP mul_ln1118_12_fu_163_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_165_p2, operation Mode is: A*(B:0x169d0).
DSP Report: operator mul_ln1118_8_fu_165_p2 is absorbed into DSP mul_ln1118_8_fu_165_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_175_p2, operation Mode is: A*(B:0x3bc28).
DSP Report: operator mul_ln1118_4_fu_175_p2 is absorbed into DSP mul_ln1118_4_fu_175_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_176_p2, operation Mode is: A*(B:0x2ed1d).
DSP Report: operator mul_ln1118_6_fu_176_p2 is absorbed into DSP mul_ln1118_6_fu_176_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_176_p2, operation Mode is: C+A*(B:0x2ed1d).
DSP Report: operator mul_ln1118_6_fu_176_p2 is absorbed into DSP mul_ln1118_6_fu_176_p2.
DSP Report: operator mul_ln1118_6_fu_176_p2 is absorbed into DSP mul_ln1118_6_fu_176_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_166_p2, operation Mode is: A*(B:0x3d577).
DSP Report: operator mul_ln1118_16_fu_166_p2 is absorbed into DSP mul_ln1118_16_fu_166_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_174_p2, operation Mode is: A*(B:0x2f115).
DSP Report: operator mul_ln1118_18_fu_174_p2 is absorbed into DSP mul_ln1118_18_fu_174_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_167_p2, operation Mode is: A*(B:0x1b481).
DSP Report: operator mul_ln1118_3_fu_167_p2 is absorbed into DSP mul_ln1118_3_fu_167_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_167_p2, operation Mode is: C+A*(B:0x1b481).
DSP Report: operator mul_ln1118_3_fu_167_p2 is absorbed into DSP mul_ln1118_3_fu_167_p2.
DSP Report: operator mul_ln1118_3_fu_167_p2 is absorbed into DSP mul_ln1118_3_fu_167_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_162_p2, operation Mode is: A*(B:0x2fba3).
DSP Report: operator mul_ln1118_1_fu_162_p2 is absorbed into DSP mul_ln1118_1_fu_162_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_162_p2, operation Mode is: C+A*(B:0x2fba3).
DSP Report: operator mul_ln1118_1_fu_162_p2 is absorbed into DSP mul_ln1118_1_fu_162_p2.
DSP Report: operator mul_ln1118_1_fu_162_p2 is absorbed into DSP mul_ln1118_1_fu_162_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_161_p2, operation Mode is: A*(B:0xb7b5).
DSP Report: operator mul_ln1118_11_fu_161_p2 is absorbed into DSP mul_ln1118_11_fu_161_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_168_p2, operation Mode is: A*(B:0x14231).
DSP Report: operator mul_ln1118_15_fu_168_p2 is absorbed into DSP mul_ln1118_15_fu_168_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_168_p2, operation Mode is: C+A*(B:0x14231).
DSP Report: operator mul_ln1118_15_fu_168_p2 is absorbed into DSP mul_ln1118_15_fu_168_p2.
DSP Report: operator mul_ln1118_15_fu_168_p2 is absorbed into DSP mul_ln1118_15_fu_168_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_158_p2, operation Mode is: A*(B:0x16c11).
DSP Report: operator mul_ln1118_13_fu_158_p2 is absorbed into DSP mul_ln1118_13_fu_158_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_158_p2, operation Mode is: C+A*(B:0x16c11).
DSP Report: operator mul_ln1118_13_fu_158_p2 is absorbed into DSP mul_ln1118_13_fu_158_p2.
DSP Report: operator mul_ln1118_13_fu_158_p2 is absorbed into DSP mul_ln1118_13_fu_158_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_172_p2, operation Mode is: A*(B:0x1854d).
DSP Report: operator mul_ln1118_9_fu_172_p2 is absorbed into DSP mul_ln1118_9_fu_172_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_171_p2, operation Mode is: A*(B:0x1611e).
DSP Report: operator mul_ln1118_5_fu_171_p2 is absorbed into DSP mul_ln1118_5_fu_171_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_171_p2, operation Mode is: C+A*(B:0x1611e).
DSP Report: operator mul_ln1118_5_fu_171_p2 is absorbed into DSP mul_ln1118_5_fu_171_p2.
DSP Report: operator mul_ln1118_5_fu_171_p2 is absorbed into DSP mul_ln1118_5_fu_171_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_164_p2, operation Mode is: A*(B:0x2decb).
DSP Report: operator mul_ln1118_7_fu_164_p2 is absorbed into DSP mul_ln1118_7_fu_164_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_164_p2, operation Mode is: C+A*(B:0x2decb).
DSP Report: operator mul_ln1118_7_fu_164_p2 is absorbed into DSP mul_ln1118_7_fu_164_p2.
DSP Report: operator mul_ln1118_7_fu_164_p2 is absorbed into DSP mul_ln1118_7_fu_164_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_169_p2, operation Mode is: A*(B:0x18550).
DSP Report: operator mul_ln1118_17_fu_169_p2 is absorbed into DSP mul_ln1118_17_fu_169_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_169_p2, operation Mode is: C+A*(B:0x18550).
DSP Report: operator mul_ln1118_17_fu_169_p2 is absorbed into DSP mul_ln1118_17_fu_169_p2.
DSP Report: operator mul_ln1118_17_fu_169_p2 is absorbed into DSP mul_ln1118_17_fu_169_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_177_p2, operation Mode is: A*(B:0x15d93).
DSP Report: operator mul_ln1118_19_fu_177_p2 is absorbed into DSP mul_ln1118_19_fu_177_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_177_p2, operation Mode is: C+A*(B:0x15d93).
DSP Report: operator mul_ln1118_19_fu_177_p2 is absorbed into DSP mul_ln1118_19_fu_177_p2.
DSP Report: operator mul_ln1118_19_fu_177_p2 is absorbed into DSP mul_ln1118_19_fu_177_p2.
DSP Report: Generating DSP layer2_out_0_V_reg_937_reg, operation Mode is: (C:0x2501)+A*(B:0x65).
DSP Report: register layer2_out_0_V_reg_937_reg is absorbed into DSP layer2_out_0_V_reg_937_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_fu_2513_p2 is absorbed into DSP layer2_out_0_V_reg_937_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_fu_308_p2 is absorbed into DSP layer2_out_0_V_reg_937_reg.
DSP Report: Generating DSP layer2_out_1_V_reg_942_reg, operation Mode is: (C:0xffffffffc74d)+A*(B:0x4b).
DSP Report: register layer2_out_1_V_reg_942_reg is absorbed into DSP layer2_out_1_V_reg_942_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_1_fu_2524_p2 is absorbed into DSP layer2_out_1_V_reg_942_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_1_fu_324_p2 is absorbed into DSP layer2_out_1_V_reg_942_reg.
DSP Report: Generating DSP layer2_out_2_V_reg_947_reg, operation Mode is: (C:0xffffffffe63f)+A*(B:0x3a).
DSP Report: register layer2_out_2_V_reg_947_reg is absorbed into DSP layer2_out_2_V_reg_947_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_2_fu_2535_p2 is absorbed into DSP layer2_out_2_V_reg_947_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_2_fu_325_p2 is absorbed into DSP layer2_out_2_V_reg_947_reg.
DSP Report: Generating DSP layer2_out_3_V_reg_952_reg, operation Mode is: (C:0xffffffffcdc2)+A*(B:0xb4).
DSP Report: register layer2_out_3_V_reg_952_reg is absorbed into DSP layer2_out_3_V_reg_952_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_3_fu_2546_p2 is absorbed into DSP layer2_out_3_V_reg_952_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_3_fu_318_p2 is absorbed into DSP layer2_out_3_V_reg_952_reg.
DSP Report: Generating DSP layer2_out_4_V_reg_957_reg, operation Mode is: (C:0xaf2)+A*(B:0xa7).
DSP Report: register layer2_out_4_V_reg_957_reg is absorbed into DSP layer2_out_4_V_reg_957_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_4_fu_2557_p2 is absorbed into DSP layer2_out_4_V_reg_957_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_4_fu_321_p2 is absorbed into DSP layer2_out_4_V_reg_957_reg.
DSP Report: Generating DSP layer2_out_5_V_reg_962_reg, operation Mode is: (C:0xffffffffe1c1)+A*(B:0x147).
DSP Report: register layer2_out_5_V_reg_962_reg is absorbed into DSP layer2_out_5_V_reg_962_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_5_fu_2568_p2 is absorbed into DSP layer2_out_5_V_reg_962_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_5_fu_315_p2 is absorbed into DSP layer2_out_5_V_reg_962_reg.
DSP Report: Generating DSP layer2_out_6_V_reg_967_reg, operation Mode is: (C:0x103)+A*(B:0x593).
DSP Report: register layer2_out_6_V_reg_967_reg is absorbed into DSP layer2_out_6_V_reg_967_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_6_fu_2579_p2 is absorbed into DSP layer2_out_6_V_reg_967_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_6_fu_320_p2 is absorbed into DSP layer2_out_6_V_reg_967_reg.
DSP Report: Generating DSP layer2_out_7_V_reg_972_reg, operation Mode is: (C:0xffffffffe8e8)+A*(B:0x4bc).
DSP Report: register layer2_out_7_V_reg_972_reg is absorbed into DSP layer2_out_7_V_reg_972_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_7_fu_2590_p2 is absorbed into DSP layer2_out_7_V_reg_972_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_7_fu_322_p2 is absorbed into DSP layer2_out_7_V_reg_972_reg.
DSP Report: Generating DSP layer2_out_8_V_reg_977_reg, operation Mode is: (C:0x676)+A*(B:0x3fe2b).
DSP Report: register layer2_out_8_V_reg_977_reg is absorbed into DSP layer2_out_8_V_reg_977_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_8_fu_2601_p2 is absorbed into DSP layer2_out_8_V_reg_977_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_8_fu_323_p2 is absorbed into DSP layer2_out_8_V_reg_977_reg.
DSP Report: Generating DSP layer2_out_10_V_reg_987_reg, operation Mode is: (C:0x3709)+A*(B:0x370).
DSP Report: register layer2_out_10_V_reg_987_reg is absorbed into DSP layer2_out_10_V_reg_987_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_11_fu_2644_p2 is absorbed into DSP layer2_out_10_V_reg_987_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_9_fu_306_p2 is absorbed into DSP layer2_out_10_V_reg_987_reg.
DSP Report: Generating DSP layer2_out_11_V_reg_992_reg, operation Mode is: (C:0xffffffffe2a6)+A*(B:0x5cc).
DSP Report: register layer2_out_11_V_reg_992_reg is absorbed into DSP layer2_out_11_V_reg_992_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_12_fu_2655_p2 is absorbed into DSP layer2_out_11_V_reg_992_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_10_fu_312_p2 is absorbed into DSP layer2_out_11_V_reg_992_reg.
DSP Report: Generating DSP layer2_out_12_V_reg_997_reg, operation Mode is: (C:0x1978)+A*(B:0xfbb).
DSP Report: register layer2_out_12_V_reg_997_reg is absorbed into DSP layer2_out_12_V_reg_997_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_13_fu_2666_p2 is absorbed into DSP layer2_out_12_V_reg_997_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_11_fu_319_p2 is absorbed into DSP layer2_out_12_V_reg_997_reg.
DSP Report: Generating DSP layer2_out_13_V_reg_1002_reg, operation Mode is: (C:0xffffffffe168)+A*(B:0xa2e).
DSP Report: register layer2_out_13_V_reg_1002_reg is absorbed into DSP layer2_out_13_V_reg_1002_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_14_fu_2677_p2 is absorbed into DSP layer2_out_13_V_reg_1002_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_12_fu_309_p2 is absorbed into DSP layer2_out_13_V_reg_1002_reg.
DSP Report: Generating DSP layer2_out_14_V_reg_1007_reg, operation Mode is: (C:0xfffffffff4ca)+A*(B:0xdd1).
DSP Report: register layer2_out_14_V_reg_1007_reg is absorbed into DSP layer2_out_14_V_reg_1007_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_15_fu_2688_p2 is absorbed into DSP layer2_out_14_V_reg_1007_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_13_fu_313_p2 is absorbed into DSP layer2_out_14_V_reg_1007_reg.
DSP Report: Generating DSP layer2_out_15_V_reg_1012_reg, operation Mode is: (C:0x7cc)+A*(B:0x741).
DSP Report: register layer2_out_15_V_reg_1012_reg is absorbed into DSP layer2_out_15_V_reg_1012_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_16_fu_2699_p2 is absorbed into DSP layer2_out_15_V_reg_1012_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_14_fu_327_p2 is absorbed into DSP layer2_out_15_V_reg_1012_reg.
DSP Report: Generating DSP layer2_out_16_V_reg_1017_reg, operation Mode is: (C:0xffffffffa65a)+A*(B:0x1f52).
DSP Report: register layer2_out_16_V_reg_1017_reg is absorbed into DSP layer2_out_16_V_reg_1017_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_17_fu_2710_p2 is absorbed into DSP layer2_out_16_V_reg_1017_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_15_fu_310_p2 is absorbed into DSP layer2_out_16_V_reg_1017_reg.
DSP Report: Generating DSP layer2_out_17_V_reg_1022_reg, operation Mode is: (C:0xffffffff7782)+A*(B:0x24f).
DSP Report: register layer2_out_17_V_reg_1022_reg is absorbed into DSP layer2_out_17_V_reg_1022_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_18_fu_2721_p2 is absorbed into DSP layer2_out_17_V_reg_1022_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_16_fu_316_p2 is absorbed into DSP layer2_out_17_V_reg_1022_reg.
DSP Report: Generating DSP layer2_out_18_V_reg_1027_reg, operation Mode is: (C:0xffffffff9f45)+A*(B:0x67c9).
DSP Report: register layer2_out_18_V_reg_1027_reg is absorbed into DSP layer2_out_18_V_reg_1027_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_19_fu_2732_p2 is absorbed into DSP layer2_out_18_V_reg_1027_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_17_fu_326_p2 is absorbed into DSP layer2_out_18_V_reg_1027_reg.
DSP Report: Generating DSP layer2_out_19_V_reg_1032_reg, operation Mode is: (C:0x1dfa)+A*(B:0x516c).
DSP Report: register layer2_out_19_V_reg_1032_reg is absorbed into DSP layer2_out_19_V_reg_1032_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_20_fu_2743_p2 is absorbed into DSP layer2_out_19_V_reg_1032_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_18_fu_307_p2 is absorbed into DSP layer2_out_19_V_reg_1032_reg.
DSP Report: Generating DSP layer2_out_20_V_reg_1037_reg, operation Mode is: (C:0x3f97)+A*(B:0x362a).
DSP Report: register layer2_out_20_V_reg_1037_reg is absorbed into DSP layer2_out_20_V_reg_1037_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_21_fu_2754_p2 is absorbed into DSP layer2_out_20_V_reg_1037_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_19_fu_314_p2 is absorbed into DSP layer2_out_20_V_reg_1037_reg.
DSP Report: Generating DSP layer2_out_21_V_reg_1042_reg, operation Mode is: (C:0xffffffffdc0c)+A*(B:0x2876).
DSP Report: register layer2_out_21_V_reg_1042_reg is absorbed into DSP layer2_out_21_V_reg_1042_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_22_fu_2765_p2 is absorbed into DSP layer2_out_21_V_reg_1042_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_20_fu_328_p2 is absorbed into DSP layer2_out_21_V_reg_1042_reg.
DSP Report: Generating DSP layer2_out_22_V_reg_1047_reg, operation Mode is: (C:0x247a)+A*(B:0x361c).
DSP Report: register layer2_out_22_V_reg_1047_reg is absorbed into DSP layer2_out_22_V_reg_1047_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/add_ln703_23_fu_2776_p2 is absorbed into DSP layer2_out_22_V_reg_1047_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_425/mul_ln703_21_fu_311_p2 is absorbed into DSP layer2_out_22_V_reg_1047_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33639 ; free virtual = 82842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                             | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x441)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c1cb)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x66ea)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x410b)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3eea8)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x33b)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x150)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x125)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fe6f))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xc8b)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x7c7)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb15)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ee63)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c110)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x53ed)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0xb0))'                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x6b8)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x2f5))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x191)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1bd)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xe65)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f4c9)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f9c9)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x56e)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x2e5))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe4f)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xde)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xcc)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc63)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff73))'                | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x72)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fae8)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f751)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f3c4)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f955)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff89))'                | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fda4)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdbe)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff2f)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe30)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x152)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fefd)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x90e)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x146)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff66)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff77)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe21)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff22)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x385)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x45))'                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xda)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xd0)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff15))'                | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb37)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd23)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2de)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3feb0)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x553)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x11c)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc5e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa96)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd8d)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff6d))'                | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe14)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb16)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3feed))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc5d)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x335)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f7cf)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xda)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc50)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fed6)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x177)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff5d)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff87)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x73)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1a1)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x359)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x32a)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x70d))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f9d1)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x5b)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xe8)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdef)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x592))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x670)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fde6)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbc7)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb3b)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe49)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x58)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xaf)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x2f4))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x32)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x33e)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffa6)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1b5)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe6d)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fec5)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x229)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb00)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xdf3)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e7c3)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fc22))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c451)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe2c)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x53e)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f0fd)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x543))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x426)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x58)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3feab)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff0e)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff86)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1db)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff50)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x218)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fe09))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x175)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb0)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff3d)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff32)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2bc)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x94)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fcfd)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f8f7)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff61)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3faac)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc34)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xa4)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1c7)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff22))'                | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc70)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x750)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fb37))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x496)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa0e)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc75)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fecc)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe67)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f0b2)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x26a)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x35a)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff57)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd47)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x570)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2a9)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe6d)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff28)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x258)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x38a))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3feb4))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x21d)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e1fa)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbd6)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3dcd3)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                | (A*(B:0x1812))'                 | 24     | 14     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f5bf)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x27e))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3d153)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x4dde)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2840)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb76)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x14f)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f6bd)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x23f9)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x228b)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3b4b3)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fd75))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c690)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ee5b)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xa63)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fec8)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x7b)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fba9)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd2e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc97)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff6c)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3b149)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x919)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f28d)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ffa1))'                | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd54)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff65)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe9d)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x357)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3faef)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff6c)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe27)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1aa)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x21c)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd10)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f137)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ee56)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2ba)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x777)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x412)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ed83)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1be)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd0e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xa04)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffdd)                   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fbf3)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x64a)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f5ed)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x826)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xcb)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x15f)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2e)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fda4)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x5bb)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1a2e)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x95b)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fefb)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd86)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xc06)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x435)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x136)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff8b)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd17)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ba)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e2c4)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3d422)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3150)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f976)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e099)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xaa8)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffb1)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xca)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fded)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x28d)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x198)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fed8)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fcb7)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2c2)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x34f)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe14)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f231)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x250)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd41)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x23c)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x18b)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xf6)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3cf7e)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3d005)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff3c)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc7b)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x28c)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc89)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xc24)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xd07)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f602)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x6f7)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x937)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xfd)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd44)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x311)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x38d)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff9b)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f6ff)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x7bb)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f51c)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x706)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f614)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe57)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fca5)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x144d)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd74)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb52)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x4ab)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff4a)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f109)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x5d)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x42b)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x255)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe99)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x483)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2c5)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdca)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd07)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xbc)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1cf)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x222)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb75)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd71)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x5f1)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3eb18)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f940)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x287b)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3ff50))'                | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x236a)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3eb51)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x235e)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x352b2)                   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3febc)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x616)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x33fce)                   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff8a)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x13a)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f8ca)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3bc03)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f548)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc51)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x6c)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x47c)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x991)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb43)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f948)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3d))'                   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fcf5)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x8c3)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe92)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x138)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa57)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fec6)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f469)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x8b0)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x92)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x639)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x269)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc85)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x191)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff26)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd05)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x90f)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x61)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x29)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff6d)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x93e)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa76)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xcc1)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x16ba)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3edca)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x213))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x276c)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f7e8)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3faae)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c1)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x14e)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa3e)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x284))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e6be)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1bfc)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x34)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x548))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0xf4))'                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f828)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xde6)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdd0)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f632)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x13))'                   | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f46b)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fb8f)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe11)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f7c1)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x11e)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3b)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff42)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x45bb)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x892)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3d050)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd4e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x44b)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fe79)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x3fd01))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f7ed)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e2e6)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xb2)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd9f)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e451)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1919)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x39353)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3c529)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x6c56)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff2f)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ffb6)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | (A*(B:0x629))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3a4)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff99)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1d0)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f37f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3ff27)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fc21)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xe9c)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0xab4)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x2d30)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1fc5)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3f630)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3e45f)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3a681)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x43be)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fa39)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fd4a)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x77)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1c4)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x172)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1d0)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fdc7)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x1dda)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x5a89)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3bb67)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 | A*(B:0x3fda7)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x15f2)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fa0f))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xfeb)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f13f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f2e3)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x8a5)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xc9e)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fbb7)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f222)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xa8c)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fa09)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1dae)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3752)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd51)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x29e)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ef02)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f74e)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fbea)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb4d)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2f55)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fad4)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1618)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2890)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f70a)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1c4)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fab6)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f99e))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xd0c)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x9f1)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3b606)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb34)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x9ba)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ef9b)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3e576)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x818)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x39ab4)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3c50)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x945)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ecc6)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xbfe)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x356)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3b7)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xa3e)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fd59))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fcb1)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe96)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x4e3))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fae8))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x221)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd7f)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb75)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f499)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f99f)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fdee)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xbc2)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f8fe)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe21)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x211)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3de)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x80f)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x7b)                      | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe7b)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2366)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x8ca)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x9e))'                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x502))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x27b)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xd30)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ccae)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1498)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xc76)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3dd7d)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x19d4)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x23fc)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd3d)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x799)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x662)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2e)                      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ea39)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f0e7)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0xe8))'                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f86d))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fd7f))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f156)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f18f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f8fe)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fa5d)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1abb)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f367)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x53f)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x316)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ff8e)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f624)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3c4)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x11a0)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x732)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ff44)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x184)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fa01))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x139))'                  | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fc2a))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x4b02)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2131)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3e65d)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fba2)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f61c)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xed3)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3c401)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1138)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x66f)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3e0d5)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1618)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc5a)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x5f5)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1241)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x633)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x5e6)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc8d)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1b1)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc0f)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fef9)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f5fe)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ff32)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fdc9)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x59c0)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fdd4))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fe2c))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3c824)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x42a)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x833)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc38)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x50c7)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd25)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ff4f)                   | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc4b)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x39bba)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3d411)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fdf7)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f383)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1ac2)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xe8c)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x344b7)                   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3b9d6)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xdde)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x34d)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3e2f)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f593)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xd32)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2131)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f99a))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fc61))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x523))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f716)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x41b)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xc91)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd2e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xe4)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd53)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x9a7)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe85)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe44)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x278)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x22a6)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1d)                      | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x241)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2b6)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ffdd)                   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ffb4)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd1e)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1dc3)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1b92)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3693)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ab70)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x65ca)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fe7b))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x158))'                  | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3bbe6)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ad42)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fdd5)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2d35)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x6b5)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x6fb)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fe42))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fa1c)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xe5f)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x56f8)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xa02)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2e3)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb97)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3954b)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3d11c)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fcf0)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f249)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f571)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3eb11)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xbae)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1bf)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xc8)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f8d2))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x55c))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3dd75)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x704)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x34ae)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd05)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x68c)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x7da)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ecaf)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x549)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1de)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3d6e2)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ebd7)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x88f)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ecd6)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f58a)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x19b))'                  | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe69)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x109)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ca96)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd37)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x4bc)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f6ae)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe68)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fa86)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x268)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ea87)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x19eb)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xefd)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xd2)                      | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fed5)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd09)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xa1d)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f8c7)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x11f7)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ef83)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fdc1))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x12cc)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x35d9)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x14aa)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x47fd)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2b5)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1462)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x4b69)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x606b)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ec8c)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3baa4)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fe05)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3bb6e)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f032)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2a06)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x589))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xdc2)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f9cb))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3faf)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x5162)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3c1ab)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xb9f)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3bcbf)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1792)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3473e)                   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xb3d)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x22f))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x10d7)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x47d)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fd6c)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x46d)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0xc46)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f7c2)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb22)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3d03b)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3ee71)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc49)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x275b)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x2daf)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fc9f)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3efa8)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f831))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3f87e))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x4ba5)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x13a6)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fcf0)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3fb24)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1b4f)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x3f096)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | (A*(B:0x3fd3d))'                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x1003)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x9f6)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           | A*(B:0x473)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x9812)                    | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f491)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xa20)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1ba4)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e8d3)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3a453)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ef04)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x790)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e296)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3f9a0))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1614)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e81c)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d80a)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x24c5)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x2e6d)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x18bb)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e464)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3a563)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f74b)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x417)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ee8)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fe41)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fcfd)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x74a))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f42f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xf0b)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xf34)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f314)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fa70)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x557)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ab68)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d18a)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3c152)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d16)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fdc3)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x5ed1)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3b8)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f8dc)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ed4d)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x30e))'                  | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f8e5)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e7bd)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x198c)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x14f0)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x2773)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x2c1c)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x47))'                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x25c8)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f47c)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x154)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f283)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f12f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fc14)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1749)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1cb8)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e7cc)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fcec)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x25ae)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1a0c)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x2415)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3a950)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x39304)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3fe9f))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e5e7)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1b28)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f423)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xac3)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x125a)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3eafc)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x13ea)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x737)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d159)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ed9a)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x2083)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f115)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x14ed)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d45b)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fdbe)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x289)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x6bd)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x32f4)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x268)                     | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x8e5)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d136)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x270c)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3a9db)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x7f2)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xcd2)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x37e9)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3c4ac)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f37f)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ba84)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x71a0)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f628)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x5369)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xbba)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fa8c)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e306)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xc27)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ee41)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f1e1)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x23e5)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1578)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x36dc)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1a6a)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3b5c9)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3b6d2)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x613))'                  | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3eb6e)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x13ea)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3faf7)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1241)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3fee5))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3fb21))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f925)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1d9)                     | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fea5)                   | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f014)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1806)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x39747)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3b082)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d493)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1018)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x4ba4)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x18ae)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fa7b)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xf6b)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3f962))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fcd1)                   | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fa8b)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f675)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x7cb)                     | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3cd2e)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3d917)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3fe25))'                | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3b054)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x5edb)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ffb6)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3ff94)                   | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1171)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3fb0f)                   | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3e2bf)                   | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | (A*(B:0x3f8f0))'                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x1119)                    | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x3f3b0)                   | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x32d3)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0xa06)                     | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0                     | A*(B:0x55f4)                    | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x3f39)                    | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x3d597)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x25e4f)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x32836)                   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x3bc0c)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x169d0)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x3bc28)                   | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x2ed1d)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x2ed1d)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x3d577)                   | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x2f115)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x1b481)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x1b481)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x2fba3)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x2fba3)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0xb7b5)                    | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x14231)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x14231)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x16c11)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x16c11)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x1854d)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x1611e)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x1611e)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x2decb)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x2decb)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x18550)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x18550)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | A*(B:0x15d93)                   | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config15_0_0_0          | C+A*(B:0x15d93)                 | 24     | 18     | 23     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|emtfptnn                                                | (C:0x2501)+A*(B:0x65)           | 18     | 8      | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffc74d)+A*(B:0x4b)   | 18     | 8      | 15     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffe63f)+A*(B:0x3a)   | 18     | 7      | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffcdc2)+A*(B:0xb4)   | 18     | 9      | 15     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xaf2)+A*(B:0xa7)            | 18     | 9      | 12     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffe1c1)+A*(B:0x147)  | 18     | 10     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x103)+A*(B:0x593)           | 18     | 12     | 9      | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffe8e8)+A*(B:0x4bc)  | 18     | 12     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x676)+A*(B:0x3fe2b)         | 18     | 10     | 11     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x3709)+A*(B:0x370)          | 18     | 11     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffe2a6)+A*(B:0x5cc)  | 18     | 12     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x1978)+A*(B:0xfbb)          | 18     | 13     | 13     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffe168)+A*(B:0xa2e)  | 18     | 13     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xfffffffff4ca)+A*(B:0xdd1)  | 18     | 13     | 13     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x7cc)+A*(B:0x741)           | 18     | 12     | 11     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffa65a)+A*(B:0x1f52) | 18     | 14     | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffff7782)+A*(B:0x24f)  | 18     | 11     | 17     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffff9f45)+A*(B:0x67c9) | 18     | 16     | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x1dfa)+A*(B:0x516c)         | 18     | 16     | 13     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x3f97)+A*(B:0x362a)         | 18     | 15     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0xffffffffdc0c)+A*(B:0x2876) | 18     | 15     | 15     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                | (C:0x247a)+A*(B:0x361c)         | 18     | 15     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 2811.938 ; gain = 555.027 ; free physical = 33510 ; free virtual = 82713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 3000.918 ; gain = 744.008 ; free physical = 33281 ; free virtual = 82494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_374/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_fu_409/tanh_table5_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_348/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_tanh_tabkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:34 . Memory (MB): peak = 3048.660 ; gain = 791.750 ; free physical = 33038 ; free virtual = 82242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:38 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33413 ; free virtual = 82617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:38 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33409 ; free virtual = 82614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33013 ; free virtual = 82218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33011 ; free virtual = 82215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33014 ; free virtual = 82219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33012 ; free virtual = 82217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|emtfptnn    | ap_enable_reg_pp0_iter6_reg                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|emtfptnn    | ap_enable_reg_pp0_iter10_reg                                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|emtfptnn    | ap_enable_reg_pp0_iter14_reg                                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|test_algo   | data_out_reg[34]                                               | 4      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|test_algo   | data_out_reg[12]                                               | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|test_algo   | data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|test_algo   | data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |eleven2nine_lut |         1|
|3     |eleven2two_lut  |         1|
|4     |usrclk_mmcm     |         1|
|5     |ctoc_mmcm_in    |         1|
|6     |ctoc_mmcm       |         1|
|7     |ctoc_ififo      |         1|
|8     |inject_mem_64   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox   |     1|
|2     |ctoc_ififo_bbox      |     1|
|3     |ctoc_mmcm_bbox       |     1|
|4     |ctoc_mmcm_in_bbox    |     1|
|5     |eleven2nine_lut_bbox |     1|
|6     |eleven2two_lut_bbox  |     1|
|7     |inject_mem_64_bbox   |     1|
|8     |usrclk_mmcm_bbox     |     1|
|9     |BUFG                 |     2|
|10    |CARRY4               |  4261|
|11    |DSP48E1              |   879|
|17    |IBUFDS_GTE2          |     1|
|18    |ISERDESE2            |    14|
|19    |LUT1                 |   757|
|20    |LUT2                 |  8306|
|21    |LUT3                 |  8550|
|22    |LUT4                 |  7331|
|23    |LUT5                 |   505|
|24    |LUT6                 |   738|
|25    |OSERDESE2            |    14|
|26    |RAMB18E1             |    23|
|27    |SRL16E               |    40|
|28    |USR_ACCESSE2         |     1|
|29    |FDRE                 |  9744|
|30    |FDSE                 |     6|
|31    |IBUF                 |    18|
|32    |IBUFG                |     2|
|33    |OBUF                 |    15|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.664 ; gain = 791.754 ; free physical = 33012 ; free virtual = 82216
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:02:46 . Memory (MB): peak = 3048.664 ; gain = 587.223 ; free physical = 33075 ; free virtual = 82280
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3048.668 ; gain = 791.754 ; free physical = 33075 ; free virtual = 82280
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3048.668 ; gain = 0.000 ; free physical = 33072 ; free virtual = 82276
INFO: [Netlist 29-17] Analyzing 5179 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3080.680 ; gain = 0.000 ; free physical = 32981 ; free virtual = 82186
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:25 . Memory (MB): peak = 3080.680 ; gain = 852.734 ; free physical = 33302 ; free virtual = 82507
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.699 ; gain = 32.020 ; free physical = 33043 ; free virtual = 82257
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_synth.rpt -pb mtf7_core_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 09:51:54 2021...
