<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mem_cntl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mem_cntl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mem_cntl')">mem_cntl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.92</td>
<td class="s7 cl rt"><a href="mod524.html#Line" > 76.34</a></td>
<td class="s6 cl rt"><a href="mod524.html#Cond" > 68.82</a></td>
<td class="s7 cl rt"><a href="mod524.html#Toggle" > 73.40</a></td>
<td class="s5 cl rt"><a href="mod524.html#FSM" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/mem_ss/sram_ss/mem_cntl.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/mem_ss/sram_ss/mem_cntl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod524.html#inst_tag_159806"  onclick="showContent('inst_tag_159806')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159806_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159806_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159806_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159806_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod524.html#inst_tag_159807"  onclick="showContent('inst_tag_159807')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159807_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159807_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159807_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159807_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod524.html#inst_tag_159808"  onclick="showContent('inst_tag_159808')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></td>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159808_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159808_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159808_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159808_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod524.html#inst_tag_159805"  onclick="showContent('inst_tag_159805')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></td>
<td class="s6 cl rt"> 68.92</td>
<td class="s7 cl rt"><a href="mod524.html#inst_tag_159805_Line" > 76.34</a></td>
<td class="s6 cl rt"><a href="mod524.html#inst_tag_159805_Cond" > 68.82</a></td>
<td class="s7 cl rt"><a href="mod524.html#inst_tag_159805_Toggle" > 73.40</a></td>
<td class="s5 cl rt"><a href="mod524.html#inst_tag_159805_FSM" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_159806'>
<hr>
<a name="inst_tag_159806"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_159806" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159806_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159806_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159806_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159806_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 14.06</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27976" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod674.html#inst_tag_199061" id="tag_urg_inst_199061">arbiter</a></td>
<td class="s1 cl rt"> 18.04</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_159807'>
<hr>
<a name="inst_tag_159807"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_159807" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159807_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159807_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159807_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159807_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 14.06</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27977" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod674.html#inst_tag_199062" id="tag_urg_inst_199062">arbiter</a></td>
<td class="s1 cl rt"> 18.04</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_159808'>
<hr>
<a name="inst_tag_159808"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_159808" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 15.47</td>
<td class="s3 cl rt"><a href="mod524.html#inst_tag_159808_Line" > 38.93</a></td>
<td class="s2 cl rt"><a href="mod524.html#inst_tag_159808_Cond" > 22.58</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159808_Toggle" >  0.37</a></td>
<td class="s0 cl rt"><a href="mod524.html#inst_tag_159808_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 14.06</td>
<td class="s3 cl rt"> 36.20</td>
<td class="s1 cl rt"> 19.33</td>
<td class="s0 cl rt">  0.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27978" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod674.html#inst_tag_199063" id="tag_urg_inst_199063">arbiter</a></td>
<td class="s1 cl rt"> 18.04</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  7.69</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_159805'>
<hr>
<a name="inst_tag_159805"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_159805" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.92</td>
<td class="s7 cl rt"><a href="mod524.html#inst_tag_159805_Line" > 76.34</a></td>
<td class="s6 cl rt"><a href="mod524.html#inst_tag_159805_Cond" > 68.82</a></td>
<td class="s7 cl rt"><a href="mod524.html#inst_tag_159805_Toggle" > 73.40</a></td>
<td class="s5 cl rt"><a href="mod524.html#inst_tag_159805_FSM" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.59</td>
<td class="s7 cl rt"> 77.30</td>
<td class="s6 cl rt"> 62.18</td>
<td class="s7 cl rt"> 73.73</td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27975" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod674.html#inst_tag_199060" id="tag_urg_inst_199060">arbiter</a></td>
<td class="s7 cl rt"> 70.86</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mem_cntl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod524.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>131</td><td>100</td><td>76.34</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>41</td><td>62.12</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
124        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        1/1          			access_cnt 	&lt;= 7'h0;
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        1/1          			access_cnt &lt;= access_cnt + 1;	
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        1/1          				if(burst_type != 0) begin
172        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        1/1          						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
231        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
232        1/1          				if(data_avail) begin
233                     					// Set Memory Interface Out
234        1/1          					mem_ce 		&lt;= 1'b1;
235        1/1          					mem_addr	&lt;= axaddr[15:2];
236        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
237                     					// State Transition
238        1/1          					if(!xaction_done) begin
239        1/1          						mem_ns 		&lt;= BURST_ACCESS;
240        1/1          						gen_response 	&lt;= 1'b0;
241                     					end
242        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
243        1/1          						mem_ns 		&lt;= IDLE;
244        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        1/1          					mem_ce	&lt;= 1'b0;
253        1/1          					mem_ns &lt;= FIRST_ACCESS;
254        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
255        1/1          					gen_response 	&lt;= 1'b0;
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        1/1          				if(data_avail) begin
261                     					// Set Memory Interface Out
262        1/1          					mem_addr	&lt;= axaddr[15:2];
263        1/1          					mem_ce &lt;= 1'b1;
264        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
265                     					// State Transition
266        1/1          					if(!xaction_done) begin
267        1/1          						mem_ns &lt;= BURST_ACCESS;
268        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
269        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
270        1/1          						gen_response &lt;= 1'b0;
271                     					end
272        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        1/1          						mem_ns 		&lt;= IDLE;
280        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
281        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
282        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        1/1          				bid	&lt;= axid;
331        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
332        1/1          				bvalid	&lt;= 1'b1;
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod524.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>93</td><td>64</td><td>68.82</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>93</td><td>64</td><td>68.82</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod524.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">28</td>
<td class="rt">51.85 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">596</td>
<td class="rt">73.40 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">301</td>
<td class="rt">74.14 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">295</td>
<td class="rt">72.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">346</td>
<td class="rt">71.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">175</td>
<td class="rt">72.31 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">171</td>
<td class="rt">70.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">15</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">250</td>
<td class="rt">76.22 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">126</td>
<td class="rt">76.83 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">124</td>
<td class="rt">75.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod524.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_159806'>
<a name="inst_tag_159806_Line"></a>
<b>Line Coverage for Instance : <a href="mod524.html#inst_tag_159806" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
233                     					// Set Memory Interface Out
234        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
235        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
261                     					// Set Memory Interface Out
262        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_159806_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod524.html#inst_tag_159806" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_159806_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod524.html#inst_tag_159806" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">2</td>
<td class="rt">0.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">1</td>
<td class="rt">0.41  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_159806_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod524.html#inst_tag_159806" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_159807'>
<a name="inst_tag_159807_Line"></a>
<b>Line Coverage for Instance : <a href="mod524.html#inst_tag_159807" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
233                     					// Set Memory Interface Out
234        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
235        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
261                     					// Set Memory Interface Out
262        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_159807_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod524.html#inst_tag_159807" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_159807_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod524.html#inst_tag_159807" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">2</td>
<td class="rt">0.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">1</td>
<td class="rt">0.41  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_159807_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod524.html#inst_tag_159807" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_159808'>
<a name="inst_tag_159808_Line"></a>
<b>Line Coverage for Instance : <a href="mod524.html#inst_tag_159808" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>131</td><td>51</td><td>38.93</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>10</td><td>15.15</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>9</td><td>60.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        <font color = "red">0/1     ==>  				if(wr_granted)</font>
102        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};</font>
103        <font color = "red">0/1     ==>  				else if(rd_granted)</font>
104        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};</font>
105                     				else
106        <font color = "red">0/1     ==>  					axi_cntl_word &lt;= {1'b0, 30'h0};</font>
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);</font>
                        MISSING_ELSE
124        <font color = "red">1/2     ==>  		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;</font>
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        <font color = "red">0/1     ==>  			access_cnt 	&lt;= 7'h0;</font>
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        <font color = "red">0/1     ==>  			access_cnt &lt;= access_cnt + 1;	</font>
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        <font color = "red">1/2     ==>  			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;</font>
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        <font color = "red">1/2     ==>  			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;</font>
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        <font color = "red">0/1     ==>  				if(burst_type != 0) begin</font>
172        <font color = "red">0/1     ==>  					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        <font color = "red">0/1     ==>  					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))</font>
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= FIRST_ACCESS;</font>
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
231        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
232        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
233                     					// Set Memory Interface Out
234        <font color = "red">0/1     ==>  					mem_ce 		&lt;= 1'b1;</font>
235        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
236        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
237                     					// State Transition
238        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
239        <font color = "red">0/1     ==>  						mem_ns 		&lt;= BURST_ACCESS;</font>
240        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
241                     					end
242        <font color = "red">0/1     ==>  					else if(xaction_done) begin	// Single burst creates throughput bubble</font>
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        <font color = "red">0/1     ==>  					mem_ce	&lt;= 1'b0;</font>
253        <font color = "red">0/1     ==>  					mem_ns &lt;= FIRST_ACCESS;</font>
254        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
255        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        <font color = "red">0/1     ==>  				if(data_avail) begin</font>
261                     					// Set Memory Interface Out
262        <font color = "red">0/1     ==>  					mem_addr	&lt;= axaddr[15:2];</font>
263        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b1;</font>
264        <font color = "red">0/1     ==>  					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;</font>
265                     					// State Transition
266        <font color = "red">0/1     ==>  					if(!xaction_done) begin</font>
267        <font color = "red">0/1     ==>  						mem_ns &lt;= BURST_ACCESS;</font>
268        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
269        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
270        <font color = "red">0/1     ==>  						gen_response &lt;= 1'b0;</font>
271                     					end
272        <font color = "red">0/1     ==>  					else if(xaction_done &amp;&amp; xaction_avail_q) begin</font>
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
280        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
281        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
282        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        <font color = "red">0/1     ==>  				bid	&lt;= axid;</font>
331        <font color = "red">0/1     ==>  				bresp 	&lt;= error ? 2'h2 : 2'h0;</font>
332        <font color = "red">0/1     ==>  				bvalid	&lt;= 1'b1;</font>
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_159808_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod524.html#inst_tag_159808" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>93</td><td>21</td><td>22.58</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_159808_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod524.html#inst_tag_159808" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">1</td>
<td class="rt">1.85  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">3</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">2</td>
<td class="rt">0.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">1</td>
<td class="rt">0.25  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">2</td>
<td class="rt">0.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">1</td>
<td class="rt">0.41  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_granted</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_avail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>burst_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>access_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_serv_cnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_response</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_159808_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod524.html#inst_tag_159808" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_159805'>
<a name="inst_tag_159805_Line"></a>
<b>Line Coverage for Instance : <a href="mod524.html#inst_tag_159805" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>131</td><td>100</td><td>76.34</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>167</td><td>11</td><td>8</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>66</td><td>41</td><td>62.12</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>322</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     	assign mem_cs_is_ERROR = mem_cs == ERROR ?  1'b1 : 1'b0;
113                     
114                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
115                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
116                     
117                     
118                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
119                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
120                     		
121                     	// Latch AXI Read Data Info
122                     	always@(*) begin
123        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
124        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
125                     	end
126                     
127                     	always@(posedge clk, negedge resetn) begin
128        1/1          		if(!resetn) begin
129        1/1          			rlast			&lt;= 1'b0;
130        1/1          			rid			&lt;= 1'b0;
131                     		end
132                     		else begin
133        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : xaction_done;
134        1/1          			rid			&lt;= (mem_we) ? 4'h0 : axid;
135                     		end
136                     		
137                     	end
138                     	
139                     	// Burst Access Counter
140                     	always@(posedge clk, negedge resetn) begin
141        1/1          		if(!resetn) 		
142        1/1          			access_cnt &lt;= 7'h0;
143        1/1          		else if(xaction_done) 	
144        1/1          			access_cnt 	&lt;= 7'h0;
145        1/1          		else if((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail) 
146        1/1          			access_cnt &lt;= access_cnt + 1;	
147                     		else 	
148        1/1          			access_cnt &lt;= access_cnt;
149                     	end
150                     
151                     	// Read Logic
152                     	always@(posedge clk, negedge resetn) begin
153        1/1          		if(!resetn) begin
154        1/1          			rd_avail_cnt &lt;= 4'h0;
155        1/1          			rd_serv_cnt &lt;= 4'h0;
156                     		end 
157                     		else begin	
158        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
159        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
160                     			
161        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
162        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
163                     		end
164                     	end
165                     	// Address Calculation
166                     	always@(posedge clk, negedge resetn) begin
167        2/2          		if(~resetn) axaddr_mod &lt;= 14'h0;
168                     		else begin
169        2/2          			if(access_cnt == 0) axaddr_mod 	&lt;= axi_cntl_word[15:0];
170                     			else begin
171        1/1          				if(burst_type != 0) begin
172        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));</font>
174        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
175        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ( ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1)));</font>
176                     					else
177        1/1          						axaddr_mod &lt;= ( (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))));
178                     				end
179                     				else begin	// Fixed Burst
180        <font color = "red">0/1     ==>  					axaddr_mod &lt;= axi_cntl_word[15:0];</font>
181                     				end
182                     			end
183                     		end
184                     	end	
185                     
186                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
187                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
188                     	assign burst_type 	= axi_cntl_word[24:23];
189                     	assign axlen	   	= axi_cntl_word[19:16];
190                     	assign axsize	   	= axi_cntl_word[22:20];
191                     	assign axid	   	= axi_cntl_word[28:25];
192                     	assign error	   	= axi_cntl_word[29];
193                     	assign mem_we	   	= axi_cntl_word[30];
194                     	
195                     	// Memory Access State Machine
196                     	always@(posedge clk, negedge resetn) begin
197        1/1          		if(~resetn) begin
198        1/1          			mem_cs &lt;= 2'd0;
199                     		end
200                     		else begin
201        1/1          			mem_cs &lt;= mem_ns;
202                     		end
203                     	end		
204                     
205                     
206                     	// Memory Access State Machine Combo Logic
207                     	always@(*) begin
208        1/1          		case(mem_cs)
209                     			IDLE : begin
210                     				// Set Memory Interface Out
211        1/1          				mem_ce 		&lt;= 1'b0;
212        1/1          				axi_w_data_rd_req &lt;= 1'b0;
213        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
214        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
215        1/1          				gen_response 	&lt;= 1'b0;
216        1/1          				mem_addr	&lt;= axaddr[15:2];
217                     				// State Transition
218        1/1          				if(error) begin
219        <font color = "red">0/1     ==>  					mem_ns 	 &lt;= ERROR;</font>
220                     				end 
221        1/1          				else if(xaction_avail_q) begin
222        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
223                     				end 
224                     				else begin	
225        1/1          					mem_ns &lt;= IDLE;
226                     				end
227                     
228                     			end
229                     			FIRST_ACCESS: begin
230        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
231        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
232        1/1          				if(data_avail) begin
233                     					// Set Memory Interface Out
234        1/1          					mem_ce 		&lt;= 1'b1;
235        1/1          					mem_addr	&lt;= axaddr[15:2];
236        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
237                     					// State Transition
238        1/1          					if(!xaction_done) begin
239        1/1          						mem_ns 		&lt;= BURST_ACCESS;
240        1/1          						gen_response 	&lt;= 1'b0;
241                     					end
242        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
243        1/1          						mem_ns 		&lt;= IDLE;
244        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
245                     					end 
246                     					else begin
247        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
248        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
249                     					end
250                     				end 
251                     				else begin
252        1/1          					mem_ce	&lt;= 1'b0;
253        1/1          					mem_ns &lt;= FIRST_ACCESS;
254        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
255        1/1          					gen_response 	&lt;= 1'b0;
256                     				end
257                     				
258                     			end
259                     			BURST_ACCESS: begin
260        1/1          				if(data_avail) begin
261                     					// Set Memory Interface Out
262        1/1          					mem_addr	&lt;= axaddr[15:2];
263        1/1          					mem_ce &lt;= 1'b1;
264        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
265                     					// State Transition
266        1/1          					if(!xaction_done) begin
267        1/1          						mem_ns &lt;= BURST_ACCESS;
268        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
269        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
270        1/1          						gen_response &lt;= 1'b0;
271                     					end
272        1/1          					else if(xaction_done &amp;&amp; xaction_avail_q) begin
273        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
274        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
275        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
276        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
277                     					end
278                     					else begin
279        1/1          						mem_ns 		&lt;= IDLE;
280        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
281        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
282        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
283                     					end
284                     				end
285                     				else begin
286        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
288        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
289        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
290        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
291        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
292                     				end
293                     			end
294                     			ERROR: begin
295        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
296        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
297        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
298        <font color = "red">0/1     ==>  				mem_addr		&lt;= 14'h0;</font>
299                     
300        <font color = "red">0/1     ==>  				if(data_avail) begin 	// Flush Data FIFOs</font>
301        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
302                     				end else begin
303        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
304                     				end
305                     				
306                     				// State Transition	
307        <font color = "red">0/1     ==>  				if(xaction_done) begin</font>
308        <font color = "red">0/1     ==>  					mem_ns &lt;= IDLE;</font>
309        <font color = "red">0/1     ==>  					gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
310                     					
311                     				end
312                     				else begin
313        <font color = "red">0/1     ==>  					mem_ns &lt;= ERROR;</font>
314        <font color = "red">0/1     ==>  					gen_response 	&lt;= 1'b0;</font>
315                     				end
316                     			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
317                     		endcase
318                     	end
319                     
320                     	// Response Generation Block
321                     	always@(posedge clk, negedge resetn) begin
322        1/1          		if(!resetn) begin
323        1/1          			bvalid 	&lt;= 1'b0;
324        1/1          			bid	&lt;= 4'h0;
325        1/1          			bresp	&lt;= 2'h0;
326                     		end
327                     		else begin	
328                     			// Latch Response Info
329        1/1          			if(gen_response) begin
330        1/1          				bid	&lt;= axid;
331        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
332        1/1          				bvalid	&lt;= 1'b1;
333                     			end
334        1/1          			else if(!bready) begin
335        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
336        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
337        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
338                     			end
339                     			else begin
340        1/1          				bid	&lt;= 4'h0;
341        1/1          				bresp 	&lt;= 2'h0;
342        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_159805_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod524.html#inst_tag_159805" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>93</td><td>64</td><td>68.82</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>93</td><td>64</td><td>68.82</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
             -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       112
 EXPRESSION ((mem_cs == ERROR) ? 1'b1 : 1'b0)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       123
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 1'b0 : xaction_done)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (mem_we ? 4'b0 : axid)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 EXPRESSION ((mem_cs_is_ERROR || mem_ce) &amp;&amp; data_avail)
             -------------1-------------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       145
 SUB-EXPRESSION (mem_cs_is_ERROR || mem_ce)
                 -------1-------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       244
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (xaction_done &amp;&amp; xaction_avail_q)
             ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       275
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       280
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_159805_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod524.html#inst_tag_159805" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">28</td>
<td class="rt">51.85 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">812</td>
<td class="rt">596</td>
<td class="rt">73.40 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">406</td>
<td class="rt">301</td>
<td class="rt">74.14 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">406</td>
<td class="rt">295</td>
<td class="rt">72.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">346</td>
<td class="rt">71.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">175</td>
<td class="rt">72.31 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">171</td>
<td class="rt">70.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">15</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">328</td>
<td class="rt">250</td>
<td class="rt">76.22 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">126</td>
<td class="rt">76.83 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">124</td>
<td class="rt">75.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_cntl_word[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_cntl_word[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rlast_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rid_pre[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_done_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_avail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>xaction_avail_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>burst_type[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_mod[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_mod[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axaddr_thresh[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axaddr_thresh[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axlen[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>access_cnt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_avail_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_avail_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_serv_cnt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_response</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_ns[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mem_cs_is_ERROR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_159805_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod524.html#inst_tag_159805" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">225</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">273</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->IDLE</td>
<td class="rt">198</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">198</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">239</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->ERROR</td>
<td class="rt">219</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">222</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_159805">
    <li>
      <a href="#inst_tag_159805_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_159805_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_159805_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_159805_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_159806">
    <li>
      <a href="#inst_tag_159806_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_159806_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_159806_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_159806_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_159807">
    <li>
      <a href="#inst_tag_159807_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_159807_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_159807_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_159807_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_159808">
    <li>
      <a href="#inst_tag_159808_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_159808_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_159808_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_159808_FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_mem_cntl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
