// Seed: 3437583908
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_1 = 32'd34
) (
    input wor  _id_0,
    input tri0 _id_1
);
  int [id_1  +  1 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wand id_0,
    input uwire id_1
    , id_16,
    input supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    output uwire id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input wor id_12,
    input tri id_13,
    input wor id_14
);
  logic [1 : 1 'b0 ==  1] id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
