//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_64x63m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/15, 09:44:38" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;

    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_5_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from : 5 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_62_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 63 ;
        bit_from : 62 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_64x63m4s ) {
    memory () {
        type : ram ;
        address_width : 6 ;
        word_width : 63 ;
    }
    functional_peak_current : 84767.500000;
    area : 2464.470000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;


            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }

            fall_constraint(asyntran_constraint_template) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;


            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;


            when            : "CEB" ;
            sdf_cond        : "check_idle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;


            when            : "CEB" ;
            sdf_cond        : "check_idle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "0.3239489, 0.3239579, 0.3239669, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3239489, 0.3239579, 0.3239669, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;


            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }

            fall_constraint(asyntran_constraint_template) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;


            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;


            when            : "CEB" ;
            sdf_cond        : "check_idle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;


            when            : "CEB" ;
            sdf_cond        : "check_idle" ;


            rise_constraint(asyntran_constraint_template) {
                values ( "0.3239489, 0.3239579, 0.3239669, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3239489, 0.3239579, 0.3239669, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_62_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;

        memory_read () {
            address : A ;
        }
        pin ( Q[62:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1931922, 0.2030277, 0.2135682, 0.2339674, 0.2747307",\
              "0.1975170, 0.2073525, 0.2178930, 0.2382922, 0.2790555",\
              "0.1997261, 0.2095616, 0.2201021, 0.2405013, 0.2812646",\
              "0.2008501, 0.2106856, 0.2212261, 0.2416253, 0.2823886",\
              "0.1962812, 0.2061167, 0.2166572, 0.2370564, 0.2778197"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1931922, 0.2030277, 0.2135682, 0.2339674, 0.2747307",\
              "0.1975170, 0.2073525, 0.2178930, 0.2382922, 0.2790555",\
              "0.1997261, 0.2095616, 0.2201021, 0.2405013, 0.2812646",\
              "0.2008501, 0.2106856, 0.2212261, 0.2416253, 0.2823886",\
              "0.1962812, 0.2061167, 0.2166572, 0.2370564, 0.2778197"\
               ) ;
            }
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2481406, 0.2583004, 0.2693789, 0.2922931, 0.3369286",\
              "0.2531722, 0.2633320, 0.2744105, 0.2973247, 0.3419602",\
              "0.2559578, 0.2661176, 0.2771962, 0.3001103, 0.3447458",\
              "0.2567915, 0.2669513, 0.2780299, 0.3009440, 0.3455795",\
              "0.2568020, 0.2669618, 0.2780404, 0.3009545, 0.3455900"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2481406, 0.2583004, 0.2693789, 0.2922931, 0.3369286",\
              "0.2531722, 0.2633320, 0.2744105, 0.2973247, 0.3419602",\
              "0.2559578, 0.2661176, 0.2771962, 0.3001103, 0.3447458",\
              "0.2567915, 0.2669513, 0.2780299, 0.3009440, 0.3455795",\
              "0.2568020, 0.2669618, 0.2780404, 0.3009545, 0.3455900"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457519, 0.0618159, 0.0794809, 0.1118679, 0.1722839" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457519, 0.0618159, 0.0794809, 0.1118679, 0.1722839" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457519, 0.0618159, 0.0794809, 0.1118679, 0.1722839" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457519, 0.0618159, 0.0794809, 0.1118679, 0.1722839" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0721445, 0.0771045, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1185369, 0.1251679, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3599432, 0.3599532, 0.3599632, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.879450" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109569" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.625410" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111554" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.292340" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111567" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.458870" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111560" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923564, 0.0979589, 0.1032338, 0.1103099, 0.1209783",\
              "0.0923273, 0.0979298, 0.1032047, 0.1102808, 0.1209491",\
              "0.0922202, 0.0978226, 0.1030975, 0.1101737, 0.1208420",\
              "0.0918603, 0.0974628, 0.1027377, 0.1098139, 0.1204822",\
              "0.0914942, 0.0970967, 0.1023716, 0.1094478, 0.1201161"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923564, 0.0979589, 0.1032338, 0.1103099, 0.1209783",\
              "0.0923273, 0.0979298, 0.1032047, 0.1102808, 0.1209491",\
              "0.0922202, 0.0978226, 0.1030975, 0.1101737, 0.1208420",\
              "0.0918603, 0.0974628, 0.1027377, 0.1098139, 0.1204822",\
              "0.0914942, 0.0970967, 0.1023716, 0.1094478, 0.1201161"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605493, 0.0565953, 0.0533663, 0.0496613, 0.0442103",\
              "0.0669483, 0.0629943, 0.0597653, 0.0560603, 0.0506093",\
              "0.0712293, 0.0672753, 0.0640463, 0.0603413, 0.0548903",\
              "0.0766353, 0.0726813, 0.0694523, 0.0657473, 0.0602963",\
              "0.0825563, 0.0786023, 0.0753733, 0.0716683, 0.0662173"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605493, 0.0565953, 0.0533663, 0.0496613, 0.0442103",\
              "0.0669483, 0.0629943, 0.0597653, 0.0560603, 0.0506093",\
              "0.0712293, 0.0672753, 0.0640463, 0.0603413, 0.0548903",\
              "0.0766353, 0.0726813, 0.0694523, 0.0657473, 0.0602963",\
              "0.0825563, 0.0786023, 0.0753733, 0.0716683, 0.0662173"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0814649, 0.0880097, 0.0945170, 0.1043148, 0.1183371",\
              "0.0814993, 0.0880440, 0.0945513, 0.1043491, 0.1183714",\
              "0.0813526, 0.0878973, 0.0944046, 0.1042025, 0.1182248",\
              "0.0807817, 0.0873264, 0.0938337, 0.1036315, 0.1176538",\
              "0.0798779, 0.0864226, 0.0929299, 0.1027277, 0.1167501"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0814649, 0.0880097, 0.0945170, 0.1043148, 0.1183371",\
              "0.0814993, 0.0880440, 0.0945513, 0.1043491, 0.1183714",\
              "0.0813526, 0.0878973, 0.0944046, 0.1042025, 0.1182248",\
              "0.0807817, 0.0873264, 0.0938337, 0.1036315, 0.1176538",\
              "0.0798779, 0.0864226, 0.0929299, 0.1027277, 0.1167501"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0668670, 0.0632610, 0.0613340, 0.0585190, 0.0566890",\
              "0.0733360, 0.0697300, 0.0678030, 0.0649880, 0.0631580",\
              "0.0770790, 0.0734730, 0.0715460, 0.0687310, 0.0669010",\
              "0.0793240, 0.0757180, 0.0737910, 0.0709760, 0.0691460",\
              "0.0748080, 0.0712020, 0.0692750, 0.0664600, 0.0646300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0668670, 0.0632610, 0.0613340, 0.0585190, 0.0566890",\
              "0.0733360, 0.0697300, 0.0678030, 0.0649880, 0.0631580",\
              "0.0770790, 0.0734730, 0.0715460, 0.0687310, 0.0669010",\
              "0.0793240, 0.0757180, 0.0737910, 0.0709760, 0.0691460",\
              "0.0748080, 0.0712020, 0.0692750, 0.0664600, 0.0646300"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_5_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;

        capacitance : 0.001697 ;
        pin (A[5:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675760, 0.0723579, 0.0761799, 0.0831323, 0.0939026",\
              "0.0676072, 0.0723891, 0.0762111, 0.0831635, 0.0939338",\
              "0.0674127, 0.0721947, 0.0760167, 0.0829691, 0.0937393",\
              "0.0669000, 0.0716819, 0.0755039, 0.0824563, 0.0932266",\
              "0.0659900, 0.0707719, 0.0745939, 0.0815463, 0.0923166"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675760, 0.0723579, 0.0761799, 0.0831323, 0.0939026",\
              "0.0676072, 0.0723891, 0.0762111, 0.0831635, 0.0939338",\
              "0.0674127, 0.0721947, 0.0760167, 0.0829691, 0.0937393",\
              "0.0669000, 0.0716819, 0.0755039, 0.0824563, 0.0932266",\
              "0.0659900, 0.0707719, 0.0745939, 0.0815463, 0.0923166"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0754879, 0.0724309, 0.0705169, 0.0671759, 0.0643609",\
              "0.0817649, 0.0787079, 0.0767939, 0.0734529, 0.0706379",\
              "0.0855949, 0.0825379, 0.0806239, 0.0772829, 0.0744679",\
              "0.0878779, 0.0848209, 0.0829069, 0.0795659, 0.0767509",\
              "0.0835049, 0.0804479, 0.0785339, 0.0751929, 0.0723779"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0754879, 0.0724309, 0.0705169, 0.0671759, 0.0643609",\
              "0.0817649, 0.0787079, 0.0767939, 0.0734529, 0.0706379",\
              "0.0855949, 0.0825379, 0.0806239, 0.0772829, 0.0744679",\
              "0.0878779, 0.0848209, 0.0829069, 0.0795659, 0.0767509",\
              "0.0835049, 0.0804479, 0.0785339, 0.0751929, 0.0723779"\
               ) ;
            }
        }

    }
    bus ( BWEB ) {
        bus_type : Q_bus_62_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;

        capacitance : 0.001028 ;
        pin ( BWEB[62:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0421993, 0.0483644, 0.0543153, 0.0640871, 0.0794864",\
              "0.0373560, 0.0435211, 0.0494720, 0.0592439, 0.0746431",\
              "0.0360061, 0.0421712, 0.0481221, 0.0578939, 0.0732932",\
              "0.0401214, 0.0462865, 0.0522374, 0.0620092, 0.0774085",\
              "0.0628079, 0.0689731, 0.0749239, 0.0846958, 0.1000951"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0421993, 0.0483644, 0.0543153, 0.0640871, 0.0794864",\
              "0.0373560, 0.0435211, 0.0494720, 0.0592439, 0.0746431",\
              "0.0360061, 0.0421712, 0.0481221, 0.0578939, 0.0732932",\
              "0.0401214, 0.0462865, 0.0522374, 0.0620092, 0.0774085",\
              "0.0628079, 0.0689731, 0.0749239, 0.0846958, 0.1000951"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0942168, 0.1000688, 0.1089388, 0.1295828, 0.1747158",\
              "0.1105558, 0.1164078, 0.1252778, 0.1459218, 0.1910548",\
              "0.1271488, 0.1330008, 0.1418708, 0.1625148, 0.2076478",\
              "0.1527778, 0.1586298, 0.1674998, 0.1881438, 0.2332768",\
              "0.1882108, 0.1940628, 0.2029328, 0.2235768, 0.2687098"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0942168, 0.1000688, 0.1089388, 0.1295828, 0.1747158",\
              "0.1105558, 0.1164078, 0.1252778, 0.1459218, 0.1910548",\
              "0.1271488, 0.1330008, 0.1418708, 0.1625148, 0.2076478",\
              "0.1527778, 0.1586298, 0.1674998, 0.1881438, 0.2332768",\
              "0.1882108, 0.1940628, 0.2029328, 0.2235768, 0.2687098"\
               ) ;
            }
        }

    }
    bus ( D ) {
        bus_type : Q_bus_62_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;

        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[62:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0421993, 0.0483644, 0.0543153, 0.0640871, 0.0794864",\
              "0.0373560, 0.0435211, 0.0494720, 0.0592439, 0.0746431",\
              "0.0360061, 0.0421712, 0.0481221, 0.0578939, 0.0732932",\
              "0.0401214, 0.0462865, 0.0522374, 0.0620092, 0.0774085",\
              "0.0628079, 0.0689731, 0.0749239, 0.0846958, 0.1000951"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0421993, 0.0483644, 0.0543153, 0.0640871, 0.0794864",\
              "0.0373560, 0.0435211, 0.0494720, 0.0592439, 0.0746431",\
              "0.0360061, 0.0421712, 0.0481221, 0.0578939, 0.0732932",\
              "0.0401214, 0.0462865, 0.0522374, 0.0620092, 0.0774085",\
              "0.0628079, 0.0689731, 0.0749239, 0.0846958, 0.1000951"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0941268, 0.0999788, 0.1088488, 0.1294928, 0.1746258",\
              "0.1104658, 0.1163178, 0.1251878, 0.1458318, 0.1909648",\
              "0.1270588, 0.1329108, 0.1417808, 0.1624248, 0.2075578",\
              "0.1526878, 0.1585398, 0.1674098, 0.1880538, 0.2331868",\
              "0.1881208, 0.1939728, 0.2028428, 0.2234868, 0.2686198"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0941268, 0.0999788, 0.1088488, 0.1294928, 0.1746258",\
              "0.1104658, 0.1163178, 0.1251878, 0.1458318, 0.1909648",\
              "0.1270588, 0.1329108, 0.1417808, 0.1624248, 0.2075578",\
              "0.1526878, 0.1585398, 0.1674098, 0.1880538, 0.2331868",\
              "0.1881208, 0.1939728, 0.2028428, 0.2234868, 0.2686198"\
               ) ;
            }
        }

   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 5.161310 ;
    }
}
}
1.100000 111 222 0.33


 \
              "0.0941268, 0.0999788, 0.1088488, 0.1294928, 0.1746258",\
              "0.1104658, 0.1163178, 0.1251878, 0.1458318, 0.1909648",\
              "0.1270588, 0.1329108, 0.1417808, 0.1624248, 0.2075578",\
              "0.1526878, 0.1585398, 0.1674098, 0.1880538, 0.2331868",\
              "0.1881208, 0.1939728, 0.2028428, 0.2234868, 0.2686198"\