<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>kyberBD_double_signal_multip_8_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">kyberBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>double_signal_multiplexer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 23 19:18:49 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f67dfc1e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f67dfc1e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_double_signal_multip_8_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 15:02:28 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f67dfc1e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>double_signal_multiplexer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 23 19:18:49 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:05f2be5a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>kyberBD_double_signal_multip_8_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 26 15:02:28 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:05f2be5a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_in_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_in_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ae0a/hdl/double_signal_multiplexer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/kyberBD_double_signal_multip_8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ae0a/hdl/double_signal_multiplexer_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/kyberBD_double_signal_multip_8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Double signal multiplexer</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">kyberBD_double_signal_multip_8_2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>double_signal_multiplexer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57074e8e_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8eb099_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc07d55_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3355feac_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488f3a9f_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2842411e_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a962d4_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc0ffae_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce9a11b_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdbcc06_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429be4fd_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e14d7ed_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180651e4_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc27485_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170d9e97_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380cc9bf_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6916106c_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1af2eb_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526b86af_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddc9be8_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd8380_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11061610_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c522c_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbf21d5_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87d781c_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56340b2e_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2534af_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba7fd46_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db18802_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7879f255_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a02b68_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5ed0a4_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd80c3_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457c469a_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd1d47e_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606f37af_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca08784_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e12df89_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784dd965_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be3553f_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1f40ac_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74569689_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a89cfe0_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2547b_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ddfe19_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283a1c9_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98c4085_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c7d0d0_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9c2358_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3d26cc_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505f400b_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec85_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782ed3d4_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607d54d1_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776bc913_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c16220e_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d535619_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a21c3db_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@daeb9a1_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623c5010_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4482a031_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b01376f_ARCHIVE_LOCATION">c:/Projects/ip_repo/double_signal_multiplexer_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a7899e5b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4faad20e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="4ea52dba"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bb8760f3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
