INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_10/project_10.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_10/project_10.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_tb
