static inline void F_1 ( void )\r\n{\r\nif ( F_2 ( V_1 ) ) {\r\nmemset ( & V_2 , 0 , sizeof( V_2 ) ) ;\r\nV_1 = 0 ;\r\n}\r\n}\r\nstatic inline T_1 F_3 ( void )\r\n{\r\nreturn F_4 () ;\r\n}\r\nstatic void F_5 ( T_1 V_3 , T_2 * V_4 )\r\n{\r\nunsigned V_5 = F_6 ( V_3 ) ;\r\nF_1 () ;\r\nif ( V_5 < V_6 )\r\nV_4 [ V_5 ] ++ ;\r\nelse\r\nV_4 [ V_6 ] ++ ;\r\n}\r\nstatic inline void F_7 ( T_1 V_7 )\r\n{\r\nT_2 V_3 = F_4 () - V_7 ;\r\nF_5 ( V_3 , V_2 . V_8 ) ;\r\nV_2 . V_9 += V_3 ;\r\n}\r\nstatic inline void F_8 ( T_1 V_7 )\r\n{\r\nT_2 V_3 = F_4 () - V_7 ;\r\nF_5 ( V_3 , V_2 . V_10 ) ;\r\nV_2 . V_11 += V_3 ;\r\n}\r\nstatic inline void F_9 ( T_1 V_7 )\r\n{\r\nT_2 V_3 = F_4 () - V_7 ;\r\nF_5 ( V_3 , V_2 . V_12 ) ;\r\nV_2 . V_13 += V_3 ;\r\n}\r\nstatic inline T_1 F_3 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic inline void F_8 ( T_1 V_7 )\r\n{\r\n}\r\nstatic inline void F_7 ( T_1 V_7 )\r\n{\r\n}\r\nstatic inline void F_9 ( T_1 V_7 )\r\n{\r\n}\r\nstatic int F_10 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nreturn V_17 -> V_15 != 0 ;\r\n}\r\nstatic int F_11 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nreturn V_17 -> V_18 != 0 ;\r\n}\r\nstatic int F_12 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nT_3 V_19 = 1 ;\r\nasm("xchgb %b0,%1"\r\n: "+q" (old), "+m" (xl->lock) : : "memory");\r\nreturn V_19 == 0 ;\r\n}\r\nstatic inline struct V_16 * F_13 ( struct V_16 * V_17 )\r\n{\r\nstruct V_16 * V_20 ;\r\nV_20 = F_14 ( V_21 ) ;\r\nF_15 ( V_21 , V_17 ) ;\r\nF_16 () ;\r\nasm(LOCK_PREFIX " incw %0"\r\n: "+m" (xl->spinners) : : "memory");\r\nreturn V_20 ;\r\n}\r\nstatic inline void F_17 ( struct V_16 * V_17 , struct V_16 * V_20 )\r\n{\r\nasm(LOCK_PREFIX " decw %0"\r\n: "+m" (xl->spinners) : : "memory");\r\nF_16 () ;\r\nF_15 ( V_21 , V_20 ) ;\r\n}\r\nstatic T_4 int F_18 ( struct V_14 * V_15 , bool V_22 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nstruct V_16 * V_20 ;\r\nint V_23 = F_14 ( V_24 ) ;\r\nint V_25 ;\r\nT_1 V_7 ;\r\nif ( V_23 == - 1 )\r\nreturn 0 ;\r\nV_7 = F_3 () ;\r\nV_20 = F_13 ( V_17 ) ;\r\nF_19 ( V_26 , 1 ) ;\r\nF_19 ( V_27 , V_20 != NULL ) ;\r\ndo {\r\nunsigned long V_28 ;\r\nF_20 ( V_23 ) ;\r\nV_25 = F_12 ( V_15 ) ;\r\nif ( V_25 ) {\r\nF_19 ( V_29 , 1 ) ;\r\nif ( V_20 != NULL )\r\nF_21 ( V_23 ) ;\r\ngoto V_30;\r\n}\r\nV_28 = F_22 () ;\r\nif ( V_22 ) {\r\nF_19 ( V_31 , 1 ) ;\r\nF_23 () ;\r\n}\r\nF_24 ( V_23 ) ;\r\nF_25 ( V_28 ) ;\r\nF_19 ( V_32 , ! F_26 ( V_23 ) ) ;\r\n} while ( ! F_26 ( V_23 ) );\r\nF_27 ( V_23 , F_28 ( V_23 ) ) ;\r\nV_30:\r\nF_17 ( V_17 , V_20 ) ;\r\nF_9 ( V_7 ) ;\r\nreturn V_25 ;\r\n}\r\nstatic inline void F_29 ( struct V_14 * V_15 , bool V_22 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nunsigned V_33 ;\r\nT_3 V_34 ;\r\nT_1 V_35 ;\r\nF_19 ( V_36 , 1 ) ;\r\nV_35 = F_3 () ;\r\ndo {\r\nT_1 V_37 = F_3 () ;\r\nV_33 = V_38 ;\r\nasm("1: xchgb %1,%0\n"\r\n" testb %1,%1\n"\r\n" jz 3f\n"\r\n"2: rep;nop\n"\r\n" cmpb $0,%0\n"\r\n" je 1b\n"\r\n" dec %2\n"\r\n" jnz 2b\n"\r\n"3:\n"\r\n: "+m" (xl->lock), "=q" (oldval), "+r" (timeout)\r\n: "1" (1)\r\n: "memory");\r\nF_7 ( V_37 ) ;\r\n} while ( F_2 ( V_34 != 0 &&\r\n( V_38 == ~ 0 || ! F_18 ( V_15 , V_22 ) ) ) );\r\nF_8 ( V_35 ) ;\r\n}\r\nstatic void F_30 ( struct V_14 * V_15 )\r\n{\r\nF_29 ( V_15 , false ) ;\r\n}\r\nstatic void F_31 ( struct V_14 * V_15 , unsigned long V_28 )\r\n{\r\nF_29 ( V_15 , ! F_32 ( V_28 ) ) ;\r\n}\r\nstatic T_4 void F_33 ( struct V_16 * V_17 )\r\n{\r\nint V_39 ;\r\nF_19 ( V_40 , 1 ) ;\r\nF_34 (cpu) {\r\nif ( F_35 ( V_21 , V_39 ) == V_17 ) {\r\nF_19 ( V_41 , 1 ) ;\r\nF_36 ( V_39 , V_42 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_37 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = (struct V_16 * ) V_15 ;\r\nF_19 ( V_43 , 1 ) ;\r\nF_38 () ;\r\nV_17 -> V_15 = 0 ;\r\nF_39 () ;\r\nif ( F_2 ( V_17 -> V_18 ) )\r\nF_33 ( V_17 ) ;\r\n}\r\nstatic T_5 F_40 ( int V_23 , void * V_44 )\r\n{\r\nF_41 () ;\r\nreturn V_45 ;\r\n}\r\nvoid T_6 F_42 ( int V_39 )\r\n{\r\nint V_23 ;\r\nconst char * V_46 ;\r\nV_46 = F_43 ( V_47 , L_1 , V_39 ) ;\r\nV_23 = F_44 ( V_42 ,\r\nV_39 ,\r\nF_40 ,\r\nV_48 | V_49 | V_50 ,\r\nV_46 ,\r\nNULL ) ;\r\nif ( V_23 >= 0 ) {\r\nF_45 ( V_23 ) ;\r\nF_35 ( V_24 , V_39 ) = V_23 ;\r\n}\r\nF_46 ( L_2 , V_39 , V_23 ) ;\r\n}\r\nvoid F_47 ( int V_39 )\r\n{\r\nF_48 ( F_35 ( V_24 , V_39 ) , NULL ) ;\r\n}\r\nvoid T_7 F_49 ( void )\r\n{\r\nV_51 . V_52 = F_10 ;\r\nV_51 . V_53 = F_11 ;\r\nV_51 . V_54 = F_30 ;\r\nV_51 . V_55 = F_31 ;\r\nV_51 . V_56 = F_12 ;\r\nV_51 . V_57 = F_37 ;\r\n}\r\nstatic int T_7 F_50 ( void )\r\n{\r\nstruct V_58 * V_59 = F_51 () ;\r\nif ( V_59 == NULL )\r\nreturn - V_60 ;\r\nV_61 = F_52 ( L_3 , V_59 ) ;\r\nF_53 ( L_4 , 0644 , V_61 , & V_1 ) ;\r\nF_54 ( L_5 , 0644 , V_61 , & V_62 ) ;\r\nF_55 ( L_6 , 0444 , V_61 , & V_2 . V_36 ) ;\r\nF_54 ( L_7 , 0444 , V_61 ,\r\n& V_2 . V_26 ) ;\r\nF_54 ( L_8 , 0444 , V_61 ,\r\n& V_2 . V_27 ) ;\r\nF_54 ( L_9 , 0444 , V_61 ,\r\n& V_2 . V_29 ) ;\r\nF_54 ( L_10 , 0444 , V_61 ,\r\n& V_2 . V_32 ) ;\r\nF_54 ( L_11 , 0444 , V_61 ,\r\n& V_2 . V_31 ) ;\r\nF_55 ( L_12 , 0444 , V_61 , & V_2 . V_43 ) ;\r\nF_54 ( L_13 , 0444 , V_61 ,\r\n& V_2 . V_40 ) ;\r\nF_54 ( L_14 , 0444 , V_61 ,\r\n& V_2 . V_41 ) ;\r\nF_55 ( L_15 , 0444 , V_61 ,\r\n& V_2 . V_9 ) ;\r\nF_55 ( L_16 , 0444 , V_61 ,\r\n& V_2 . V_13 ) ;\r\nF_55 ( L_17 , 0444 , V_61 ,\r\n& V_2 . V_11 ) ;\r\nF_56 ( L_18 , 0444 , V_61 ,\r\nV_2 . V_10 , V_6 + 1 ) ;\r\nF_56 ( L_19 , 0444 , V_61 ,\r\nV_2 . V_8 , V_6 + 1 ) ;\r\nF_56 ( L_20 , 0444 , V_61 ,\r\nV_2 . V_12 , V_6 + 1 ) ;\r\nreturn 0 ;\r\n}
