==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 1.1ns.
@I [SIM-2] *************** CSIM start ***************
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [SIM-1] CSim done with 0 errors.
@I [SIM-3] *************** CSIM finish ***************
@I [HLS-10] Analyzing design file 'prbs31.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 325.312 ; gain = 12.590 ; free physical = 119 ; free virtual = 2977
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 325.312 ; gain = 12.590 ; free physical = 118 ; free virtual = 2977
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 325.312 ; gain = 12.590 ; free physical = 111 ; free virtual = 2976
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 325.312 ; gain = 12.590 ; free physical = 111 ; free virtual = 2976
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 453.309 ; gain = 140.586 ; free physical = 91 ; free virtual = 2957
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 453.309 ; gain = 140.586 ; free physical = 99 ; free virtual = 2966
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'prbs31' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'prbs31' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 40.66 seconds; current allocated memory: 54.526 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.1 seconds; current allocated memory: 54.629 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'prbs31' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'prbs31/hw_out' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'prbs31' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'a' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'prbs31'.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 54.771 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 453.309 ; gain = 140.586 ; free physical = 89 ; free virtual = 2963
@I [SYSC-301] Generating SystemC RTL for prbs31.
@I [VHDL-304] Generating VHDL RTL for prbs31.
@I [VLOG-307] Generating Verilog RTL for prbs31.
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 459.09 seconds; peak allocated memory: 54.771 MB.
