{
  "module_name": "intel_gt_types.h",
  "hash_id": "7545e7c5ef58eaf3fb7db058d658ead9f8089fe7b264b96d13e3c41285d48c34",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/intel_gt_types.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_GT_TYPES__\n#define __INTEL_GT_TYPES__\n\n#include <linux/ktime.h>\n#include <linux/list.h>\n#include <linux/llist.h>\n#include <linux/mutex.h>\n#include <linux/notifier.h>\n#include <linux/seqlock.h>\n#include <linux/spinlock.h>\n#include <linux/types.h>\n#include <linux/workqueue.h>\n\n#include \"uc/intel_uc.h\"\n#include \"intel_gsc.h\"\n\n#include \"i915_vma.h\"\n#include \"i915_perf_types.h\"\n#include \"intel_engine_types.h\"\n#include \"intel_gt_buffer_pool_types.h\"\n#include \"intel_hwconfig.h\"\n#include \"intel_llc_types.h\"\n#include \"intel_reset_types.h\"\n#include \"intel_rc6_types.h\"\n#include \"intel_rps_types.h\"\n#include \"intel_migrate_types.h\"\n#include \"intel_wakeref.h\"\n#include \"intel_wopcm.h\"\n\nstruct drm_i915_private;\nstruct i915_ggtt;\nstruct intel_engine_cs;\nstruct intel_uncore;\n\nstruct intel_mmio_range {\n\tu32 start;\n\tu32 end;\n};\n\n \nenum intel_steering_type {\n\tL3BANK,\n\tMSLICE,\n\tLNCF,\n\tGAM,\n\tDSS,\n\tOADDRM,\n\n\t \n\tINSTANCE0,\n\n\tNUM_STEERING_TYPES\n};\n\nenum intel_submission_method {\n\tINTEL_SUBMISSION_RING,\n\tINTEL_SUBMISSION_ELSP,\n\tINTEL_SUBMISSION_GUC,\n};\n\nstruct gt_defaults {\n\tu32 min_freq;\n\tu32 max_freq;\n\n\tu8 rps_up_threshold;\n\tu8 rps_down_threshold;\n};\n\nenum intel_gt_type {\n\tGT_PRIMARY,\n\tGT_TILE,\n\tGT_MEDIA,\n};\n\nstruct intel_gt {\n\tstruct drm_i915_private *i915;\n\tconst char *name;\n\tenum intel_gt_type type;\n\n\tstruct intel_uncore *uncore;\n\tstruct i915_ggtt *ggtt;\n\n\tstruct intel_uc uc;\n\tstruct intel_gsc gsc;\n\tstruct intel_wopcm wopcm;\n\n\tstruct {\n\t\t \n\t\tstruct mutex invalidate_lock;\n\n\t\t \n\t\tseqcount_mutex_t seqno;\n\t} tlb;\n\n\tstruct i915_wa_list wa_list;\n\n\tstruct intel_gt_timelines {\n\t\tspinlock_t lock;  \n\t\tstruct list_head active_list;\n\t} timelines;\n\n\tstruct intel_gt_requests {\n\t\t \n\t\tstruct delayed_work retire_work;\n\t} requests;\n\n\tstruct {\n\t\tstruct llist_head list;\n\t\tstruct work_struct work;\n\t} watchdog;\n\n\tstruct intel_wakeref wakeref;\n\tatomic_t user_wakeref;\n\n\tstruct list_head closed_vma;\n\tspinlock_t closed_lock;  \n\n\tktime_t last_init_time;\n\tstruct intel_reset reset;\n\n\t \n\tintel_wakeref_t awake;\n\n\tu32 clock_frequency;\n\tu32 clock_period_ns;\n\n\tstruct intel_llc llc;\n\tstruct intel_rc6 rc6;\n\tstruct intel_rps rps;\n\n\tspinlock_t *irq_lock;\n\tu32 gt_imr;\n\tu32 pm_ier;\n\tu32 pm_imr;\n\n\tu32 pm_guc_events;\n\n\tstruct {\n\t\tbool active;\n\n\t\t \n\t\tseqcount_mutex_t lock;\n\n\t\t \n\t\tktime_t total;\n\n\t\t \n\t\tktime_t start;\n\t} stats;\n\n\tstruct intel_engine_cs *engine[I915_NUM_ENGINES];\n\tstruct intel_engine_cs *engine_class[MAX_ENGINE_CLASS + 1]\n\t\t\t\t\t    [MAX_ENGINE_INSTANCE + 1];\n\tenum intel_submission_method submission_method;\n\n\t \n\tstruct i915_address_space *vm;\n\n\t \n\tstruct intel_gt_buffer_pool buffer_pool;\n\n\tstruct i915_vma *scratch;\n\n\tstruct intel_migrate migrate;\n\n\tconst struct intel_mmio_range *steering_table[NUM_STEERING_TYPES];\n\n\tstruct {\n\t\tu8 groupid;\n\t\tu8 instanceid;\n\t} default_steering;\n\n\t \n\tspinlock_t mcr_lock;\n\n\t \n\tphys_addr_t phys_addr;\n\n\tstruct intel_gt_info {\n\t\tunsigned int id;\n\n\t\tintel_engine_mask_t engine_mask;\n\n\t\tu32 l3bank_mask;\n\n\t\tu8 num_engines;\n\n\t\t \n\t\tu8 sfc_mask;\n\n\t\t \n\t\tu8 vdbox_sfc_access;\n\n\t\t \n\t\tstruct sseu_dev_info sseu;\n\n\t\tunsigned long mslice_mask;\n\n\t\t \n\t\tstruct intel_hwconfig hwconfig;\n\t} info;\n\n\tstruct {\n\t\tu8 uc_index;\n\t\tu8 wb_index;  \n\t} mocs;\n\n\t \n\tstruct kobject sysfs_gt;\n\n\t \n\tstruct gt_defaults defaults;\n\tstruct kobject *sysfs_defaults;\n\n\tstruct i915_perf_gt perf;\n\n\t \n\tstruct list_head ggtt_link;\n};\n\nstruct intel_gt_definition {\n\tenum intel_gt_type type;\n\tchar *name;\n\tu32 mapping_base;\n\tu32 gsi_offset;\n\tintel_engine_mask_t engine_mask;\n};\n\nenum intel_gt_scratch_field {\n\t \n\tINTEL_GT_SCRATCH_FIELD_DEFAULT = 0,\n\n\t \n\tINTEL_GT_SCRATCH_FIELD_RENDER_FLUSH = 128,\n\n\t \n\tINTEL_GT_SCRATCH_FIELD_COHERENTL3_WA = 256,\n};\n\n#define intel_gt_support_legacy_fencing(gt) ((gt)->ggtt->num_fences > 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}