# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Nov 30 11:54:14 2019


##### DESIGN INFO #######################################################

Top View:                "cdh_tsat5_system"
Constraint File(s):      "C:\UMSATS\42-ADC\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                                  Requested     Requested     Clock        Clock                   Clock
Clock                                                                  Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 100.0 MHz     10.000        system       system_clkgroup         4    
cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     112  
cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
=============================================================================================================================================
