# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/VHDL/SineWave100s.vhd" \
"../../../../project_1.srcs/sources_1/imports/VHDL/cargaModel.vhd" \
"../../../../project_1.srcs/sources_1/new/LoadTest.vhd" \

# Do not sort compile order
nosort
