
---------- Begin Simulation Statistics ----------
final_tick                               182496778125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    797                       # Simulator instruction rate (inst/s)
host_mem_usage                               37023904                       # Number of bytes of host memory used
host_op_rate                                      818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                166515.99                       # Real time elapsed on the host
host_tick_rate                                 463847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132729580                       # Number of instructions simulated
sim_ops                                     136246869                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077238                       # Number of seconds simulated
sim_ticks                                 77237953750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.686914                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  332421                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6925                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26036                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              65413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14326                       # Number of indirect misses.
system.cpu.branchPred.lookups                  719078                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  124107                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7976                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4003127                       # Number of instructions committed
system.cpu.committedOps                       4530317                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.231450                       # CPI: cycles per instruction
system.cpu.discardedOps                         79718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2109385                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1075725                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           506456                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11331820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236326                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     6926                       # number of quiesce instructions executed
system.cpu.numCycles                         16939030                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      6926                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2517522     55.57%     55.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14460      0.32%     55.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                1207942     26.66%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                790393     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4530317                       # Class of committed instruction
system.cpu.quiesceCycles                    106641696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5607210                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3220189                       # Transaction distribution
system.membus.trans_dist::ReadResp            3225266                       # Transaction distribution
system.membus.trans_dist::WriteReq            1909776                       # Transaction distribution
system.membus.trans_dist::WriteResp           1909776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4638                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2652                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2357                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2357                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4848                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        27866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       108980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       158461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10123076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10123076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10282096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        55732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       753408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       153421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       967105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    323937156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    323937156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324919429                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5143121                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003270                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5143066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5143121                       # Request fanout histogram
system.membus.reqLayer6.occupancy         13824251030                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           138706875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              670437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            27198375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          116644723                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        20013942139                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3854848                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3854848                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6639123                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6639123                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        69356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       108980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     20291584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     20475904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3458                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3458                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     20987942                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        41316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       108988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       153421                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    324665344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    327614464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    334215889                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        35653387500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         23136162                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  28661677538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18205971000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2545484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12727422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1909113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2545484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     19727503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2545484                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1909113                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4454598                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2545484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12727422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4454598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4454598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24182101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55244                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       202700                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1729                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149185                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1909113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4454598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6363711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1909113                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       715244                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2624357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1909113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6363711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       715244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       8988068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3213222                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3213214                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1848320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1848320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10053632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1740                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10123076                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    321716224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    323937156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6291461                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6291461    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6291461                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15009184655                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  17914351000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1248990105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25454843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25454843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1299899792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25454843                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     25493684                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     50948527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1274444949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50948527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25454843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1350848319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    216793088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    116129792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    334692352                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    123076608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    208535552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    331612160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     54198272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3629056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     57882624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     30769152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6516736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     37285888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22909359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2806820708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1503532737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4333262803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1593473183                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2699910366                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4293383549                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22909359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4400293890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4203443103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8626646353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           71                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          308                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       196380                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58831                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         255211                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       196380                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       196380                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       196380                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58831                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        255211                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    205586432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         456576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          206101252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       296832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    116129792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118589312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3212288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3220348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4638                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1814528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1852958                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        38841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2661728102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       715244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5911291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2668393477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3843085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25454843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1503532737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2545484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1535376149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3843085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25493684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4165260838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2545484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       715244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5911291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4203769627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5026612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231100000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5789673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1972513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3220356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1852958                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3220356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1852958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            201265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            201292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            201250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            201272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            201243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            201270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            201212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            201234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            201231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           201293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           201244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           201267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           201230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            115822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            115800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            115809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            115794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            115796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           115857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           115844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           115812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           115809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           115798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 104977001205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16100715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            189505754955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32600.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58849.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5708                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3003904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3220353                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1852958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2832067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  113578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  113259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 311142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 297343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  25034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  22254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  18402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  16432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  16529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  16721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15654                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       344722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.862997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.450990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.890853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8662      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7265      2.11%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4936      1.43%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6101      1.77%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6686      1.94%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4772      1.38%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4557      1.32%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6141      1.78%     14.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       295602     85.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       344722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     807.864526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.803164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2197     55.12%     55.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.03%     55.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.10%     55.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.05%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.05%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.10%     55.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.10%     55.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.05%     55.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          451     11.31%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     66.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.05%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.05%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.13%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.10%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.25%     67.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1266     31.76%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           13      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     464.867285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.491481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.457405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2116     53.09%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            60      1.51%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.40%     54.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.20%     55.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.05%     55.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.13%     55.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.28%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.08%     55.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.08%     55.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     55.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.05%     55.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     55.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     55.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           85      2.13%     58.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1668     41.85%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              206089152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               118589504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               206101764                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            118589312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2668.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1535.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2668.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1535.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77237796625                       # Total gap between requests
system.mem_ctrls.avgGap                      15224.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    205573376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        55308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       456448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       298304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    116128512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38841.008265318007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2661559065.448441982269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 716072.828379402752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5909633.513562624343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3862142.709859140683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25454843.176758807153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1503516164.810360431671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2545484.317675880622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3212288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1814528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3942380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 189013584715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    203277905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    284949955                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27457421950                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28608009635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1466342833280                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4060419280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     65706.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58840.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    232583.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39942.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5920099.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    931250.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808112.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1321751.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         170097413.399983                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         118723289.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5856680550                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2575174785.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     739408975.200138                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1568206233.712373                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     364463411.100061                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11392754659.162922                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.502026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18405924250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4178160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54655917875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               13852                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          6926                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9623721.015016                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2559915.355711                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         6926    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        42250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12481625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            6926                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115842886375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  66653891750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1488658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1488658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1488658                       # number of overall hits
system.cpu.icache.overall_hits::total         1488658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1488895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1488895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1488895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1488895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000159                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000159                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000159                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000159                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.084388                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.084388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.084388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.084388                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9913625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9913625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9913625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9913625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.641350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.641350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.641350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.641350                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1488658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1488658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1488895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1488895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.084388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.084388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9913625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9913625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.641350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.641350                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.426077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8042154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          94613.576471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.426077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2978027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2978027                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1932831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1932831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1932831                       # number of overall hits
system.cpu.dcache.overall_hits::total         1932831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9386                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9386                       # number of overall misses
system.cpu.dcache.overall_misses::total          9386                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    677783375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    677783375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    677783375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    677783375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1942217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1942217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1942217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1942217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004833                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004833                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004833                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72212.164394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72212.164394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72212.164394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72212.164394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4638                       # number of writebacks
system.cpu.dcache.writebacks::total              4638                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        68423                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        68423                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    522221875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    522221875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    522221875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    522221875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    151287250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    151287250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72480.482304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72480.482304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72480.482304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72480.482304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.058416                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.058416                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1208614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1208614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    368811875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    368811875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1213477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1213477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75840.402015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75840.402015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         6967                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6967                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    360460250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    360460250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    151287250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    151287250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74352.361799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74352.361799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.834218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.834218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       724217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         724217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    308971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    308971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       728740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       728740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68311.187265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68311.187265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        61456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        61456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161761625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161761625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68630.303352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68630.303352                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              211348                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.333518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7776073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7776073                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182496778125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               182499123125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    797                       # Simulator instruction rate (inst/s)
host_mem_usage                               37023904                       # Number of bytes of host memory used
host_op_rate                                      818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                166516.11                       # Real time elapsed on the host
host_tick_rate                                 463861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132731538                       # Number of instructions simulated
sim_ops                                     136249288                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077240                       # Number of seconds simulated
sim_ticks                                 77240298750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.680807                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  332526                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6925                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26054                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389344                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              65413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14326                       # Number of indirect misses.
system.cpu.branchPred.lookups                  719367                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  124202                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7976                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4005085                       # Number of instructions committed
system.cpu.committedOps                       4532736                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.230318                       # CPI: cycles per instruction
system.cpu.discardedOps                         79769                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2110569                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1076219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           506649                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11333237                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236389                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     6926                       # number of quiesce instructions executed
system.cpu.numCycles                         16942782                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      6926                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2518918     55.57%     55.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14460      0.32%     55.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                1208503     26.66%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                790854     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4532736                       # Class of committed instruction
system.cpu.quiesceCycles                    106641696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5609545                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3220365                       # Transaction distribution
system.membus.trans_dist::ReadResp            3225450                       # Transaction distribution
system.membus.trans_dist::WriteReq            1909776                       # Transaction distribution
system.membus.trans_dist::WriteResp           1909776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4641                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2657                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2357                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2357                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4854                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        27866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       108980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       158479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10123428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10123428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10282472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        55732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       753984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       153421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       967681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    323948420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    323948420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324931397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5143305                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003270                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5143250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5143305                       # Request fanout histogram
system.membus.reqLayer6.occupancy         13824456030                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           138706875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              676312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            27198375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          116677308                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        20014893959                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1198750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3854848                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3854848                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6639475                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6639474                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        69356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       108980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     20291584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     20475904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4161                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4161                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     20988645                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        41316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       108988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       153421                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    324665344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    327614464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    334227153                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        35654615500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         23136865                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  28662733538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18206322000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2545407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12727035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1909055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2545407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     19726905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2545407                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1909055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4454462                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2545407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12727035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4454462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4454462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24181367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        66508                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       213964                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2081                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149537                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1909055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4454462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6363518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1909055                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       861053                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2770108                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1909055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6363518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       861053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9133626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3213398                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3213390                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1848320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1848320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10053632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2092                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10123428                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    321716224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    323948420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6291637                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6291637    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6291637                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15009360655                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  17915231000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1248952186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25454070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25454070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1299860327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25454070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     25492910                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     50946981                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1274406257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50946981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25454070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1350807308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    216793088                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    116129792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    334692352                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    123076608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    208535552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    331612160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     54198272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3629056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     57882624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     30769152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6516736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     37285888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22908663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2806735493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1503487090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4333131246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1593424805                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2699828398                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4293253203                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22908663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4400160298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4203315488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8626384449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           71                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          310                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       198031                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         256861                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       198031                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       198031                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       198031                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        256861                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    205586432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         456960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          206112900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       297024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    116129792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118589504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3212288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3220530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1814528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1852961                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        38840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2661647292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       861053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5916083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2668463268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3845454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25454070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1503487090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2545407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1535332021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3845454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25492910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4165134382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2545407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       861053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5916083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4203795289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5026612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231100000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5789992                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1972513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3220538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1852961                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3220538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1852961                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            201265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            201292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            201250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            201272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            201243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            201305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            201244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            201266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            201263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           201293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           201244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           201267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           201232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            115822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            115800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            115809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            115794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            115796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           115857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           115844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           115812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           115809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           115798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 104987025600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16101655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            189520714350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32601.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58851.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5708                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3004074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3220535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1852961                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2832188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  113609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  113272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 311142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 297343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  25034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  22254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  18402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  16432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  15800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  16529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  16721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15654                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       344735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.857554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.438252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.899708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8664      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7265      2.11%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4937      1.43%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6101      1.77%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6686      1.94%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4772      1.38%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4558      1.32%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6141      1.78%     14.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       295611     85.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       344735                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     807.864526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.803164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2197     55.12%     55.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.03%     55.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.10%     55.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.05%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.05%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.10%     55.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.10%     55.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.05%     55.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          451     11.31%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     66.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.05%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.05%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.13%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.10%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           10      0.25%     67.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1266     31.76%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           13      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     464.867285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.491481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.457405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2116     53.09%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            60      1.51%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.40%     54.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.20%     55.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.05%     55.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.13%     55.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.28%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.08%     55.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.08%     55.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     55.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.05%     55.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     55.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     55.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     55.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           85      2.13%     58.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1668     41.85%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              206101184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               118589504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               206113412                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            118589504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2668.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1535.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2668.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1535.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77240293625                       # Total gap between requests
system.mem_ctrls.avgGap                      15224.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    205573376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        66956                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       456832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       298304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    116128512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38839.829060086333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2661478261.048284530640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 866853.198182380060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5914425.596392452717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3862025.455979997292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25454070.372818175703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1503470518.360728025436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2545407.037281817757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3212288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1814528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3942380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 189013584715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217591885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    285595370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27457421950                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28608009635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1466342833280                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4060419280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     65706.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58840.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    207230.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39999.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5916272.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    931250.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808112.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1321751.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         170106295.049983                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         118728800.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5857017018.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2575174785.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     739446138.900138                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1568268605.437373                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     364464122.100061                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11393205766.387920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.503388                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18405924250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4178370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54658052875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               13852                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          6926                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9623721.015016                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2559915.355711                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         6926    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        42250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12481625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            6926                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115845231375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  66653891750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1489286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1489286                       # number of overall hits
system.cpu.icache.overall_hits::total         1489286                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          239                       # number of overall misses
system.cpu.icache.overall_misses::total           239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10376250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10376250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10376250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10376250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1489525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1489525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1489525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1489525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000160                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000160                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.271967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.271967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.271967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.271967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9997250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9997250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9997250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9997250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.497908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.497908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.497908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.497908                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1489286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489286                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10376250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10376250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1489525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1489525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.271967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.271967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9997250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9997250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.497908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.497908                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.426125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34814314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70048.921529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.426125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2979289                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2979289                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1933864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1933864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1933864                       # number of overall hits
system.cpu.dcache.overall_hits::total         1933864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9392                       # number of overall misses
system.cpu.dcache.overall_misses::total          9392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    678629625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    678629625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    678629625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    678629625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1943256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1943256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1943256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1943256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004833                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004833                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004833                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72256.135541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72256.135541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72256.135541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72256.135541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4641                       # number of writebacks
system.cpu.dcache.writebacks::total              4641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        68423                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        68423                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    523059250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    523059250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    523059250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    523059250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    151287250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    151287250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003711                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72536.298710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72536.298710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72536.298710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72536.298710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.058416                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.058416                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1209186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1209186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    369658125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    369658125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1214055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1214055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75920.748614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75920.748614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         6967                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6967                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    361297625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    361297625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    151287250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    151287250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74432.967656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74432.967656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.834218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.834218                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       724678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         724678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    308971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    308971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       729201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       729201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68311.187265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68311.187265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        61456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        61456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161761625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161761625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68630.303352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68630.303352                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1944867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.827917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7780235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7780235                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 182499123125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
