# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_9.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../project_9.srcs/sources_1/new/delitelj32.vhd" \
"../../../../project_9.srcs/sim_1/new/div_tb.vhd" \

# Do not sort compile order
nosort
