

================================================================
== Vivado HLS Report for 'x_order_fir'
================================================================
* Date:           Mon Oct  7 01:59:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        x-order_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+
        |                                                              |   Latency  | Iteration|  Initiation Interval  |    Trip   |          |
        |                           Loop Name                          | min |  max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+
        |- memcpy.fir_ctrl.ctrl                                        |    3|     3|         3|          1|          1|          2|    yes   |
        |- memcpy.x_order_fir(data_t*, data_t*, int*, int*)::coef.coe  |    ?|     ?|         3|          1|          1|          ?|    yes   |
        |- calc_loop                                                   |   21|  2047|         4|          2|          1| 10 ~ 1023 |    yes   |
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 2, D = 4, States = { 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!tmp)
	23  / (tmp)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	23  / (exitcond1)
	21  / (!exitcond1)
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 
	24  / true
24 --> 
	28  / (tmp_2)
	25  / (!tmp_2)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	24  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)"   --->   Operation 33 'read' 'ctrl_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%coe_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %coe)"   --->   Operation 34 'read' 'coe_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ctrl3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ctrl_read, i32 2, i32 31)"   --->   Operation 35 'partselect' 'ctrl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%coe1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %coe_read, i32 2, i32 31)"   --->   Operation 36 'partselect' 'coe1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = zext i30 %ctrl3 to i64"   --->   Operation 37 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %tmp_5"   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 39 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 40 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 40 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 41 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 41 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 42 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 42 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 43 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 43 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 44 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 44 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = zext i30 %coe1 to i64"   --->   Operation 45 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %tmp_9"   --->   Operation 46 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !16"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_data), !map !25"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_user_V), !map !31"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_last_V), !map !35"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %x_data), !map !39"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_user_V), !map !43"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %x_last_V), !map !47"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @x_order_fir_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:26]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_data, i1* %y_user_V, i1* %y_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:27]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:28]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:29]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %coe, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:29]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_data, i1* %x_user_V, i1* %x_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:30]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 2)" [fir_src/x_order_fir.cpp:43]   --->   Operation 61 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [fir_src/x_order_fir.cpp:43]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i32 [ undef, %0 ], [ %fir_ctrl_1_1, %burst.rd.body ]"   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%reload = phi i32 [ undef, %0 ], [ %reload_1, %burst.rd.body ]"   --->   Operation 64 'phi' 'reload' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%indvar = phi i2 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]" [fir_src/x_order_fir.cpp:43]   --->   Operation 65 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %indvar, -2" [fir_src/x_order_fir.cpp:43]   --->   Operation 66 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (1.56ns)   --->   "%indvar_next = add i2 %indvar, 1" [fir_src/x_order_fir.cpp:43]   --->   Operation 68 'add' 'indvar_next' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [fir_src/x_order_fir.cpp:43]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i2 %indvar to i1" [fir_src/x_order_fir.cpp:43]   --->   Operation 70 'trunc' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 71 [1/1] (8.75ns)   --->   "%fir_ctrl_0 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [fir_src/x_order_fir.cpp:43]   --->   Operation 71 'read' 'fir_ctrl_0' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [fir_src/x_order_fir.cpp:43]   --->   Operation 72 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)" [fir_src/x_order_fir.cpp:43]   --->   Operation 73 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_fir_ctrl_O)" [fir_src/x_order_fir.cpp:43]   --->   Operation 74 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.69ns)   --->   "%fir_ctrl_1_1 = select i1 %tmp_10, i32 %fir_ctrl_0, i32 %i" [fir_src/x_order_fir.cpp:43]   --->   Operation 75 'select' 'fir_ctrl_1_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.69ns)   --->   "%reload_1 = select i1 %tmp_10, i32 %reload, i32 %fir_ctrl_0" [fir_src/x_order_fir.cpp:43]   --->   Operation 76 'select' 'reload_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [fir_src/x_order_fir.cpp:43]   --->   Operation 77 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [fir_src/x_order_fir.cpp:43]   --->   Operation 78 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.45>
ST_12 : Operation 79 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %reload, 0" [fir_src/x_order_fir.cpp:47]   --->   Operation 79 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %1" [fir_src/x_order_fir.cpp:47]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%tmp_12 = shl i32 %i, 2" [fir_src/x_order_fir.cpp:48]   --->   Operation 81 'shl' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_1 = add i32 4, %tmp_12" [fir_src/x_order_fir.cpp:48]   --->   Operation 82 'add' 'tmp_1' <Predicate = (!tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%p_add7_i32_shr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_1, i32 2, i32 31)" [fir_src/x_order_fir.cpp:48]   --->   Operation 83 'partselect' 'p_add7_i32_shr' <Predicate = (!tmp)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = zext i30 %p_add7_i32_shr to i32" [fir_src/x_order_fir.cpp:48]   --->   Operation 84 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [7/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 85 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 86 [6/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 86 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 87 [5/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 87 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 88 [4/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 88 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 89 [3/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 89 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 90 [2/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 90 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 91 [1/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %tmp_s)" [fir_src/x_order_fir.cpp:48]   --->   Operation 91 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 92 [1/1] (1.76ns)   --->   "br label %burst.rd.header9" [fir_src/x_order_fir.cpp:48]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 17> <Delay = 2.49>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%indvar1 = phi i30 [ 0, %1 ], [ %indvar_next1, %burst.rd.body10 ]" [fir_src/x_order_fir.cpp:48]   --->   Operation 93 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (2.46ns)   --->   "%exitcond1 = icmp eq i30 %indvar1, %p_add7_i32_shr" [fir_src/x_order_fir.cpp:48]   --->   Operation 94 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/1] (2.49ns)   --->   "%indvar_next1 = add i30 %indvar1, 1" [fir_src/x_order_fir.cpp:48]   --->   Operation 95 'add' 'indvar_next1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %._crit_edge.loopexit, label %burst.rd.body10" [fir_src/x_order_fir.cpp:48]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 18> <Delay = 8.75>
ST_21 : Operation 97 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [fir_src/x_order_fir.cpp:48]   --->   Operation 97 'read' 'gmem_addr_1_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [fir_src/x_order_fir.cpp:48]   --->   Operation 98 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9)" [fir_src/x_order_fir.cpp:48]   --->   Operation 99 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([59 x i8]* @memcpy_OC_x_order_fi)" [fir_src/x_order_fir.cpp:48]   --->   Operation 100 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%indvar2 = zext i30 %indvar1 to i64" [fir_src/x_order_fir.cpp:48]   --->   Operation 101 'zext' 'indvar2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [1024 x i32]* @coef, i64 0, i64 %indvar2" [fir_src/x_order_fir.cpp:48]   --->   Operation 102 'getelementptr' 'coef_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (3.25ns)   --->   "store i32 %gmem_addr_1_read, i32* %coef_addr, align 4" [fir_src/x_order_fir.cpp:48]   --->   Operation 103 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%burstread_rend18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [fir_src/x_order_fir.cpp:48]   --->   Operation 104 'specregionend' 'burstread_rend18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "br label %burst.rd.header9" [fir_src/x_order_fir.cpp:48]   --->   Operation 105 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 1.76>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 106 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (1.76ns)   --->   "br label %2" [fir_src/x_order_fir.cpp:52]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 19> <Delay = 5.80>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ %i, %._crit_edge ], [ %i_1, %3 ]"   --->   Operation 108 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%acc = phi i32 [ 0, %._crit_edge ], [ %acc_2, %3 ]"   --->   Operation 109 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (2.47ns)   --->   "%tmp_2 = icmp eq i32 %i1, 0" [fir_src/x_order_fir.cpp:52]   --->   Operation 110 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %3" [fir_src/x_order_fir.cpp:52]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i1, -1" [fir_src/x_order_fir.cpp:55]   --->   Operation 112 'add' 'i_1' <Predicate = (!tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %i_1 to i64" [fir_src/x_order_fir.cpp:55]   --->   Operation 113 'sext' 'tmp_6' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [1024 x i32]* @shift_reg, i64 0, i64 %tmp_6" [fir_src/x_order_fir.cpp:55]   --->   Operation 114 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_24 : Operation 115 [2/2] (3.25ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir_src/x_order_fir.cpp:55]   --->   Operation 115 'load' 'shift_reg_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %i1 to i64" [fir_src/x_order_fir.cpp:55]   --->   Operation 116 'sext' 'tmp_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%coef_addr_1 = getelementptr inbounds [1024 x i32]* @coef, i64 0, i64 %tmp_7" [fir_src/x_order_fir.cpp:55]   --->   Operation 117 'getelementptr' 'coef_addr_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_24 : Operation 118 [2/2] (3.25ns)   --->   "%coef_load_1 = load i32* %coef_addr_1, align 4" [fir_src/x_order_fir.cpp:55]   --->   Operation 118 'load' 'coef_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 20> <Delay = 6.50>
ST_25 : Operation 119 [1/2] (3.25ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir_src/x_order_fir.cpp:55]   --->   Operation 119 'load' 'shift_reg_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 120 [1/2] (3.25ns)   --->   "%coef_load_1 = load i32* %coef_addr_1, align 4" [fir_src/x_order_fir.cpp:55]   --->   Operation 120 'load' 'coef_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [1024 x i32]* @shift_reg, i64 0, i64 %tmp_7" [fir_src/x_order_fir.cpp:56]   --->   Operation 121 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (3.25ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir_src/x_order_fir.cpp:56]   --->   Operation 122 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 21> <Delay = 8.51>
ST_26 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_8 = mul nsw i32 %coef_load_1, %shift_reg_load" [fir_src/x_order_fir.cpp:55]   --->   Operation 123 'mul' 'tmp_8' <Predicate = (!tmp_2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.55>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [fir_src/x_order_fir.cpp:52]   --->   Operation 124 'specloopname' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7)" [fir_src/x_order_fir.cpp:52]   --->   Operation 125 'specregionbegin' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:53]   --->   Operation 126 'specpipeline' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 1023, i32 516, [1 x i8]* @p_str1) nounwind" [fir_src/x_order_fir.cpp:54]   --->   Operation 127 'speclooptripcount' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (2.55ns)   --->   "%acc_2 = add nsw i32 %tmp_8, %acc" [fir_src/x_order_fir.cpp:55]   --->   Operation 128 'add' 'acc_2' <Predicate = (!tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp_4)" [fir_src/x_order_fir.cpp:57]   --->   Operation 129 'specregionend' 'empty' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [fir_src/x_order_fir.cpp:52]   --->   Operation 130 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 28 <SV = 20> <Delay = 3.25>
ST_28 : Operation 131 [2/2] (3.25ns)   --->   "%coef_load = load i32* getelementptr inbounds ([1024 x i32]* @coef, i64 0, i64 0), align 16" [fir_src/x_order_fir.cpp:59]   --->   Operation 131 'load' 'coef_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 21> <Delay = 3.25>
ST_29 : Operation 132 [1/2] (3.25ns)   --->   "%coef_load = load i32* getelementptr inbounds ([1024 x i32]* @coef, i64 0, i64 0), align 16" [fir_src/x_order_fir.cpp:59]   --->   Operation 132 'load' 'coef_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 22> <Delay = 8.51>
ST_30 : Operation 133 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %x_data, i1* %x_user_V, i1* %x_last_V)"   --->   Operation 133 'read' 'empty_4' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 134 [1/1] (0.00ns)   --->   "%x_data_tmp = extractvalue { i32, i1, i1 } %empty_4, 0"   --->   Operation 134 'extractvalue' 'x_data_tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 135 [1/1] (0.00ns)   --->   "%x_user_V_tmp = extractvalue { i32, i1, i1 } %empty_4, 1"   --->   Operation 135 'extractvalue' 'x_user_V_tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 136 [1/1] (0.00ns)   --->   "%x_last_V_tmp = extractvalue { i32, i1, i1 } %empty_4, 2"   --->   Operation 136 'extractvalue' 'x_last_V_tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 137 [1/1] (8.51ns)   --->   "%tmp_3 = mul nsw i32 %coef_load, %x_data_tmp" [fir_src/x_order_fir.cpp:59]   --->   Operation 137 'mul' 'tmp_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [1/1] (3.25ns)   --->   "store i32 %x_data_tmp, i32* getelementptr inbounds ([1024 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir_src/x_order_fir.cpp:60]   --->   Operation 138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 23> <Delay = 2.55>
ST_31 : Operation 139 [1/1] (2.55ns)   --->   "%acc_1 = add nsw i32 %tmp_3, %acc" [fir_src/x_order_fir.cpp:59]   --->   Operation 139 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 140 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %y_data, i1* %y_user_V, i1* %y_last_V, i32 %acc_1, i1 %x_user_V_tmp, i1 %x_last_V_tmp)" [fir_src/x_order_fir.cpp:59]   --->   Operation 140 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 32 <SV = 24> <Delay = 0.00>
ST_32 : Operation 141 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %y_data, i1* %y_user_V, i1* %y_last_V, i32 %acc_1, i1 %x_user_V_tmp, i1 %x_last_V_tmp)" [fir_src/x_order_fir.cpp:59]   --->   Operation 141 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [fir_src/x_order_fir.cpp:66]   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coe]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coef]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctrl_read          (read             ) [ 000000000000000000000000000000000]
coe_read           (read             ) [ 000000000000000000000000000000000]
ctrl3              (partselect       ) [ 001000000000000000000000000000000]
coe1               (partselect       ) [ 001111111000000000000000000000000]
tmp_5              (zext             ) [ 000000000000000000000000000000000]
gmem_addr          (getelementptr    ) [ 000111111111000000000000000000000]
tmp_9              (zext             ) [ 000000000000000000000000000000000]
gmem_addr_1        (getelementptr    ) [ 000000000111111111111110000000000]
StgValue_47        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_48        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_49        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_50        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_51        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_52        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_53        (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_54        (spectopmodule    ) [ 000000000000000000000000000000000]
StgValue_55        (specinterface    ) [ 000000000000000000000000000000000]
StgValue_56        (specinterface    ) [ 000000000000000000000000000000000]
StgValue_57        (specinterface    ) [ 000000000000000000000000000000000]
StgValue_58        (specinterface    ) [ 000000000000000000000000000000000]
StgValue_59        (specinterface    ) [ 000000000000000000000000000000000]
StgValue_60        (specinterface    ) [ 000000000000000000000000000000000]
gmem_addr_rd_req   (readreq          ) [ 000000000000000000000000000000000]
StgValue_62        (br               ) [ 000000001111000000000000000000000]
i                  (phi              ) [ 000000000111111111111111111100000]
reload             (phi              ) [ 000000000111100000000000000000000]
indvar             (phi              ) [ 000000000100000000000000000000000]
exitcond           (icmp             ) [ 000000000111000000000000000000000]
StgValue_67        (speclooptripcount) [ 000000000000000000000000000000000]
indvar_next        (add              ) [ 000000001111000000000000000000000]
StgValue_69        (br               ) [ 000000000000000000000000000000000]
tmp_10             (trunc            ) [ 000000000111000000000000000000000]
fir_ctrl_0         (read             ) [ 000000000101000000000000000000000]
burstread_rbegin   (specregionbegin  ) [ 000000000000000000000000000000000]
StgValue_73        (specpipeline     ) [ 000000000000000000000000000000000]
StgValue_74        (specloopname     ) [ 000000000000000000000000000000000]
fir_ctrl_1_1       (select           ) [ 000000001111000000000000000000000]
reload_1           (select           ) [ 000000001111000000000000000000000]
burstread_rend     (specregionend    ) [ 000000000000000000000000000000000]
StgValue_78        (br               ) [ 000000001111000000000000000000000]
tmp                (icmp             ) [ 000000000000111111111111000000000]
StgValue_80        (br               ) [ 000000000000000000000000000000000]
tmp_12             (shl              ) [ 000000000000000000000000000000000]
tmp_1              (add              ) [ 000000000000000000000000000000000]
p_add7_i32_shr     (partselect       ) [ 000000000000011111111110000000000]
tmp_s              (zext             ) [ 000000000000001111110000000000000]
gmem_addr_1_rd_req (readreq          ) [ 000000000000000000000000000000000]
StgValue_92        (br               ) [ 000000000000000000011110000000000]
indvar1            (phi              ) [ 000000000000000000001110000000000]
exitcond1          (icmp             ) [ 000000000000000000001110000000000]
indvar_next1       (add              ) [ 000000000000000000011110000000000]
StgValue_96        (br               ) [ 000000000000000000000000000000000]
gmem_addr_1_read   (read             ) [ 000000000000000000001010000000000]
burstread_rbegin1  (specregionbegin  ) [ 000000000000000000000000000000000]
StgValue_99        (specpipeline     ) [ 000000000000000000000000000000000]
StgValue_100       (specloopname     ) [ 000000000000000000000000000000000]
indvar2            (zext             ) [ 000000000000000000000000000000000]
coef_addr          (getelementptr    ) [ 000000000000000000000000000000000]
StgValue_103       (store            ) [ 000000000000000000000000000000000]
burstread_rend18   (specregionend    ) [ 000000000000000000000000000000000]
StgValue_105       (br               ) [ 000000000000000000011110000000000]
StgValue_106       (br               ) [ 000000000000000000000000000000000]
StgValue_107       (br               ) [ 000000000000000000000001111100000]
i1                 (phi              ) [ 000000000000000000000000100000000]
acc                (phi              ) [ 000000000000000000000000111111110]
tmp_2              (icmp             ) [ 000000000000000000000000111100000]
StgValue_111       (br               ) [ 000000000000000000000000000000000]
i_1                (add              ) [ 000000000000000000000001111100000]
tmp_6              (sext             ) [ 000000000000000000000000000000000]
shift_reg_addr     (getelementptr    ) [ 000000000000000000000000010000000]
tmp_7              (sext             ) [ 000000000000000000000000010000000]
coef_addr_1        (getelementptr    ) [ 000000000000000000000000010000000]
shift_reg_load     (load             ) [ 000000000000000000000000101000000]
coef_load_1        (load             ) [ 000000000000000000000000101000000]
shift_reg_addr_1   (getelementptr    ) [ 000000000000000000000000000000000]
StgValue_122       (store            ) [ 000000000000000000000000000000000]
tmp_8              (mul              ) [ 000000000000000000000000010100000]
StgValue_124       (specloopname     ) [ 000000000000000000000000000000000]
tmp_4              (specregionbegin  ) [ 000000000000000000000000000000000]
StgValue_126       (specpipeline     ) [ 000000000000000000000000000000000]
StgValue_127       (speclooptripcount) [ 000000000000000000000000000000000]
acc_2              (add              ) [ 000000000000000000000001111100000]
empty              (specregionend    ) [ 000000000000000000000000000000000]
StgValue_130       (br               ) [ 000000000000000000000001111100000]
coef_load          (load             ) [ 000000000000000000000000000000100]
empty_4            (read             ) [ 000000000000000000000000000000000]
x_data_tmp         (extractvalue     ) [ 000000000000000000000000000000000]
x_user_V_tmp       (extractvalue     ) [ 000000000000000000000000000000011]
x_last_V_tmp       (extractvalue     ) [ 000000000000000000000000000000011]
tmp_3              (mul              ) [ 000000000000000000000000000000010]
StgValue_138       (store            ) [ 000000000000000000000000000000000]
acc_1              (add              ) [ 000000000000000000000000000000001]
StgValue_141       (write            ) [ 000000000000000000000000000000000]
StgValue_142       (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_user_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_user_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coe">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ctrl">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coef">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_order_fir_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fir_ctrl_O"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_x_order_fi"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="ctrl_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="coe_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coe_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="fir_ctrl_0_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="8"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fir_ctrl_0/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="3"/>
<pin id="157" dir="0" index="2" bw="30" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_1_rd_req/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="11"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/21 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_4_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="34" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="1" slack="0"/>
<pin id="170" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/30 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="1" slack="0"/>
<pin id="180" dir="0" index="4" bw="32" slack="0"/>
<pin id="181" dir="0" index="5" bw="1" slack="1"/>
<pin id="182" dir="0" index="6" bw="1" slack="1"/>
<pin id="183" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_140/31 "/>
</bind>
</comp>

<comp id="188" class="1004" name="coef_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="30" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_addr/22 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_103/22 coef_load_1/24 coef_load/28 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shift_reg_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/24 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/24 StgValue_122/25 StgValue_138/30 "/>
</bind>
</comp>

<comp id="214" class="1004" name="coef_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_addr_1/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shift_reg_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/25 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="reload_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reload (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="reload_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reload/9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="indvar_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="30" slack="1"/>
<pin id="270" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="30" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/20 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="11"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/24 "/>
</bind>
</comp>

<comp id="290" class="1005" name="acc_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="acc_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="32" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/24 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_load_1 coef_load "/>
</bind>
</comp>

<comp id="306" class="1004" name="ctrl3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="30" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ctrl3/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="coe1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="30" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="coe1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="30" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="30" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_9_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="30" slack="7"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="gmem_addr_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="30" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="exitcond_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="indvar_next_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="fir_ctrl_1_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="0" index="2" bw="32" slack="2"/>
<pin id="365" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fir_ctrl_1_1/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="reload_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reload_1/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_12_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_add7_i32_shr_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="30" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_add7_i32_shr/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="30" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exitcond1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="30" slack="0"/>
<pin id="407" dir="0" index="1" bw="30" slack="8"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/20 "/>
</bind>
</comp>

<comp id="410" class="1004" name="indvar_next1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="30" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/20 "/>
</bind>
</comp>

<comp id="416" class="1004" name="indvar2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="30" slack="2"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar2/22 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/24 "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/24 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/24 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/24 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/26 "/>
</bind>
</comp>

<comp id="448" class="1004" name="acc_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="3"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/27 "/>
</bind>
</comp>

<comp id="453" class="1004" name="x_data_tmp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="34" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_data_tmp/30 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_user_V_tmp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="34" slack="0"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_user_V_tmp/30 "/>
</bind>
</comp>

<comp id="462" class="1004" name="x_last_V_tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="34" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_last_V_tmp/30 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/30 "/>
</bind>
</comp>

<comp id="472" class="1004" name="acc_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="4"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/31 "/>
</bind>
</comp>

<comp id="478" class="1005" name="ctrl3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="30" slack="1"/>
<pin id="480" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ctrl3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="coe1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="30" slack="7"/>
<pin id="485" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="coe1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="gmem_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="gmem_addr_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="3"/>
<pin id="496" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="exitcond_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="504" class="1005" name="indvar_next_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_10_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="515" class="1005" name="fir_ctrl_0_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_ctrl_0 "/>
</bind>
</comp>

<comp id="521" class="1005" name="fir_ctrl_1_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_ctrl_1_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="reload_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reload_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="9"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_add7_i32_shr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="30" slack="1"/>
<pin id="537" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_add7_i32_shr "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_s_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="546" class="1005" name="exitcond1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="indvar_next1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="30" slack="0"/>
<pin id="552" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="gmem_addr_1_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_2_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="shift_reg_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="1"/>
<pin id="571" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_7_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="579" class="1005" name="coef_addr_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="coef_addr_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="shift_reg_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_8_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="594" class="1005" name="acc_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="x_user_V_tmp_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_user_V_tmp "/>
</bind>
</comp>

<comp id="604" class="1005" name="x_last_V_tmp_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_last_V_tmp "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="acc_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="124" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="184"><net_src comp="128" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="110" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="110" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="110" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="110" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="208" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="231"><net_src comp="122" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="232"><net_src comp="126" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="102" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="289"><net_src comp="233" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="195" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="130" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="136" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="261" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="261" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="261" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="233" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="245" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="245" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="233" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="100" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="409"><net_src comp="272" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="272" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="268" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="425"><net_src comp="283" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="283" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="112" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="441"><net_src comp="283" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="447"><net_src comp="302" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="290" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="165" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="461"><net_src comp="165" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="165" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="302" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="453" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="290" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="477"><net_src comp="472" pin="2"/><net_sink comp="175" pin=4"/></net>

<net id="481"><net_src comp="306" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="486"><net_src comp="316" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="491"><net_src comp="329" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="497"><net_src comp="339" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="503"><net_src comp="345" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="351" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="512"><net_src comp="357" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="518"><net_src comp="149" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="524"><net_src comp="361" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="529"><net_src comp="367" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="534"><net_src comp="373" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="391" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="544"><net_src comp="401" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="549"><net_src comp="405" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="410" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="558"><net_src comp="160" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="563"><net_src comp="421" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="427" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="572"><net_src comp="201" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="577"><net_src comp="438" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="582"><net_src comp="214" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="587"><net_src comp="208" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="592"><net_src comp="443" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="597"><net_src comp="448" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="602"><net_src comp="458" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="175" pin=5"/></net>

<net id="607"><net_src comp="462" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="175" pin=6"/></net>

<net id="612"><net_src comp="466" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="617"><net_src comp="472" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="175" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_data | {32 }
	Port: y_user_V | {32 }
	Port: y_last_V | {32 }
	Port: coef | {22 }
	Port: shift_reg | {25 30 }
 - Input state : 
	Port: x_order_fir : gmem | {2 3 4 5 6 7 8 10 13 14 15 16 17 18 19 21 }
	Port: x_order_fir : x_data | {30 }
	Port: x_order_fir : x_user_V | {30 }
	Port: x_order_fir : x_last_V | {30 }
	Port: x_order_fir : coe | {1 }
	Port: x_order_fir : ctrl | {1 }
	Port: x_order_fir : coef | {24 25 28 29 }
	Port: x_order_fir : shift_reg | {24 25 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		gmem_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		gmem_addr_1 : 1
	State 9
		exitcond : 1
		indvar_next : 1
		StgValue_69 : 2
		tmp_10 : 1
	State 10
	State 11
		burstread_rend : 1
	State 12
		StgValue_80 : 1
		p_add7_i32_shr : 1
	State 13
		gmem_addr_1_rd_req : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		exitcond1 : 1
		indvar_next1 : 1
		StgValue_96 : 2
	State 21
	State 22
		coef_addr : 1
		StgValue_103 : 2
		burstread_rend18 : 1
	State 23
	State 24
		tmp_2 : 1
		StgValue_111 : 2
		i_1 : 1
		tmp_6 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
		tmp_7 : 1
		coef_addr_1 : 2
		coef_load_1 : 3
	State 25
		StgValue_122 : 1
	State 26
	State 27
		empty : 1
	State 28
	State 29
	State 30
		tmp_3 : 1
		StgValue_138 : 1
	State 31
		StgValue_140 : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_351      |    0    |    0    |    10   |
|          |         tmp_1_fu_385         |    0    |    0    |    39   |
|    add   |      indvar_next1_fu_410     |    0    |    0    |    37   |
|          |          i_1_fu_427          |    0    |    0    |    39   |
|          |         acc_2_fu_448         |    0    |    0    |    39   |
|          |         acc_1_fu_472         |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|  select  |      fir_ctrl_1_1_fu_361     |    0    |    0    |    32   |
|          |        reload_1_fu_367       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |        exitcond_fu_345       |    0    |    0    |    8    |
|   icmp   |          tmp_fu_373          |    0    |    0    |    18   |
|          |       exitcond1_fu_405       |    0    |    0    |    18   |
|          |         tmp_2_fu_421         |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_8_fu_443         |    3    |    0    |    20   |
|          |         tmp_3_fu_466         |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_130    |    0    |    0    |    0    |
|          |     coe_read_read_fu_136     |    0    |    0    |    0    |
|   read   |    fir_ctrl_0_read_fu_149    |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_160 |    0    |    0    |    0    |
|          |      empty_4_read_fu_165     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_142      |    0    |    0    |    0    |
|          |      grp_readreq_fu_154      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_175       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         ctrl3_fu_306         |    0    |    0    |    0    |
|partselect|          coe1_fu_316         |    0    |    0    |    0    |
|          |     p_add7_i32_shr_fu_391    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_326         |    0    |    0    |    0    |
|   zext   |         tmp_9_fu_336         |    0    |    0    |    0    |
|          |         tmp_s_fu_401         |    0    |    0    |    0    |
|          |        indvar2_fu_416        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_10_fu_357        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_12_fu_379        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         tmp_6_fu_433         |    0    |    0    |    0    |
|          |         tmp_7_fu_438         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       x_data_tmp_fu_453      |    0    |    0    |    0    |
|extractvalue|      x_user_V_tmp_fu_458     |    0    |    0    |    0    |
|          |      x_last_V_tmp_fu_462     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   369   |
|----------|------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|   coef  |    2   |    0   |    0   |
|shift_reg|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc_1_reg_614     |   32   |
|      acc_2_reg_594     |   32   |
|       acc_reg_290      |   32   |
|      coe1_reg_483      |   30   |
|   coef_addr_1_reg_579  |   10   |
|      ctrl3_reg_478     |   30   |
|    exitcond1_reg_546   |    1   |
|    exitcond_reg_500    |    1   |
|   fir_ctrl_0_reg_515   |   32   |
|  fir_ctrl_1_1_reg_521  |   32   |
|gmem_addr_1_read_reg_555|   32   |
|   gmem_addr_1_reg_494  |   32   |
|    gmem_addr_reg_488   |   32   |
|       i1_reg_280       |   32   |
|       i_1_reg_564      |   32   |
|        i_reg_233       |   32   |
|     indvar1_reg_268    |   30   |
|  indvar_next1_reg_550  |   30   |
|   indvar_next_reg_504  |    2   |
|     indvar_reg_257     |    2   |
| p_add7_i32_shr_reg_535 |   30   |
|         reg_302        |   32   |
|    reload_1_reg_526    |   32   |
|     reload_reg_245     |   32   |
| shift_reg_addr_reg_569 |   10   |
| shift_reg_load_reg_584 |   32   |
|     tmp_10_reg_509     |    1   |
|      tmp_2_reg_560     |    1   |
|      tmp_3_reg_609     |   32   |
|      tmp_7_reg_574     |   64   |
|      tmp_8_reg_589     |   32   |
|       tmp_reg_531      |    1   |
|      tmp_s_reg_541     |   32   |
|  x_last_V_tmp_reg_604  |    1   |
|  x_user_V_tmp_reg_599  |    1   |
+------------------------+--------+
|          Total         |   821  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_142 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_154 |  p2  |   2  |  30  |   60   ||    9    |
|  grp_write_fu_175  |  p4  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_195 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_208 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
|      i_reg_233     |  p0  |   2  |  32  |   64   ||    9    |
|   reload_reg_245   |  p0  |   2  |  32  |   64   ||    9    |
|   indvar1_reg_268  |  p0  |   2  |  30  |   60   ||    9    |
|     acc_reg_290    |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   584  ||  17.873 ||   114   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   369  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   114  |
|  Register |    -   |    -   |    -   |   821  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   17   |   821  |   483  |
+-----------+--------+--------+--------+--------+--------+
