v 20031231 1
C 29800 21900 1 0 0 pmos-2.sym
{
T 29800 21900 5 10 0 1 0 0 1
device=PMOS_TRANSISTOR
T 29800 21900 5 10 0 1 0 0 1
refdes=Q?
}
N 30300 19900 30300 19700 4
C 29800 19900 1 0 0 nmos-2.sym
{
T 29800 19900 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 29800 19900 5 10 0 1 0 0 1
refdes=Q?
}
N 30500 20300 31100 20300 4
N 31100 20300 31100 19700 4
N 30500 22300 30900 22300 4
C 30800 22900 1 0 0 vdd-1.sym
{
T 30800 22900 5 10 0 1 0 0 1
device=rail
T 30800 22900 5 10 0 1 0 0 1
refdes=Vdd:1
T 30800 22900 5 10 0 1 0 0 1
net=Vdd:1
T 30800 22900 5 10 0 1 0 0 1
=
T 30800 22900 5 10 0 1 0 0 1
=
}
C 31300 19400 1 0 0 gnd-1.sym
{
T 31300 19400 5 10 0 1 0 0 1
device=rail
T 31300 19400 5 10 0 1 0 0 1
refdes=GND:1
T 31300 19400 5 10 0 1 0 0 1
net=GND:1
T 31300 19400 5 10 0 1 0 0 1
=
T 31300 19400 5 10 0 1 0 0 1
=
}
C 28000 21200 1 0 0 in-1.sym
{
T 28000 21200 5 10 0 1 0 0 1
device=port
T 28000 21200 5 10 0 1 0 0 1
refdes=pinlabel
T 28000 21200 5 10 0 1 0 0 1
m=NA( 1.)
}
C 30900 21200 1 0 0 out-1.sym
{
T 30900 21200 5 10 0 1 0 0 1
device=port
T 30900 21200 5 10 0 1 0 0 1
refdes=pinlabel
T 30900 21200 5 10 0 1 0 0 1
m=NA( 1.)
}
N 29800 20300 29600 20300 4
N 30300 21900 30300 20700 4
N 29600 20300 29600 22300 4
N 29600 22300 29800 22300 4
N 28600 21300 29600 21300 4
N 29600 21300 29600 20300 4
N 30300 22900 31000 22900 4
N 30300 19700 31400 19700 4
N 30300 19700 31100 19700 4
N 30300 22700 30300 22900 4
N 30900 22300 30900 22900 4
N 30900 22900 30300 22900 4
N 30300 21300 30900 21300 4
N 30300 21300 30300 21900 4
