<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="swerv_soc_ptc_wrapper_0_0_synth_1" LaunchDir="D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_ptc_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="swerv_soc_PWM_w_Int_v1_0_0_1_synth_1" LaunchDir="D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="swerv_soc_ptc_wrapper_0_0_synth_1"/>
		<Parent Id="swerv_soc_PWM_w_Int_v1_0_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="swerv_soc_ptc_wrapper_0_0_synth_1"/>
		<Parent Id="swerv_soc_PWM_w_Int_v1_0_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

