Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 10:44:41 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex1_wrapper_control_sets_placed.rpt
| Design       : ex1_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------+----------------------------------------------+------------------+----------------+
|              Clock Signal             |                Enable Signal               |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------------+----------------------------------------------+------------------+----------------+
|  ex1_i/clock_divider_0/U0/divided_clk |                                            | ex1_i/Decimal_to_Displays_0/U0/an[1]_i_1_n_0 |                1 |              1 |
|  ex1_i/clock_divider_0/U0/divided_clk | ex1_i/BinToBCD16_0/U0/get_outputs          | ex1_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0        |                3 |              8 |
|  ex1_i/clock_divider_0/U0/divided_clk | ex1_i/BinToBCD16_0/U0/c_s[0]               | ex1_i/BinToBCD16_0/U0/c_s[1]                 |                2 |              8 |
|  clk_IBUF_BUFG                        |                                            |                                              |                4 |             16 |
|  ex1_i/clock_divider_0/U0/divided_clk |                                            |                                              |                6 |             16 |
|  ex1_i/clock_divider_0/U0/divided_clk | ex1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                                              |                4 |             16 |
+---------------------------------------+--------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


