# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Tue Feb 23 02:35:01 2021
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file C:/MentorGraphics/HDS_2018.2/bin/precision.log
# COMMAND: source C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Info: [9577]: Input directory: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav
# Info: [9572]: Moving session transcript to file C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/precision.log
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_5/
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_5/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_5/precision.log.suppressed
# Info: [9552]: Activated implementation rst_syn_behav_impl_5 in project C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_6.
# Info: [9557]: Created implementation rst_syn_behav_impl_6 in project C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav.psp.
# Info: [9578]: The Results Directory has been set to: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_6/
# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_6/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation rst_syn_behav_impl_6 in project C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd" ...
# Warning: [42701]: "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd", line 27: OTHERS clause not allowed for unconstrained array
# Warning: [42701]: "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd", line 27: OTHERS clause not allowed for unconstrained array
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav_impl_6.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.rst_syn(behav){generic map (width => 8)}: Pre-processing...
# Error: [46561]: "C:/HDS/CAD/CAD_lib/hdl/rst_syn_behav.vhd", line 27: OTHERS choice cannot be used in unconstrained array aggregate.
# Error: [46292]: Module CAD_lib.rst_syn(behav) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: CAD_lib.rst_syn(behav){generic map (width => 8)}
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [679]: Unable to elaborate design CAD_lib.rst_syn(behav) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation rst_syn_behav_impl_6.
# Info: [9530]: Closed project: C:/HDS/CAD/CAD_lib/ps/rst_syn_behav/rst_syn_behav.psp.
close_project -discard
exit -force
