{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 07 19:55:30 2021 " "Info: Processing started: Sun Nov 07 19:55:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Problem2_17201066 -c Problem2_17201066 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Problem2_17201066 -c Problem2_17201066 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register W\[4\]~reg0 W\[0\]~reg0 500.0 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 500.0 MHz between source register \"W\[4\]~reg0\" and destination register \"W\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.429 ns + Longest register register " "Info: + Longest register to register delay is 0.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns W\[4\]~reg0 1 REG LCFF_X19_Y25_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W\[4\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[4]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns W~60 2 COMB LCCOMB_X19_Y25_N0 1 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X19_Y25_N0; Fanout = 1; COMB Node = 'W~60'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { W[4]~reg0 W~60 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.429 ns W\[0\]~reg0 3 REG LCFF_X19_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.429 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W\[0\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { W~60 W[0]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.48 % ) " "Info: Total cell delay = 0.208 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.221 ns ( 51.52 % ) " "Info: Total interconnect delay = 0.221 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { W[4]~reg0 W~60 W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { W[4]~reg0 {} W~60 {} W[0]~reg0 {} } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns W\[0\]~reg0 3 REG LCFF_X19_Y25_N1 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W\[0\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns W\[4\]~reg0 3 REG LCFF_X19_Y25_N17 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W\[4\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { W[4]~reg0 W~60 W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.429 ns" { W[4]~reg0 {} W~60 {} W[0]~reg0 {} } { 0.000ns 0.221ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "" { W[0]~reg0 {} } {  } {  } "" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "W\[3\]~reg0 D\[3\] Clk 3.599 ns register " "Info: tsu for register \"W\[3\]~reg0\" (data pin = \"D\[3\]\", clock pin = \"Clk\") is 3.599 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.985 ns + Longest pin register " "Info: + Longest pin to register delay is 5.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns D\[3\] 1 PIN PIN_F8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 1; PIN Node = 'D\[3\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.378 ns) 5.830 ns W~63 2 COMB LCCOMB_X19_Y25_N30 1 " "Info: 2: + IC(4.625 ns) + CELL(0.378 ns) = 5.830 ns; Loc. = LCCOMB_X19_Y25_N30; Fanout = 1; COMB Node = 'W~63'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { D[3] W~63 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.985 ns W\[3\]~reg0 3 REG LCFF_X19_Y25_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.985 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 2; REG Node = 'W\[3\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { W~63 W[3]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 22.72 % ) " "Info: Total cell delay = 1.360 ns ( 22.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 77.28 % ) " "Info: Total interconnect delay = 4.625 ns ( 77.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { D[3] W~63 W[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { D[3] {} D[3]~combout {} W~63 {} W[3]~reg0 {} } { 0.000ns 0.000ns 4.625ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns W\[3\]~reg0 3 REG LCFF_X19_Y25_N31 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N31; Fanout = 2; REG Node = 'W\[3\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Clk~clkctrl W[3]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { D[3] W~63 W[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { D[3] {} D[3]~combout {} W~63 {} W[3]~reg0 {} } { 0.000ns 0.000ns 4.625ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk W\[0\] W\[0\]~reg0 7.133 ns register " "Info: tco from clock \"Clk\" to destination pin \"W\[0\]\" through register \"W\[0\]~reg0\" is 7.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns W\[0\]~reg0 3 REG LCFF_X19_Y25_N1 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W\[0\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.563 ns + Longest register pin " "Info: + Longest register to pin delay is 4.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns W\[0\]~reg0 1 REG LCFF_X19_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'W\[0\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[0]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(1.952 ns) 4.563 ns W\[0\] 2 PIN PIN_V12 0 " "Info: 2: + IC(2.611 ns) + CELL(1.952 ns) = 4.563 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'W\[0\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { W[0]~reg0 W[0] } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 42.78 % ) " "Info: Total cell delay = 1.952 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.611 ns ( 57.22 % ) " "Info: Total interconnect delay = 2.611 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { W[0]~reg0 W[0] } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { W[0]~reg0 {} W[0] {} } { 0.000ns 2.611ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[0]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { W[0]~reg0 W[0] } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { W[0]~reg0 {} W[0] {} } { 0.000ns 2.611ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "W\[4\]~reg0 load Clk -2.624 ns register " "Info: th for register \"W\[4\]~reg0\" (data pin = \"load\", clock pin = \"Clk\") is -2.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns W\[4\]~reg0 3 REG LCFF_X19_Y25_N17 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W\[4\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.249 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns load 1 PIN PIN_C10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 5; PIN Node = 'load'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.178 ns) + CELL(0.154 ns) 5.094 ns W~64 2 COMB LCCOMB_X19_Y25_N16 1 " "Info: 2: + IC(4.178 ns) + CELL(0.154 ns) = 5.094 ns; Loc. = LCCOMB_X19_Y25_N16; Fanout = 1; COMB Node = 'W~64'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { load W~64 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.249 ns W\[4\]~reg0 3 REG LCFF_X19_Y25_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.249 ns; Loc. = LCFF_X19_Y25_N17; Fanout = 2; REG Node = 'W\[4\]~reg0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { W~64 W[4]~reg0 } "NODE_NAME" } } { "Problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assigment 1/Problem2_17201066/Problem2_17201066.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 20.40 % ) " "Info: Total cell delay = 1.071 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 79.60 % ) " "Info: Total interconnect delay = 4.178 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { load W~64 W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.249 ns" { load {} load~combout {} W~64 {} W[4]~reg0 {} } { 0.000ns 0.000ns 4.178ns 0.000ns } { 0.000ns 0.762ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { Clk Clk~clkctrl W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { Clk {} Clk~combout {} Clk~clkctrl {} W[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { load W~64 W[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.249 ns" { load {} load~combout {} W~64 {} W[4]~reg0 {} } { 0.000ns 0.000ns 4.178ns 0.000ns } { 0.000ns 0.762ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 07 19:55:31 2021 " "Info: Processing ended: Sun Nov 07 19:55:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
