parallel architectures
trace-driven simulations
instruction cache
VLIW architectures
TINKER experimental testbed
compressed encodings
compressed instruction encoding
i-fetch hardware
instruction fetch mechanisms
instruction words
multiple instruction issue
silo cache
