
SMART_HOME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d50  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08006e10  08006e10  00016e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f00  08006f00  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08006f00  08006f00  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006f00  08006f00  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f00  08006f00  00016f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f04  08006f04  00016f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08006f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  20000060  08006f68  00020060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08006f68  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f8ca  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f9  00000000  00000000  0002f995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  00032090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c04  00000000  00000000  00032fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000117ee  00000000  00000000  00033bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000133e0  00000000  00000000  000453da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00068919  00000000  00000000  000587ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b84  00000000  00000000  000c10d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000c4c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006df8 	.word	0x08006df8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08006df8 	.word	0x08006df8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <FlashRead>:
static void MX_TIM3_Init(void);
static void MX_IWDG_Init(void);
/* USER CODE BEGIN PFP */


uint32_t FlashRead(uint32_t address) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
 return (*(__IO uint32_t*)address);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	681b      	ldr	r3, [r3, #0]
}
 8000240:	0018      	movs	r0, r3
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}

08000248 <WriteConfig>:



void WriteConfig() {
 8000248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800024a:	b089      	sub	sp, #36	; 0x24
 800024c:	af00      	add	r7, sp, #0
 HAL_FLASH_Unlock(); // Открыть доступ к FLASH (она закрыта от случайной записи)
 800024e:	f003 f911 	bl	8003474 <HAL_FLASH_Unlock>
 // В структуре settings хранятся настройки, преобразую ее в 16-битный массив для удобства доступа
 uint16_t* data = (uint16_t*) &settings;
 8000252:	4b1e      	ldr	r3, [pc, #120]	; (80002cc <WriteConfig+0x84>)
 8000254:	61fb      	str	r3, [r7, #28]
 FLASH_EraseInitTypeDef ef; // Объявляю структуру, необходимую для функции стирания страницы
 HAL_StatusTypeDef stat;
 ef.TypeErase = FLASH_TYPEERASE_PAGES; // Стирать постранично
 8000256:	2108      	movs	r1, #8
 8000258:	187b      	adds	r3, r7, r1
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 ef.PageAddress = SETTINGS_ADDRESS; // Адрес страницы для стирания
 800025e:	187b      	adds	r3, r7, r1
 8000260:	4a1b      	ldr	r2, [pc, #108]	; (80002d0 <WriteConfig+0x88>)
 8000262:	605a      	str	r2, [r3, #4]
 ef.NbPages = 1; //Число страниц = 1
 8000264:	187b      	adds	r3, r7, r1
 8000266:	2201      	movs	r2, #1
 8000268:	609a      	str	r2, [r3, #8]
 uint32_t temp; // Временная переменная для результата стирания (не использую)
 HAL_FLASHEx_Erase(&ef, &temp); // Вызов функции стирания
 800026a:	1d3a      	adds	r2, r7, #4
 800026c:	187b      	adds	r3, r7, r1
 800026e:	0011      	movs	r1, r2
 8000270:	0018      	movs	r0, r3
 8000272:	f003 f9bf 	bl	80035f4 <HAL_FLASHEx_Erase>
 // Будьте уверены, что размер структуры настроек кратен 2 байтам
 for (int i = 0; i < sizeof(settings); i += 2) { // Запись всех настроек
 8000276:	2300      	movs	r3, #0
 8000278:	61bb      	str	r3, [r7, #24]
 800027a:	e01c      	b.n	80002b6 <WriteConfig+0x6e>
  stat = HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, SETTINGS_ADDRESS + i, *(data++));
 800027c:	69bb      	ldr	r3, [r7, #24]
 800027e:	4a14      	ldr	r2, [pc, #80]	; (80002d0 <WriteConfig+0x88>)
 8000280:	4694      	mov	ip, r2
 8000282:	4463      	add	r3, ip
 8000284:	0019      	movs	r1, r3
 8000286:	69fb      	ldr	r3, [r7, #28]
 8000288:	1c9a      	adds	r2, r3, #2
 800028a:	61fa      	str	r2, [r7, #28]
 800028c:	881b      	ldrh	r3, [r3, #0]
 800028e:	001c      	movs	r4, r3
 8000290:	2300      	movs	r3, #0
 8000292:	001d      	movs	r5, r3
 8000294:	2317      	movs	r3, #23
 8000296:	18fe      	adds	r6, r7, r3
 8000298:	0022      	movs	r2, r4
 800029a:	002b      	movs	r3, r5
 800029c:	2001      	movs	r0, #1
 800029e:	f003 f853 	bl	8003348 <HAL_FLASH_Program>
 80002a2:	0003      	movs	r3, r0
 80002a4:	7033      	strb	r3, [r6, #0]
  if (stat != HAL_OK) break; // Если что-то пошло не так - выскочить из цикла
 80002a6:	2317      	movs	r3, #23
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d106      	bne.n	80002be <WriteConfig+0x76>
 for (int i = 0; i < sizeof(settings); i += 2) { // Запись всех настроек
 80002b0:	69bb      	ldr	r3, [r7, #24]
 80002b2:	3302      	adds	r3, #2
 80002b4:	61bb      	str	r3, [r7, #24]
 80002b6:	69bb      	ldr	r3, [r7, #24]
 80002b8:	2b03      	cmp	r3, #3
 80002ba:	d9df      	bls.n	800027c <WriteConfig+0x34>
 80002bc:	e000      	b.n	80002c0 <WriteConfig+0x78>
  if (stat != HAL_OK) break; // Если что-то пошло не так - выскочить из цикла
 80002be:	46c0      	nop			; (mov r8, r8)
 }
 HAL_FLASH_Lock(); // Закрыть флешку от случайной записи
 80002c0:	f003 f8fe 	bl	80034c0 <HAL_FLASH_Lock>
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b009      	add	sp, #36	; 0x24
 80002ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002cc:	20000360 	.word	0x20000360
 80002d0:	08007c00 	.word	0x08007c00

080002d4 <ReadConfig>:



// Пример чтения только 4 байт настроек. Для бОльшего объема данных используйте цикл
void ReadConfig() {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 // Структуру настроек превращаю в указатель на массив 8-ми битных значений
 uint8_t* setData = (uint8_t*)&settings;
 80002da:	4b16      	ldr	r3, [pc, #88]	; (8000334 <ReadConfig+0x60>)
 80002dc:	607b      	str	r3, [r7, #4]
 LED1_ON;
 80002de:	2380      	movs	r3, #128	; 0x80
 80002e0:	0119      	lsls	r1, r3, #4
 80002e2:	2390      	movs	r3, #144	; 0x90
 80002e4:	05db      	lsls	r3, r3, #23
 80002e6:	2201      	movs	r2, #1
 80002e8:	0018      	movs	r0, r3
 80002ea:	f003 fbbc 	bl	8003a66 <HAL_GPIO_WritePin>

 uint32_t tempData = FlashRead(SETTINGS_ADDRESS); // Прочесть слово из флешки
 80002ee:	4b12      	ldr	r3, [pc, #72]	; (8000338 <ReadConfig+0x64>)
 80002f0:	0018      	movs	r0, r3
 80002f2:	f7ff ff9f 	bl	8000234 <FlashRead>
 80002f6:	0003      	movs	r3, r0
 80002f8:	603b      	str	r3, [r7, #0]
// uint32_t tempData  = *(__IO uint32_t *)SETTINGS_ADDRESS;
 if (tempData != 0xffffffff) { // Если флешка не пустая
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	3301      	adds	r3, #1
 80002fe:	d015      	beq.n	800032c <ReadConfig+0x58>
 setData[0] = (uint8_t)((tempData & 0xff000000) >> 24); // �?звлечь первый байт из слова
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	0e1b      	lsrs	r3, r3, #24
 8000304:	b2da      	uxtb	r2, r3
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	701a      	strb	r2, [r3, #0]
 setData[1] = (uint8_t)((tempData & 0x00ff0000) >> 16); // �?звлечь второй байт из слова
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	0c1a      	lsrs	r2, r3, #16
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3301      	adds	r3, #1
 8000312:	b2d2      	uxtb	r2, r2
 8000314:	701a      	strb	r2, [r3, #0]
 setData[2] = (uint8_t)((tempData & 0x0000ff00) >> 8); // �?злечь третий байт из слова
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	0a1a      	lsrs	r2, r3, #8
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	3302      	adds	r3, #2
 800031e:	b2d2      	uxtb	r2, r2
 8000320:	701a      	strb	r2, [r3, #0]
 setData[3] = tempData & 0xff; // �?звлечь четвертый байт из слова
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	3303      	adds	r3, #3
 8000326:	683a      	ldr	r2, [r7, #0]
 8000328:	b2d2      	uxtb	r2, r2
 800032a:	701a      	strb	r2, [r3, #0]
 }
}
 800032c:	46c0      	nop			; (mov r8, r8)
 800032e:	46bd      	mov	sp, r7
 8000330:	b002      	add	sp, #8
 8000332:	bd80      	pop	{r7, pc}
 8000334:	20000360 	.word	0x20000360
 8000338:	08007c00 	.word	0x08007c00

0800033c <Print_test>:





void Print_test(void){
 800033c:	b5b0      	push	{r4, r5, r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af02      	add	r7, sp, #8

	//sprintf(str, "\n\r Cnt-%02d,per-%04d,pul-%04d,adr-%04d,dir-%04d\n\r",count,period,pulse,rcv_addres,directive);
	sprintf(str, "\n\r Cnt-%02d,pul-%04d,adr-%04d,dir-%04d\n\r",count,rcvd[count],rcv_addres,directive);
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <Print_test+0x44>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	001c      	movs	r4, r3
 8000348:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <Print_test+0x44>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	001a      	movs	r2, r3
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <Print_test+0x48>)
 8000350:	5c9b      	ldrb	r3, [r3, r2]
 8000352:	001d      	movs	r5, r3
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <Print_test+0x4c>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	001a      	movs	r2, r3
 800035a:	4b0c      	ldr	r3, [pc, #48]	; (800038c <Print_test+0x50>)
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	490c      	ldr	r1, [pc, #48]	; (8000390 <Print_test+0x54>)
 8000360:	480c      	ldr	r0, [pc, #48]	; (8000394 <Print_test+0x58>)
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	002b      	movs	r3, r5
 8000368:	0022      	movs	r2, r4
 800036a:	f006 f89f 	bl	80064ac <siprintf>
	// LED2_ON;
	 HAL_UART_Transmit_DMA(&huart1, str, sizeof(str));
 800036e:	4909      	ldr	r1, [pc, #36]	; (8000394 <Print_test+0x58>)
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <Print_test+0x5c>)
 8000372:	2226      	movs	r2, #38	; 0x26
 8000374:	0018      	movs	r0, r3
 8000376:	f005 f8d1 	bl	800551c <HAL_UART_Transmit_DMA>

}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bdb0      	pop	{r4, r5, r7, pc}
 8000380:	20000358 	.word	0x20000358
 8000384:	20000260 	.word	0x20000260
 8000388:	20000359 	.word	0x20000359
 800038c:	2000035b 	.word	0x2000035b
 8000390:	08006e10 	.word	0x08006e10
 8000394:	20000238 	.word	0x20000238
 8000398:	2000015c 	.word	0x2000015c

0800039c <TCT>:

void TCT(void){
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0

	                 if (count==13){OWR_ON;}
 80003a0:	4b6a      	ldr	r3, [pc, #424]	; (800054c <TCT+0x1b0>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b0d      	cmp	r3, #13
 80003a6:	d106      	bne.n	80003b6 <TCT+0x1a>
 80003a8:	2390      	movs	r3, #144	; 0x90
 80003aa:	05db      	lsls	r3, r3, #23
 80003ac:	2201      	movs	r2, #1
 80003ae:	2180      	movs	r1, #128	; 0x80
 80003b0:	0018      	movs	r0, r3
 80003b2:	f003 fb58 	bl	8003a66 <HAL_GPIO_WritePin>
	                 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80003b6:	4b65      	ldr	r3, [pc, #404]	; (800054c <TCT+0x1b0>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	2b0e      	cmp	r3, #14
 80003bc:	d112      	bne.n	80003e4 <TCT+0x48>
 80003be:	4b64      	ldr	r3, [pc, #400]	; (8000550 <TCT+0x1b4>)
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d10e      	bne.n	80003e4 <TCT+0x48>
 80003c6:	2390      	movs	r3, #144	; 0x90
 80003c8:	05db      	lsls	r3, r3, #23
 80003ca:	2201      	movs	r2, #1
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	0018      	movs	r0, r3
 80003d0:	f003 fb49 	bl	8003a66 <HAL_GPIO_WritePin>
 80003d4:	2380      	movs	r3, #128	; 0x80
 80003d6:	0159      	lsls	r1, r3, #5
 80003d8:	2390      	movs	r3, #144	; 0x90
 80003da:	05db      	lsls	r3, r3, #23
 80003dc:	2201      	movs	r2, #1
 80003de:	0018      	movs	r0, r3
 80003e0:	f003 fb41 	bl	8003a66 <HAL_GPIO_WritePin>
	                // if (count==14){Print_test();}
		        	 if (count==22){OWR_ON;}
 80003e4:	4b59      	ldr	r3, [pc, #356]	; (800054c <TCT+0x1b0>)
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	2b16      	cmp	r3, #22
 80003ea:	d106      	bne.n	80003fa <TCT+0x5e>
 80003ec:	2390      	movs	r3, #144	; 0x90
 80003ee:	05db      	lsls	r3, r3, #23
 80003f0:	2201      	movs	r2, #1
 80003f2:	2180      	movs	r1, #128	; 0x80
 80003f4:	0018      	movs	r0, r3
 80003f6:	f003 fb36 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==31){OWR_ON;}
 80003fa:	4b54      	ldr	r3, [pc, #336]	; (800054c <TCT+0x1b0>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b1f      	cmp	r3, #31
 8000400:	d106      	bne.n	8000410 <TCT+0x74>
 8000402:	2390      	movs	r3, #144	; 0x90
 8000404:	05db      	lsls	r3, r3, #23
 8000406:	2201      	movs	r2, #1
 8000408:	2180      	movs	r1, #128	; 0x80
 800040a:	0018      	movs	r0, r3
 800040c:	f003 fb2b 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==40){OWR_ON;}
 8000410:	4b4e      	ldr	r3, [pc, #312]	; (800054c <TCT+0x1b0>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b28      	cmp	r3, #40	; 0x28
 8000416:	d106      	bne.n	8000426 <TCT+0x8a>
 8000418:	2390      	movs	r3, #144	; 0x90
 800041a:	05db      	lsls	r3, r3, #23
 800041c:	2201      	movs	r2, #1
 800041e:	2180      	movs	r1, #128	; 0x80
 8000420:	0018      	movs	r0, r3
 8000422:	f003 fb20 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==49){OWR_ON;}
 8000426:	4b49      	ldr	r3, [pc, #292]	; (800054c <TCT+0x1b0>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b31      	cmp	r3, #49	; 0x31
 800042c:	d106      	bne.n	800043c <TCT+0xa0>
 800042e:	2390      	movs	r3, #144	; 0x90
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	2201      	movs	r2, #1
 8000434:	2180      	movs	r1, #128	; 0x80
 8000436:	0018      	movs	r0, r3
 8000438:	f003 fb15 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==58){OWR_ON;}
 800043c:	4b43      	ldr	r3, [pc, #268]	; (800054c <TCT+0x1b0>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b3a      	cmp	r3, #58	; 0x3a
 8000442:	d106      	bne.n	8000452 <TCT+0xb6>
 8000444:	2390      	movs	r3, #144	; 0x90
 8000446:	05db      	lsls	r3, r3, #23
 8000448:	2201      	movs	r2, #1
 800044a:	2180      	movs	r1, #128	; 0x80
 800044c:	0018      	movs	r0, r3
 800044e:	f003 fb0a 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==67){OWR_ON;}
 8000452:	4b3e      	ldr	r3, [pc, #248]	; (800054c <TCT+0x1b0>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	2b43      	cmp	r3, #67	; 0x43
 8000458:	d106      	bne.n	8000468 <TCT+0xcc>
 800045a:	2390      	movs	r3, #144	; 0x90
 800045c:	05db      	lsls	r3, r3, #23
 800045e:	2201      	movs	r2, #1
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	0018      	movs	r0, r3
 8000464:	f003 faff 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==76){OWR_ON;}
 8000468:	4b38      	ldr	r3, [pc, #224]	; (800054c <TCT+0x1b0>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b4c      	cmp	r3, #76	; 0x4c
 800046e:	d106      	bne.n	800047e <TCT+0xe2>
 8000470:	2390      	movs	r3, #144	; 0x90
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	2201      	movs	r2, #1
 8000476:	2180      	movs	r1, #128	; 0x80
 8000478:	0018      	movs	r0, r3
 800047a:	f003 faf4 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==85){OWR_ON;}
 800047e:	4b33      	ldr	r3, [pc, #204]	; (800054c <TCT+0x1b0>)
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	2b55      	cmp	r3, #85	; 0x55
 8000484:	d106      	bne.n	8000494 <TCT+0xf8>
 8000486:	2390      	movs	r3, #144	; 0x90
 8000488:	05db      	lsls	r3, r3, #23
 800048a:	2201      	movs	r2, #1
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0018      	movs	r0, r3
 8000490:	f003 fae9 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==94){OWR_ON;}
 8000494:	4b2d      	ldr	r3, [pc, #180]	; (800054c <TCT+0x1b0>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	2b5e      	cmp	r3, #94	; 0x5e
 800049a:	d106      	bne.n	80004aa <TCT+0x10e>
 800049c:	2390      	movs	r3, #144	; 0x90
 800049e:	05db      	lsls	r3, r3, #23
 80004a0:	2201      	movs	r2, #1
 80004a2:	2180      	movs	r1, #128	; 0x80
 80004a4:	0018      	movs	r0, r3
 80004a6:	f003 fade 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==103){OWR_ON;}
 80004aa:	4b28      	ldr	r3, [pc, #160]	; (800054c <TCT+0x1b0>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2b67      	cmp	r3, #103	; 0x67
 80004b0:	d106      	bne.n	80004c0 <TCT+0x124>
 80004b2:	2390      	movs	r3, #144	; 0x90
 80004b4:	05db      	lsls	r3, r3, #23
 80004b6:	2201      	movs	r2, #1
 80004b8:	2180      	movs	r1, #128	; 0x80
 80004ba:	0018      	movs	r0, r3
 80004bc:	f003 fad3 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==112){OWR_ON;}
 80004c0:	4b22      	ldr	r3, [pc, #136]	; (800054c <TCT+0x1b0>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b70      	cmp	r3, #112	; 0x70
 80004c6:	d106      	bne.n	80004d6 <TCT+0x13a>
 80004c8:	2390      	movs	r3, #144	; 0x90
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	2201      	movs	r2, #1
 80004ce:	2180      	movs	r1, #128	; 0x80
 80004d0:	0018      	movs	r0, r3
 80004d2:	f003 fac8 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==121){OWR_ON;}
 80004d6:	4b1d      	ldr	r3, [pc, #116]	; (800054c <TCT+0x1b0>)
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	2b79      	cmp	r3, #121	; 0x79
 80004dc:	d106      	bne.n	80004ec <TCT+0x150>
 80004de:	2390      	movs	r3, #144	; 0x90
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2201      	movs	r2, #1
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	0018      	movs	r0, r3
 80004e8:	f003 fabd 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==130){OWR_ON;}
 80004ec:	4b17      	ldr	r3, [pc, #92]	; (800054c <TCT+0x1b0>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b82      	cmp	r3, #130	; 0x82
 80004f2:	d106      	bne.n	8000502 <TCT+0x166>
 80004f4:	2390      	movs	r3, #144	; 0x90
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	2201      	movs	r2, #1
 80004fa:	2180      	movs	r1, #128	; 0x80
 80004fc:	0018      	movs	r0, r3
 80004fe:	f003 fab2 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==139){OWR_ON;}
 8000502:	4b12      	ldr	r3, [pc, #72]	; (800054c <TCT+0x1b0>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b8b      	cmp	r3, #139	; 0x8b
 8000508:	d106      	bne.n	8000518 <TCT+0x17c>
 800050a:	2390      	movs	r3, #144	; 0x90
 800050c:	05db      	lsls	r3, r3, #23
 800050e:	2201      	movs	r2, #1
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	0018      	movs	r0, r3
 8000514:	f003 faa7 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==148){OWR_ON;}
 8000518:	4b0c      	ldr	r3, [pc, #48]	; (800054c <TCT+0x1b0>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b94      	cmp	r3, #148	; 0x94
 800051e:	d106      	bne.n	800052e <TCT+0x192>
 8000520:	2390      	movs	r3, #144	; 0x90
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	2201      	movs	r2, #1
 8000526:	2180      	movs	r1, #128	; 0x80
 8000528:	0018      	movs	r0, r3
 800052a:	f003 fa9c 	bl	8003a66 <HAL_GPIO_WritePin>
		        	 if (count==157){OWR_ON;}
 800052e:	4b07      	ldr	r3, [pc, #28]	; (800054c <TCT+0x1b0>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b9d      	cmp	r3, #157	; 0x9d
 8000534:	d106      	bne.n	8000544 <TCT+0x1a8>
 8000536:	2390      	movs	r3, #144	; 0x90
 8000538:	05db      	lsls	r3, r3, #23
 800053a:	2201      	movs	r2, #1
 800053c:	2180      	movs	r1, #128	; 0x80
 800053e:	0018      	movs	r0, r3
 8000540:	f003 fa91 	bl	8003a66 <HAL_GPIO_WritePin>

}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	20000358 	.word	0x20000358
 8000550:	20000234 	.word	0x20000234

08000554 <Quick_protocol>:

void Quick_protocol(void){
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	 if((rcvd[1]==1)&&(rcvd[2]==0))
 8000558:	4b1f      	ldr	r3, [pc, #124]	; (80005d8 <Quick_protocol+0x84>)
 800055a:	785b      	ldrb	r3, [r3, #1]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d137      	bne.n	80005d0 <Quick_protocol+0x7c>
 8000560:	4b1d      	ldr	r3, [pc, #116]	; (80005d8 <Quick_protocol+0x84>)
 8000562:	789b      	ldrb	r3, [r3, #2]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d133      	bne.n	80005d0 <Quick_protocol+0x7c>
	        	  {

		               if(count==2){
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <Quick_protocol+0x88>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d112      	bne.n	8000596 <Quick_protocol+0x42>
	        	       addres_call=addres_call+1;
 8000570:	4b1b      	ldr	r3, [pc, #108]	; (80005e0 <Quick_protocol+0x8c>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	3301      	adds	r3, #1
 8000576:	b2da      	uxtb	r2, r3
 8000578:	4b19      	ldr	r3, [pc, #100]	; (80005e0 <Quick_protocol+0x8c>)
 800057a:	701a      	strb	r2, [r3, #0]
	        	       if(addres_call==addres){OWR_ON;}}
 800057c:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <Quick_protocol+0x8c>)
 800057e:	781a      	ldrb	r2, [r3, #0]
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <Quick_protocol+0x90>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	429a      	cmp	r2, r3
 8000586:	d106      	bne.n	8000596 <Quick_protocol+0x42>
 8000588:	2390      	movs	r3, #144	; 0x90
 800058a:	05db      	lsls	r3, r3, #23
 800058c:	2201      	movs	r2, #1
 800058e:	2180      	movs	r1, #128	; 0x80
 8000590:	0018      	movs	r0, r3
 8000592:	f003 fa68 	bl	8003a66 <HAL_GPIO_WritePin>
		               if((count==3)&&(addres_call==addres)&&(alarm==1)){OWR_ON;LED2_ON;}}}
 8000596:	4b11      	ldr	r3, [pc, #68]	; (80005dc <Quick_protocol+0x88>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b03      	cmp	r3, #3
 800059c:	d118      	bne.n	80005d0 <Quick_protocol+0x7c>
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <Quick_protocol+0x8c>)
 80005a0:	781a      	ldrb	r2, [r3, #0]
 80005a2:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <Quick_protocol+0x90>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d112      	bne.n	80005d0 <Quick_protocol+0x7c>
 80005aa:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <Quick_protocol+0x94>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d10e      	bne.n	80005d0 <Quick_protocol+0x7c>
 80005b2:	2390      	movs	r3, #144	; 0x90
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	2201      	movs	r2, #1
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	0018      	movs	r0, r3
 80005bc:	f003 fa53 	bl	8003a66 <HAL_GPIO_WritePin>
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	0159      	lsls	r1, r3, #5
 80005c4:	2390      	movs	r3, #144	; 0x90
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2201      	movs	r2, #1
 80005ca:	0018      	movs	r0, r3
 80005cc:	f003 fa4b 	bl	8003a66 <HAL_GPIO_WritePin>
 80005d0:	46c0      	nop			; (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	20000260 	.word	0x20000260
 80005dc:	20000358 	.word	0x20000358
 80005e0:	2000035a 	.word	0x2000035a
 80005e4:	20000000 	.word	0x20000000
 80005e8:	20000234 	.word	0x20000234

080005ec <Protocol>:


void Protocol(void){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

	//Print_test();
	           // if ((count==9)&&(alarm=1)){OWR_ON;}
	 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80005f0:	4bad      	ldr	r3, [pc, #692]	; (80008a8 <Protocol+0x2bc>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b0e      	cmp	r3, #14
 80005f6:	d112      	bne.n	800061e <Protocol+0x32>
 80005f8:	4bac      	ldr	r3, [pc, #688]	; (80008ac <Protocol+0x2c0>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d10e      	bne.n	800061e <Protocol+0x32>
 8000600:	2390      	movs	r3, #144	; 0x90
 8000602:	05db      	lsls	r3, r3, #23
 8000604:	2201      	movs	r2, #1
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	0018      	movs	r0, r3
 800060a:	f003 fa2c 	bl	8003a66 <HAL_GPIO_WritePin>
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	0159      	lsls	r1, r3, #5
 8000612:	2390      	movs	r3, #144	; 0x90
 8000614:	05db      	lsls	r3, r3, #23
 8000616:	2201      	movs	r2, #1
 8000618:	0018      	movs	r0, r3
 800061a:	f003 fa24 	bl	8003a66 <HAL_GPIO_WritePin>
              TCT();
 800061e:	f7ff febd 	bl	800039c <TCT>

	        	 if (count==13)
 8000622:	4ba1      	ldr	r3, [pc, #644]	; (80008a8 <Protocol+0x2bc>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b0d      	cmp	r3, #13
 8000628:	d12c      	bne.n	8000684 <Protocol+0x98>
	        	         	   {  directive=0;
 800062a:	4ba1      	ldr	r3, [pc, #644]	; (80008b0 <Protocol+0x2c4>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]

	        	         	     directive|= (rcvd[9]<<4)|(rcvd[10]<<3)|(rcvd[11]<<2)|(rcvd[12]<<1)|(rcvd[13]) ;
 8000630:	4ba0      	ldr	r3, [pc, #640]	; (80008b4 <Protocol+0x2c8>)
 8000632:	7a5b      	ldrb	r3, [r3, #9]
 8000634:	011b      	lsls	r3, r3, #4
 8000636:	b25a      	sxtb	r2, r3
 8000638:	4b9e      	ldr	r3, [pc, #632]	; (80008b4 <Protocol+0x2c8>)
 800063a:	7a9b      	ldrb	r3, [r3, #10]
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	b25b      	sxtb	r3, r3
 8000640:	4313      	orrs	r3, r2
 8000642:	b25a      	sxtb	r2, r3
 8000644:	4b9b      	ldr	r3, [pc, #620]	; (80008b4 <Protocol+0x2c8>)
 8000646:	7adb      	ldrb	r3, [r3, #11]
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	b25b      	sxtb	r3, r3
 800064c:	4313      	orrs	r3, r2
 800064e:	b25a      	sxtb	r2, r3
 8000650:	4b98      	ldr	r3, [pc, #608]	; (80008b4 <Protocol+0x2c8>)
 8000652:	7b1b      	ldrb	r3, [r3, #12]
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	b25b      	sxtb	r3, r3
 8000658:	4313      	orrs	r3, r2
 800065a:	b25a      	sxtb	r2, r3
 800065c:	4b95      	ldr	r3, [pc, #596]	; (80008b4 <Protocol+0x2c8>)
 800065e:	7b5b      	ldrb	r3, [r3, #13]
 8000660:	b25b      	sxtb	r3, r3
 8000662:	4313      	orrs	r3, r2
 8000664:	b25a      	sxtb	r2, r3
 8000666:	4b92      	ldr	r3, [pc, #584]	; (80008b0 <Protocol+0x2c4>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b25b      	sxtb	r3, r3
 800066c:	4313      	orrs	r3, r2
 800066e:	b25b      	sxtb	r3, r3
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b8f      	ldr	r3, [pc, #572]	; (80008b0 <Protocol+0x2c4>)
 8000674:	701a      	strb	r2, [r3, #0]

	        	         	   OWR_ON;
 8000676:	2390      	movs	r3, #144	; 0x90
 8000678:	05db      	lsls	r3, r3, #23
 800067a:	2201      	movs	r2, #1
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	0018      	movs	r0, r3
 8000680:	f003 f9f1 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	    }


	        	         	 switch(directive)
 8000684:	4b8a      	ldr	r3, [pc, #552]	; (80008b0 <Protocol+0x2c4>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b0e      	cmp	r3, #14
 800068a:	d900      	bls.n	800068e <Protocol+0xa2>
 800068c:	e366      	b.n	8000d5c <Protocol+0x770>
 800068e:	009a      	lsls	r2, r3, #2
 8000690:	4b89      	ldr	r3, [pc, #548]	; (80008b8 <Protocol+0x2cc>)
 8000692:	18d3      	adds	r3, r2, r3
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	469f      	mov	pc, r3
	        	         			   {

	        	         	case 0 :
	        	         		//led_status=0;
                                  TCT();
 8000698:	f7ff fe80 	bl	800039c <TCT>
                                  if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 800069c:	4b82      	ldr	r3, [pc, #520]	; (80008a8 <Protocol+0x2bc>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b0e      	cmp	r3, #14
 80006a2:	d112      	bne.n	80006ca <Protocol+0xde>
 80006a4:	4b81      	ldr	r3, [pc, #516]	; (80008ac <Protocol+0x2c0>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d10e      	bne.n	80006ca <Protocol+0xde>
 80006ac:	2390      	movs	r3, #144	; 0x90
 80006ae:	05db      	lsls	r3, r3, #23
 80006b0:	2201      	movs	r2, #1
 80006b2:	2180      	movs	r1, #128	; 0x80
 80006b4:	0018      	movs	r0, r3
 80006b6:	f003 f9d6 	bl	8003a66 <HAL_GPIO_WritePin>
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	0159      	lsls	r1, r3, #5
 80006be:	2390      	movs	r3, #144	; 0x90
 80006c0:	05db      	lsls	r3, r3, #23
 80006c2:	2201      	movs	r2, #1
 80006c4:	0018      	movs	r0, r3
 80006c6:	f003 f9ce 	bl	8003a66 <HAL_GPIO_WritePin>
                                  if (count==15){OWR_ON;LED2_ON;}
 80006ca:	4b77      	ldr	r3, [pc, #476]	; (80008a8 <Protocol+0x2bc>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b0f      	cmp	r3, #15
 80006d0:	d000      	beq.n	80006d4 <Protocol+0xe8>
 80006d2:	e334      	b.n	8000d3e <Protocol+0x752>
 80006d4:	2390      	movs	r3, #144	; 0x90
 80006d6:	05db      	lsls	r3, r3, #23
 80006d8:	2201      	movs	r2, #1
 80006da:	2180      	movs	r1, #128	; 0x80
 80006dc:	0018      	movs	r0, r3
 80006de:	f003 f9c2 	bl	8003a66 <HAL_GPIO_WritePin>
 80006e2:	2380      	movs	r3, #128	; 0x80
 80006e4:	0159      	lsls	r1, r3, #5
 80006e6:	2390      	movs	r3, #144	; 0x90
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	2201      	movs	r2, #1
 80006ec:	0018      	movs	r0, r3
 80006ee:	f003 f9ba 	bl	8003a66 <HAL_GPIO_WritePin>
	        	            break;
 80006f2:	e324      	b.n	8000d3e <Protocol+0x752>

	        	         	case 1 :
	        	         		led_status=1;
 80006f4:	4b71      	ldr	r3, [pc, #452]	; (80008bc <Protocol+0x2d0>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
	        	         	      TCT();
 80006fa:	f7ff fe4f 	bl	800039c <TCT>

	        	         	     if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80006fe:	4b6a      	ldr	r3, [pc, #424]	; (80008a8 <Protocol+0x2bc>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b0e      	cmp	r3, #14
 8000704:	d112      	bne.n	800072c <Protocol+0x140>
 8000706:	4b69      	ldr	r3, [pc, #420]	; (80008ac <Protocol+0x2c0>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d10e      	bne.n	800072c <Protocol+0x140>
 800070e:	2390      	movs	r3, #144	; 0x90
 8000710:	05db      	lsls	r3, r3, #23
 8000712:	2201      	movs	r2, #1
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	0018      	movs	r0, r3
 8000718:	f003 f9a5 	bl	8003a66 <HAL_GPIO_WritePin>
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	0159      	lsls	r1, r3, #5
 8000720:	2390      	movs	r3, #144	; 0x90
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	2201      	movs	r2, #1
 8000726:	0018      	movs	r0, r3
 8000728:	f003 f99d 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	    if(count==29){OWR_ON;LED2_ON;LED1_ON;} //Светодиод
 800072c:	4b5e      	ldr	r3, [pc, #376]	; (80008a8 <Protocol+0x2bc>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b1d      	cmp	r3, #29
 8000732:	d000      	beq.n	8000736 <Protocol+0x14a>
 8000734:	e305      	b.n	8000d42 <Protocol+0x756>
 8000736:	2390      	movs	r3, #144	; 0x90
 8000738:	05db      	lsls	r3, r3, #23
 800073a:	2201      	movs	r2, #1
 800073c:	2180      	movs	r1, #128	; 0x80
 800073e:	0018      	movs	r0, r3
 8000740:	f003 f991 	bl	8003a66 <HAL_GPIO_WritePin>
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	0159      	lsls	r1, r3, #5
 8000748:	2390      	movs	r3, #144	; 0x90
 800074a:	05db      	lsls	r3, r3, #23
 800074c:	2201      	movs	r2, #1
 800074e:	0018      	movs	r0, r3
 8000750:	f003 f989 	bl	8003a66 <HAL_GPIO_WritePin>
 8000754:	2380      	movs	r3, #128	; 0x80
 8000756:	0119      	lsls	r1, r3, #4
 8000758:	2390      	movs	r3, #144	; 0x90
 800075a:	05db      	lsls	r3, r3, #23
 800075c:	2201      	movs	r2, #1
 800075e:	0018      	movs	r0, r3
 8000760:	f003 f981 	bl	8003a66 <HAL_GPIO_WritePin>
	        	            break;
 8000764:	e2ed      	b.n	8000d42 <Protocol+0x756>

	        	         	 case 2 :
	        	         		      TCT();
 8000766:	f7ff fe19 	bl	800039c <TCT>

	        	         		      if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 800076a:	4b4f      	ldr	r3, [pc, #316]	; (80008a8 <Protocol+0x2bc>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b0e      	cmp	r3, #14
 8000770:	d000      	beq.n	8000774 <Protocol+0x188>
 8000772:	e2e8      	b.n	8000d46 <Protocol+0x75a>
 8000774:	4b4d      	ldr	r3, [pc, #308]	; (80008ac <Protocol+0x2c0>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d000      	beq.n	800077e <Protocol+0x192>
 800077c:	e2e3      	b.n	8000d46 <Protocol+0x75a>
 800077e:	2390      	movs	r3, #144	; 0x90
 8000780:	05db      	lsls	r3, r3, #23
 8000782:	2201      	movs	r2, #1
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	0018      	movs	r0, r3
 8000788:	f003 f96d 	bl	8003a66 <HAL_GPIO_WritePin>
 800078c:	2380      	movs	r3, #128	; 0x80
 800078e:	0159      	lsls	r1, r3, #5
 8000790:	2390      	movs	r3, #144	; 0x90
 8000792:	05db      	lsls	r3, r3, #23
 8000794:	2201      	movs	r2, #1
 8000796:	0018      	movs	r0, r3
 8000798:	f003 f965 	bl	8003a66 <HAL_GPIO_WritePin>


	        	         	 break;
 800079c:	e2d3      	b.n	8000d46 <Protocol+0x75a>

	        	          	 case 3 :
	        	          	//	led_status=0;
	        	         	                                   TCT();
 800079e:	f7ff fdfd 	bl	800039c <TCT>
	        	         	                                  if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80007a2:	4b41      	ldr	r3, [pc, #260]	; (80008a8 <Protocol+0x2bc>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b0e      	cmp	r3, #14
 80007a8:	d112      	bne.n	80007d0 <Protocol+0x1e4>
 80007aa:	4b40      	ldr	r3, [pc, #256]	; (80008ac <Protocol+0x2c0>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d10e      	bne.n	80007d0 <Protocol+0x1e4>
 80007b2:	2390      	movs	r3, #144	; 0x90
 80007b4:	05db      	lsls	r3, r3, #23
 80007b6:	2201      	movs	r2, #1
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	0018      	movs	r0, r3
 80007bc:	f003 f953 	bl	8003a66 <HAL_GPIO_WritePin>
 80007c0:	2380      	movs	r3, #128	; 0x80
 80007c2:	0159      	lsls	r1, r3, #5
 80007c4:	2390      	movs	r3, #144	; 0x90
 80007c6:	05db      	lsls	r3, r3, #23
 80007c8:	2201      	movs	r2, #1
 80007ca:	0018      	movs	r0, r3
 80007cc:	f003 f94b 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         		 if((count>=14)&&(count<22))
 80007d0:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <Protocol+0x2bc>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b0d      	cmp	r3, #13
 80007d6:	d932      	bls.n	800083e <Protocol+0x252>
 80007d8:	4b33      	ldr	r3, [pc, #204]	; (80008a8 <Protocol+0x2bc>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b15      	cmp	r3, #21
 80007de:	d82e      	bhi.n	800083e <Protocol+0x252>
	        	         		        	         		        	         	       {
	        	         		        	         		        	         	            temp_ID|=((Device_ID>>(21-count))&(0b1));
 80007e0:	4b37      	ldr	r3, [pc, #220]	; (80008c0 <Protocol+0x2d4>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	001a      	movs	r2, r3
 80007e6:	4b30      	ldr	r3, [pc, #192]	; (80008a8 <Protocol+0x2bc>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	0019      	movs	r1, r3
 80007ec:	2315      	movs	r3, #21
 80007ee:	1a5b      	subs	r3, r3, r1
 80007f0:	411a      	asrs	r2, r3
 80007f2:	0013      	movs	r3, r2
 80007f4:	b25b      	sxtb	r3, r3
 80007f6:	2201      	movs	r2, #1
 80007f8:	4013      	ands	r3, r2
 80007fa:	b25a      	sxtb	r2, r3
 80007fc:	4b31      	ldr	r3, [pc, #196]	; (80008c4 <Protocol+0x2d8>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b25b      	sxtb	r3, r3
 8000802:	4313      	orrs	r3, r2
 8000804:	b25b      	sxtb	r3, r3
 8000806:	b2da      	uxtb	r2, r3
 8000808:	4b2e      	ldr	r3, [pc, #184]	; (80008c4 <Protocol+0x2d8>)
 800080a:	701a      	strb	r2, [r3, #0]
	        	         		        	         		        	         	            if(temp_ID==1){OWR_ON;}
 800080c:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <Protocol+0x2d8>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d106      	bne.n	8000822 <Protocol+0x236>
 8000814:	2390      	movs	r3, #144	; 0x90
 8000816:	05db      	lsls	r3, r3, #23
 8000818:	2201      	movs	r2, #1
 800081a:	2180      	movs	r1, #128	; 0x80
 800081c:	0018      	movs	r0, r3
 800081e:	f003 f922 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         		        	         	            if(temp_ID==0){OWR_OFF;}
 8000822:	4b28      	ldr	r3, [pc, #160]	; (80008c4 <Protocol+0x2d8>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d106      	bne.n	8000838 <Protocol+0x24c>
 800082a:	2390      	movs	r3, #144	; 0x90
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	2200      	movs	r2, #0
 8000830:	2180      	movs	r1, #128	; 0x80
 8000832:	0018      	movs	r0, r3
 8000834:	f003 f917 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         		        	         	            temp_ID=0;
 8000838:	4b22      	ldr	r3, [pc, #136]	; (80008c4 <Protocol+0x2d8>)
 800083a:	2200      	movs	r2, #0
 800083c:	701a      	strb	r2, [r3, #0]


	        	         		        	         //if(count==26){OWR_ON;}//EEPROM ERROR
	        	         		        	         //	if(count==27){OWR_ON;} //�?золятор линии
	        	         		        	         //	if(count==28){OWR_ON;} //Сработка изолятора
	        	         		        	         	if((count==29)&&(led_status==1)){OWR_ON;LED2_ON;} //Светодиод
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <Protocol+0x2bc>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b1d      	cmp	r3, #29
 8000844:	d112      	bne.n	800086c <Protocol+0x280>
 8000846:	4b1d      	ldr	r3, [pc, #116]	; (80008bc <Protocol+0x2d0>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d10e      	bne.n	800086c <Protocol+0x280>
 800084e:	2390      	movs	r3, #144	; 0x90
 8000850:	05db      	lsls	r3, r3, #23
 8000852:	2201      	movs	r2, #1
 8000854:	2180      	movs	r1, #128	; 0x80
 8000856:	0018      	movs	r0, r3
 8000858:	f003 f905 	bl	8003a66 <HAL_GPIO_WritePin>
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	0159      	lsls	r1, r3, #5
 8000860:	2390      	movs	r3, #144	; 0x90
 8000862:	05db      	lsls	r3, r3, #23
 8000864:	2201      	movs	r2, #1
 8000866:	0018      	movs	r0, r3
 8000868:	f003 f8fd 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	          if((count==30)&&(alarm==1)){OWR_ON;LED2_ON;} //Тревога
 800086c:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <Protocol+0x2bc>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b1e      	cmp	r3, #30
 8000872:	d000      	beq.n	8000876 <Protocol+0x28a>
 8000874:	e269      	b.n	8000d4a <Protocol+0x75e>
 8000876:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <Protocol+0x2c0>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d000      	beq.n	8000880 <Protocol+0x294>
 800087e:	e264      	b.n	8000d4a <Protocol+0x75e>
 8000880:	2390      	movs	r3, #144	; 0x90
 8000882:	05db      	lsls	r3, r3, #23
 8000884:	2201      	movs	r2, #1
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	0018      	movs	r0, r3
 800088a:	f003 f8ec 	bl	8003a66 <HAL_GPIO_WritePin>
 800088e:	2380      	movs	r3, #128	; 0x80
 8000890:	0159      	lsls	r1, r3, #5
 8000892:	2390      	movs	r3, #144	; 0x90
 8000894:	05db      	lsls	r3, r3, #23
 8000896:	2201      	movs	r2, #1
 8000898:	0018      	movs	r0, r3
 800089a:	f003 f8e4 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	//      if(count==44){ OWR_ON;}




	        	         		        	         	  break;
 800089e:	e254      	b.n	8000d4a <Protocol+0x75e>


	        	         	case 4 :
	        	         		      TCT();
 80008a0:	f7ff fd7c 	bl	800039c <TCT>
	        	         		break;
 80008a4:	e25a      	b.n	8000d5c <Protocol+0x770>
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	20000358 	.word	0x20000358
 80008ac:	20000234 	.word	0x20000234
 80008b0:	2000035b 	.word	0x2000035b
 80008b4:	20000260 	.word	0x20000260
 80008b8:	08006e3c 	.word	0x08006e3c
 80008bc:	20000365 	.word	0x20000365
 80008c0:	20000001 	.word	0x20000001
 80008c4:	2000035d 	.word	0x2000035d



	        	         	 case 6 :

	        	         		 if(count==30){OWR_ON;}
 80008c8:	4b56      	ldr	r3, [pc, #344]	; (8000a24 <Protocol+0x438>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b1e      	cmp	r3, #30
 80008ce:	d106      	bne.n	80008de <Protocol+0x2f2>
 80008d0:	2390      	movs	r3, #144	; 0x90
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	2201      	movs	r2, #1
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	0018      	movs	r0, r3
 80008da:	f003 f8c4 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	  if(count==45){OWR_ON;}
 80008de:	4b51      	ldr	r3, [pc, #324]	; (8000a24 <Protocol+0x438>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b2d      	cmp	r3, #45	; 0x2d
 80008e4:	d106      	bne.n	80008f4 <Protocol+0x308>
 80008e6:	2390      	movs	r3, #144	; 0x90
 80008e8:	05db      	lsls	r3, r3, #23
 80008ea:	2201      	movs	r2, #1
 80008ec:	2180      	movs	r1, #128	; 0x80
 80008ee:	0018      	movs	r0, r3
 80008f0:	f003 f8b9 	bl	8003a66 <HAL_GPIO_WritePin>
	        	            if(count==46)
 80008f4:	4b4b      	ldr	r3, [pc, #300]	; (8000a24 <Protocol+0x438>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b2e      	cmp	r3, #46	; 0x2e
 80008fa:	d000      	beq.n	80008fe <Protocol+0x312>
 80008fc:	e227      	b.n	8000d4e <Protocol+0x762>
	        	           {
	        	            	if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 80008fe:	4b4a      	ldr	r3, [pc, #296]	; (8000a28 <Protocol+0x43c>)
 8000900:	2223      	movs	r2, #35	; 0x23
 8000902:	5c9b      	ldrb	r3, [r3, r2]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d10c      	bne.n	8000922 <Protocol+0x336>
 8000908:	4b47      	ldr	r3, [pc, #284]	; (8000a28 <Protocol+0x43c>)
 800090a:	222a      	movs	r2, #42	; 0x2a
 800090c:	5c9b      	ldrb	r3, [r3, r2]
 800090e:	2b01      	cmp	r3, #1
 8000910:	d107      	bne.n	8000922 <Protocol+0x336>
 8000912:	2380      	movs	r3, #128	; 0x80
 8000914:	0119      	lsls	r1, r3, #4
 8000916:	2390      	movs	r3, #144	; 0x90
 8000918:	05db      	lsls	r3, r3, #23
 800091a:	2201      	movs	r2, #1
 800091c:	0018      	movs	r0, r3
 800091e:	f003 f8a2 	bl	8003a66 <HAL_GPIO_WritePin>
	        	                if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000922:	4b41      	ldr	r3, [pc, #260]	; (8000a28 <Protocol+0x43c>)
 8000924:	2224      	movs	r2, #36	; 0x24
 8000926:	5c9b      	ldrb	r3, [r3, r2]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d10c      	bne.n	8000946 <Protocol+0x35a>
 800092c:	4b3e      	ldr	r3, [pc, #248]	; (8000a28 <Protocol+0x43c>)
 800092e:	222b      	movs	r2, #43	; 0x2b
 8000930:	5c9b      	ldrb	r3, [r3, r2]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d107      	bne.n	8000946 <Protocol+0x35a>
 8000936:	2380      	movs	r3, #128	; 0x80
 8000938:	0119      	lsls	r1, r3, #4
 800093a:	2390      	movs	r3, #144	; 0x90
 800093c:	05db      	lsls	r3, r3, #23
 800093e:	2200      	movs	r2, #0
 8000940:	0018      	movs	r0, r3
 8000942:	f003 f890 	bl	8003a66 <HAL_GPIO_WritePin>
	        	                if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 8000946:	4b38      	ldr	r3, [pc, #224]	; (8000a28 <Protocol+0x43c>)
 8000948:	2225      	movs	r2, #37	; 0x25
 800094a:	5c9b      	ldrb	r3, [r3, r2]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d10c      	bne.n	800096a <Protocol+0x37e>
 8000950:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <Protocol+0x43c>)
 8000952:	222c      	movs	r2, #44	; 0x2c
 8000954:	5c9b      	ldrb	r3, [r3, r2]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d107      	bne.n	800096a <Protocol+0x37e>
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	0159      	lsls	r1, r3, #5
 800095e:	2390      	movs	r3, #144	; 0x90
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	2201      	movs	r2, #1
 8000964:	0018      	movs	r0, r3
 8000966:	f003 f87e 	bl	8003a66 <HAL_GPIO_WritePin>
	        	                if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 800096a:	4b2f      	ldr	r3, [pc, #188]	; (8000a28 <Protocol+0x43c>)
 800096c:	2226      	movs	r2, #38	; 0x26
 800096e:	5c9b      	ldrb	r3, [r3, r2]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d000      	beq.n	8000976 <Protocol+0x38a>
 8000974:	e1eb      	b.n	8000d4e <Protocol+0x762>
 8000976:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <Protocol+0x43c>)
 8000978:	222d      	movs	r2, #45	; 0x2d
 800097a:	5c9b      	ldrb	r3, [r3, r2]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d000      	beq.n	8000982 <Protocol+0x396>
 8000980:	e1e5      	b.n	8000d4e <Protocol+0x762>
 8000982:	2380      	movs	r3, #128	; 0x80
 8000984:	0159      	lsls	r1, r3, #5
 8000986:	2390      	movs	r3, #144	; 0x90
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	2200      	movs	r2, #0
 800098c:	0018      	movs	r0, r3
 800098e:	f003 f86a 	bl	8003a66 <HAL_GPIO_WritePin>

	        	         			        	         			   }


	        	         	 break;
 8000992:	e1dc      	b.n	8000d4e <Protocol+0x762>
	        	         	case 7 :
	        	         		  TCT();
 8000994:	f7ff fd02 	bl	800039c <TCT>

	        	         	 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <Protocol+0x438>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b0e      	cmp	r3, #14
 800099e:	d112      	bne.n	80009c6 <Protocol+0x3da>
 80009a0:	4b22      	ldr	r3, [pc, #136]	; (8000a2c <Protocol+0x440>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d10e      	bne.n	80009c6 <Protocol+0x3da>
 80009a8:	2390      	movs	r3, #144	; 0x90
 80009aa:	05db      	lsls	r3, r3, #23
 80009ac:	2201      	movs	r2, #1
 80009ae:	2180      	movs	r1, #128	; 0x80
 80009b0:	0018      	movs	r0, r3
 80009b2:	f003 f858 	bl	8003a66 <HAL_GPIO_WritePin>
 80009b6:	2380      	movs	r3, #128	; 0x80
 80009b8:	0159      	lsls	r1, r3, #5
 80009ba:	2390      	movs	r3, #144	; 0x90
 80009bc:	05db      	lsls	r3, r3, #23
 80009be:	2201      	movs	r2, #1
 80009c0:	0018      	movs	r0, r3
 80009c2:	f003 f850 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	 if (count==50){OWR_ON;}
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <Protocol+0x438>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b32      	cmp	r3, #50	; 0x32
 80009cc:	d106      	bne.n	80009dc <Protocol+0x3f0>
 80009ce:	2390      	movs	r3, #144	; 0x90
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	2201      	movs	r2, #1
 80009d4:	2180      	movs	r1, #128	; 0x80
 80009d6:	0018      	movs	r0, r3
 80009d8:	f003 f845 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	if (count==58){OWR_ON;}
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <Protocol+0x438>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b3a      	cmp	r3, #58	; 0x3a
 80009e2:	d106      	bne.n	80009f2 <Protocol+0x406>
 80009e4:	2390      	movs	r3, #144	; 0x90
 80009e6:	05db      	lsls	r3, r3, #23
 80009e8:	2201      	movs	r2, #1
 80009ea:	2180      	movs	r1, #128	; 0x80
 80009ec:	0018      	movs	r0, r3
 80009ee:	f003 f83a 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	 if (count==60){OWR_ON;}
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <Protocol+0x438>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	2b3c      	cmp	r3, #60	; 0x3c
 80009f8:	d106      	bne.n	8000a08 <Protocol+0x41c>
 80009fa:	2390      	movs	r3, #144	; 0x90
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	2201      	movs	r2, #1
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	0018      	movs	r0, r3
 8000a04:	f003 f82f 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         	 if (count==61){OWR_ON;}
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <Protocol+0x438>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b3d      	cmp	r3, #61	; 0x3d
 8000a0e:	d000      	beq.n	8000a12 <Protocol+0x426>
 8000a10:	e19f      	b.n	8000d52 <Protocol+0x766>
 8000a12:	2390      	movs	r3, #144	; 0x90
 8000a14:	05db      	lsls	r3, r3, #23
 8000a16:	2201      	movs	r2, #1
 8000a18:	2180      	movs	r1, #128	; 0x80
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f003 f823 	bl	8003a66 <HAL_GPIO_WritePin>

	        	         	 break;
 8000a20:	e197      	b.n	8000d52 <Protocol+0x766>
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	20000358 	.word	0x20000358
 8000a28:	20000260 	.word	0x20000260
 8000a2c:	20000234 	.word	0x20000234

	        	         	 case 13 :

	        	         		        	         	 if(count==30){OWR_ON;}
 8000a30:	4bcc      	ldr	r3, [pc, #816]	; (8000d64 <Protocol+0x778>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b1e      	cmp	r3, #30
 8000a36:	d106      	bne.n	8000a46 <Protocol+0x45a>
 8000a38:	2390      	movs	r3, #144	; 0x90
 8000a3a:	05db      	lsls	r3, r3, #23
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	0018      	movs	r0, r3
 8000a42:	f003 f810 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==45){OWR_ON;}
 8000a46:	4bc7      	ldr	r3, [pc, #796]	; (8000d64 <Protocol+0x778>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b2d      	cmp	r3, #45	; 0x2d
 8000a4c:	d106      	bne.n	8000a5c <Protocol+0x470>
 8000a4e:	2390      	movs	r3, #144	; 0x90
 8000a50:	05db      	lsls	r3, r3, #23
 8000a52:	2201      	movs	r2, #1
 8000a54:	2180      	movs	r1, #128	; 0x80
 8000a56:	0018      	movs	r0, r3
 8000a58:	f003 f805 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==54){OWR_ON;}
 8000a5c:	4bc1      	ldr	r3, [pc, #772]	; (8000d64 <Protocol+0x778>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b36      	cmp	r3, #54	; 0x36
 8000a62:	d106      	bne.n	8000a72 <Protocol+0x486>
 8000a64:	2390      	movs	r3, #144	; 0x90
 8000a66:	05db      	lsls	r3, r3, #23
 8000a68:	2201      	movs	r2, #1
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f002 fffa 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==63){OWR_ON;}
 8000a72:	4bbc      	ldr	r3, [pc, #752]	; (8000d64 <Protocol+0x778>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b3f      	cmp	r3, #63	; 0x3f
 8000a78:	d106      	bne.n	8000a88 <Protocol+0x49c>
 8000a7a:	2390      	movs	r3, #144	; 0x90
 8000a7c:	05db      	lsls	r3, r3, #23
 8000a7e:	2201      	movs	r2, #1
 8000a80:	2180      	movs	r1, #128	; 0x80
 8000a82:	0018      	movs	r0, r3
 8000a84:	f002 ffef 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==72){OWR_ON;}
 8000a88:	4bb6      	ldr	r3, [pc, #728]	; (8000d64 <Protocol+0x778>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b48      	cmp	r3, #72	; 0x48
 8000a8e:	d106      	bne.n	8000a9e <Protocol+0x4b2>
 8000a90:	2390      	movs	r3, #144	; 0x90
 8000a92:	05db      	lsls	r3, r3, #23
 8000a94:	2201      	movs	r2, #1
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f002 ffe4 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==81){OWR_ON;}
 8000a9e:	4bb1      	ldr	r3, [pc, #708]	; (8000d64 <Protocol+0x778>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b51      	cmp	r3, #81	; 0x51
 8000aa4:	d106      	bne.n	8000ab4 <Protocol+0x4c8>
 8000aa6:	2390      	movs	r3, #144	; 0x90
 8000aa8:	05db      	lsls	r3, r3, #23
 8000aaa:	2201      	movs	r2, #1
 8000aac:	2180      	movs	r1, #128	; 0x80
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f002 ffd9 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==90){OWR_ON;}
 8000ab4:	4bab      	ldr	r3, [pc, #684]	; (8000d64 <Protocol+0x778>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b5a      	cmp	r3, #90	; 0x5a
 8000aba:	d106      	bne.n	8000aca <Protocol+0x4de>
 8000abc:	2390      	movs	r3, #144	; 0x90
 8000abe:	05db      	lsls	r3, r3, #23
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	2180      	movs	r1, #128	; 0x80
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f002 ffce 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==99){OWR_ON;}
 8000aca:	4ba6      	ldr	r3, [pc, #664]	; (8000d64 <Protocol+0x778>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b63      	cmp	r3, #99	; 0x63
 8000ad0:	d106      	bne.n	8000ae0 <Protocol+0x4f4>
 8000ad2:	2390      	movs	r3, #144	; 0x90
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	0018      	movs	r0, r3
 8000adc:	f002 ffc3 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==108){OWR_ON;}
 8000ae0:	4ba0      	ldr	r3, [pc, #640]	; (8000d64 <Protocol+0x778>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b6c      	cmp	r3, #108	; 0x6c
 8000ae6:	d106      	bne.n	8000af6 <Protocol+0x50a>
 8000ae8:	2390      	movs	r3, #144	; 0x90
 8000aea:	05db      	lsls	r3, r3, #23
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	0018      	movs	r0, r3
 8000af2:	f002 ffb8 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==117){OWR_ON;}
 8000af6:	4b9b      	ldr	r3, [pc, #620]	; (8000d64 <Protocol+0x778>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b75      	cmp	r3, #117	; 0x75
 8000afc:	d106      	bne.n	8000b0c <Protocol+0x520>
 8000afe:	2390      	movs	r3, #144	; 0x90
 8000b00:	05db      	lsls	r3, r3, #23
 8000b02:	2201      	movs	r2, #1
 8000b04:	2180      	movs	r1, #128	; 0x80
 8000b06:	0018      	movs	r0, r3
 8000b08:	f002 ffad 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==126){OWR_ON;WriteConfig();}
 8000b0c:	4b95      	ldr	r3, [pc, #596]	; (8000d64 <Protocol+0x778>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b7e      	cmp	r3, #126	; 0x7e
 8000b12:	d108      	bne.n	8000b26 <Protocol+0x53a>
 8000b14:	2390      	movs	r3, #144	; 0x90
 8000b16:	05db      	lsls	r3, r3, #23
 8000b18:	2201      	movs	r2, #1
 8000b1a:	2180      	movs	r1, #128	; 0x80
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f002 ffa2 	bl	8003a66 <HAL_GPIO_WritePin>
 8000b22:	f7ff fb91 	bl	8000248 <WriteConfig>
	        	         		        	         	//if(count==127){OWR_ON;WriteConfig();}

	        	         		        	            if(count==46)
 8000b26:	4b8f      	ldr	r3, [pc, #572]	; (8000d64 <Protocol+0x778>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b2e      	cmp	r3, #46	; 0x2e
 8000b2c:	d147      	bne.n	8000bbe <Protocol+0x5d2>
	        	         		        	           {
	        	         		        	            	if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 8000b2e:	4b8e      	ldr	r3, [pc, #568]	; (8000d68 <Protocol+0x77c>)
 8000b30:	2223      	movs	r2, #35	; 0x23
 8000b32:	5c9b      	ldrb	r3, [r3, r2]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d10c      	bne.n	8000b52 <Protocol+0x566>
 8000b38:	4b8b      	ldr	r3, [pc, #556]	; (8000d68 <Protocol+0x77c>)
 8000b3a:	222a      	movs	r2, #42	; 0x2a
 8000b3c:	5c9b      	ldrb	r3, [r3, r2]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d107      	bne.n	8000b52 <Protocol+0x566>
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	0119      	lsls	r1, r3, #4
 8000b46:	2390      	movs	r3, #144	; 0x90
 8000b48:	05db      	lsls	r3, r3, #23
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f002 ff8a 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000b52:	4b85      	ldr	r3, [pc, #532]	; (8000d68 <Protocol+0x77c>)
 8000b54:	2224      	movs	r2, #36	; 0x24
 8000b56:	5c9b      	ldrb	r3, [r3, r2]
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d10c      	bne.n	8000b76 <Protocol+0x58a>
 8000b5c:	4b82      	ldr	r3, [pc, #520]	; (8000d68 <Protocol+0x77c>)
 8000b5e:	222b      	movs	r2, #43	; 0x2b
 8000b60:	5c9b      	ldrb	r3, [r3, r2]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d107      	bne.n	8000b76 <Protocol+0x58a>
 8000b66:	2380      	movs	r3, #128	; 0x80
 8000b68:	0119      	lsls	r1, r3, #4
 8000b6a:	2390      	movs	r3, #144	; 0x90
 8000b6c:	05db      	lsls	r3, r3, #23
 8000b6e:	2200      	movs	r2, #0
 8000b70:	0018      	movs	r0, r3
 8000b72:	f002 ff78 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 8000b76:	4b7c      	ldr	r3, [pc, #496]	; (8000d68 <Protocol+0x77c>)
 8000b78:	2225      	movs	r2, #37	; 0x25
 8000b7a:	5c9b      	ldrb	r3, [r3, r2]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d10c      	bne.n	8000b9a <Protocol+0x5ae>
 8000b80:	4b79      	ldr	r3, [pc, #484]	; (8000d68 <Protocol+0x77c>)
 8000b82:	222c      	movs	r2, #44	; 0x2c
 8000b84:	5c9b      	ldrb	r3, [r3, r2]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d107      	bne.n	8000b9a <Protocol+0x5ae>
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	0159      	lsls	r1, r3, #5
 8000b8e:	2390      	movs	r3, #144	; 0x90
 8000b90:	05db      	lsls	r3, r3, #23
 8000b92:	2201      	movs	r2, #1
 8000b94:	0018      	movs	r0, r3
 8000b96:	f002 ff66 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 8000b9a:	4b73      	ldr	r3, [pc, #460]	; (8000d68 <Protocol+0x77c>)
 8000b9c:	2226      	movs	r2, #38	; 0x26
 8000b9e:	5c9b      	ldrb	r3, [r3, r2]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d10c      	bne.n	8000bbe <Protocol+0x5d2>
 8000ba4:	4b70      	ldr	r3, [pc, #448]	; (8000d68 <Protocol+0x77c>)
 8000ba6:	222d      	movs	r2, #45	; 0x2d
 8000ba8:	5c9b      	ldrb	r3, [r3, r2]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d107      	bne.n	8000bbe <Protocol+0x5d2>
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	0159      	lsls	r1, r3, #5
 8000bb2:	2390      	movs	r3, #144	; 0x90
 8000bb4:	05db      	lsls	r3, r3, #23
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f002 ff54 	bl	8003a66 <HAL_GPIO_WritePin>

	        	         		        	         			        	         			   }

	        	         		        	           if (count==54)
 8000bbe:	4b69      	ldr	r3, [pc, #420]	; (8000d64 <Protocol+0x778>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b36      	cmp	r3, #54	; 0x36
 8000bc4:	d000      	beq.n	8000bc8 <Protocol+0x5dc>
 8000bc6:	e0c6      	b.n	8000d56 <Protocol+0x76a>
	        	         		        	                           	        	    {
	        	         		        	                           	        	      new_addres=0;
 8000bc8:	4b68      	ldr	r3, [pc, #416]	; (8000d6c <Protocol+0x780>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
	        	         		        	                           	        	      new_addres|= (rcvd[47]<<7)|(rcvd[48]<<6)|(rcvd[49]<<5)|(rcvd[50]<<4)|(rcvd[51]<<3)|(rcvd[52]<<2)|(rcvd[53]<<1)|(rcvd[54]);
 8000bce:	4b66      	ldr	r3, [pc, #408]	; (8000d68 <Protocol+0x77c>)
 8000bd0:	222f      	movs	r2, #47	; 0x2f
 8000bd2:	5c9b      	ldrb	r3, [r3, r2]
 8000bd4:	01db      	lsls	r3, r3, #7
 8000bd6:	b25a      	sxtb	r2, r3
 8000bd8:	4b63      	ldr	r3, [pc, #396]	; (8000d68 <Protocol+0x77c>)
 8000bda:	2130      	movs	r1, #48	; 0x30
 8000bdc:	5c5b      	ldrb	r3, [r3, r1]
 8000bde:	019b      	lsls	r3, r3, #6
 8000be0:	b25b      	sxtb	r3, r3
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b25a      	sxtb	r2, r3
 8000be6:	4b60      	ldr	r3, [pc, #384]	; (8000d68 <Protocol+0x77c>)
 8000be8:	2131      	movs	r1, #49	; 0x31
 8000bea:	5c5b      	ldrb	r3, [r3, r1]
 8000bec:	015b      	lsls	r3, r3, #5
 8000bee:	b25b      	sxtb	r3, r3
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b25a      	sxtb	r2, r3
 8000bf4:	4b5c      	ldr	r3, [pc, #368]	; (8000d68 <Protocol+0x77c>)
 8000bf6:	2132      	movs	r1, #50	; 0x32
 8000bf8:	5c5b      	ldrb	r3, [r3, r1]
 8000bfa:	011b      	lsls	r3, r3, #4
 8000bfc:	b25b      	sxtb	r3, r3
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	b25a      	sxtb	r2, r3
 8000c02:	4b59      	ldr	r3, [pc, #356]	; (8000d68 <Protocol+0x77c>)
 8000c04:	2133      	movs	r1, #51	; 0x33
 8000c06:	5c5b      	ldrb	r3, [r3, r1]
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	b25b      	sxtb	r3, r3
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	b25a      	sxtb	r2, r3
 8000c10:	4b55      	ldr	r3, [pc, #340]	; (8000d68 <Protocol+0x77c>)
 8000c12:	2134      	movs	r1, #52	; 0x34
 8000c14:	5c5b      	ldrb	r3, [r3, r1]
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	b25a      	sxtb	r2, r3
 8000c1e:	4b52      	ldr	r3, [pc, #328]	; (8000d68 <Protocol+0x77c>)
 8000c20:	2135      	movs	r1, #53	; 0x35
 8000c22:	5c5b      	ldrb	r3, [r3, r1]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	b25b      	sxtb	r3, r3
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	b25a      	sxtb	r2, r3
 8000c2c:	4b4e      	ldr	r3, [pc, #312]	; (8000d68 <Protocol+0x77c>)
 8000c2e:	2136      	movs	r1, #54	; 0x36
 8000c30:	5c5b      	ldrb	r3, [r3, r1]
 8000c32:	b25b      	sxtb	r3, r3
 8000c34:	4313      	orrs	r3, r2
 8000c36:	b25a      	sxtb	r2, r3
 8000c38:	4b4c      	ldr	r3, [pc, #304]	; (8000d6c <Protocol+0x780>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b25b      	sxtb	r3, r3
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <Protocol+0x780>)
 8000c46:	701a      	strb	r2, [r3, #0]
                                                                                          addres=new_addres;
 8000c48:	4b48      	ldr	r3, [pc, #288]	; (8000d6c <Protocol+0x780>)
 8000c4a:	781a      	ldrb	r2, [r3, #0]
 8000c4c:	4b48      	ldr	r3, [pc, #288]	; (8000d70 <Protocol+0x784>)
 8000c4e:	701a      	strb	r2, [r3, #0]
                                                                                          settings[0]=new_addres;
 8000c50:	4b46      	ldr	r3, [pc, #280]	; (8000d6c <Protocol+0x780>)
 8000c52:	781a      	ldrb	r2, [r3, #0]
 8000c54:	4b47      	ldr	r3, [pc, #284]	; (8000d74 <Protocol+0x788>)
 8000c56:	701a      	strb	r2, [r3, #0]
                                                                                          WriteConfig();
 8000c58:	f7ff faf6 	bl	8000248 <WriteConfig>
                                                                                          HAL_ResumeTick();
 8000c5c:	f001 fb06 	bl	800226c <HAL_ResumeTick>
	        	         		        	                           	        	    }




	        	         		        	         	 break;
 8000c60:	e079      	b.n	8000d56 <Protocol+0x76a>



	        	         	  case 14 :

	        	         			   if(count==30){OWR_ON;}
 8000c62:	4b40      	ldr	r3, [pc, #256]	; (8000d64 <Protocol+0x778>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b1e      	cmp	r3, #30
 8000c68:	d106      	bne.n	8000c78 <Protocol+0x68c>
 8000c6a:	2390      	movs	r3, #144	; 0x90
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2180      	movs	r1, #128	; 0x80
 8000c72:	0018      	movs	r0, r3
 8000c74:	f002 fef7 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         			   if(count==45){OWR_ON;}
 8000c78:	4b3a      	ldr	r3, [pc, #232]	; (8000d64 <Protocol+0x778>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b2d      	cmp	r3, #45	; 0x2d
 8000c7e:	d106      	bne.n	8000c8e <Protocol+0x6a2>
 8000c80:	2390      	movs	r3, #144	; 0x90
 8000c82:	05db      	lsls	r3, r3, #23
 8000c84:	2201      	movs	r2, #1
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f002 feec 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         			   if(count==54){OWR_ON;}
 8000c8e:	4b35      	ldr	r3, [pc, #212]	; (8000d64 <Protocol+0x778>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b36      	cmp	r3, #54	; 0x36
 8000c94:	d106      	bne.n	8000ca4 <Protocol+0x6b8>
 8000c96:	2390      	movs	r3, #144	; 0x90
 8000c98:	05db      	lsls	r3, r3, #23
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2180      	movs	r1, #128	; 0x80
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f002 fee1 	bl	8003a66 <HAL_GPIO_WritePin>

	        	         			   if(count==46)
 8000ca4:	4b2f      	ldr	r3, [pc, #188]	; (8000d64 <Protocol+0x778>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b2e      	cmp	r3, #46	; 0x2e
 8000caa:	d156      	bne.n	8000d5a <Protocol+0x76e>
	        	         			   {

	        	         				   if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 8000cac:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <Protocol+0x77c>)
 8000cae:	2223      	movs	r2, #35	; 0x23
 8000cb0:	5c9b      	ldrb	r3, [r3, r2]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d10c      	bne.n	8000cd0 <Protocol+0x6e4>
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <Protocol+0x77c>)
 8000cb8:	222a      	movs	r2, #42	; 0x2a
 8000cba:	5c9b      	ldrb	r3, [r3, r2]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d107      	bne.n	8000cd0 <Protocol+0x6e4>
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	0119      	lsls	r1, r3, #4
 8000cc4:	2390      	movs	r3, #144	; 0x90
 8000cc6:	05db      	lsls	r3, r3, #23
 8000cc8:	2201      	movs	r2, #1
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f002 fecb 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000cd0:	4b25      	ldr	r3, [pc, #148]	; (8000d68 <Protocol+0x77c>)
 8000cd2:	2224      	movs	r2, #36	; 0x24
 8000cd4:	5c9b      	ldrb	r3, [r3, r2]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d10c      	bne.n	8000cf4 <Protocol+0x708>
 8000cda:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <Protocol+0x77c>)
 8000cdc:	222b      	movs	r2, #43	; 0x2b
 8000cde:	5c9b      	ldrb	r3, [r3, r2]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d107      	bne.n	8000cf4 <Protocol+0x708>
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	0119      	lsls	r1, r3, #4
 8000ce8:	2390      	movs	r3, #144	; 0x90
 8000cea:	05db      	lsls	r3, r3, #23
 8000cec:	2200      	movs	r2, #0
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f002 feb9 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 8000cf4:	4b1c      	ldr	r3, [pc, #112]	; (8000d68 <Protocol+0x77c>)
 8000cf6:	2225      	movs	r2, #37	; 0x25
 8000cf8:	5c9b      	ldrb	r3, [r3, r2]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d10c      	bne.n	8000d18 <Protocol+0x72c>
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	; (8000d68 <Protocol+0x77c>)
 8000d00:	222c      	movs	r2, #44	; 0x2c
 8000d02:	5c9b      	ldrb	r3, [r3, r2]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d107      	bne.n	8000d18 <Protocol+0x72c>
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	0159      	lsls	r1, r3, #5
 8000d0c:	2390      	movs	r3, #144	; 0x90
 8000d0e:	05db      	lsls	r3, r3, #23
 8000d10:	2201      	movs	r2, #1
 8000d12:	0018      	movs	r0, r3
 8000d14:	f002 fea7 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <Protocol+0x77c>)
 8000d1a:	2226      	movs	r2, #38	; 0x26
 8000d1c:	5c9b      	ldrb	r3, [r3, r2]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d11b      	bne.n	8000d5a <Protocol+0x76e>
 8000d22:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <Protocol+0x77c>)
 8000d24:	222d      	movs	r2, #45	; 0x2d
 8000d26:	5c9b      	ldrb	r3, [r3, r2]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d116      	bne.n	8000d5a <Protocol+0x76e>
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	0159      	lsls	r1, r3, #5
 8000d30:	2390      	movs	r3, #144	; 0x90
 8000d32:	05db      	lsls	r3, r3, #23
 8000d34:	2200      	movs	r2, #0
 8000d36:	0018      	movs	r0, r3
 8000d38:	f002 fe95 	bl	8003a66 <HAL_GPIO_WritePin>
	        	         			   }
	        	         			   break;
 8000d3c:	e00d      	b.n	8000d5a <Protocol+0x76e>
	        	            break;
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	e00c      	b.n	8000d5c <Protocol+0x770>
	        	            break;
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	e00a      	b.n	8000d5c <Protocol+0x770>
	        	         	 break;
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	e008      	b.n	8000d5c <Protocol+0x770>
	        	         		        	         	  break;
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	e006      	b.n	8000d5c <Protocol+0x770>
	        	         	 break;
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	e004      	b.n	8000d5c <Protocol+0x770>
	        	         	 break;
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	e002      	b.n	8000d5c <Protocol+0x770>
	        	         		        	         	 break;
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	e000      	b.n	8000d5c <Protocol+0x770>
	        	         			   break;
 8000d5a:	46c0      	nop			; (mov r8, r8)



	        	         			   }
                                  }
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	20000358 	.word	0x20000358
 8000d68:	20000260 	.word	0x20000260
 8000d6c:	2000035c 	.word	0x2000035c
 8000d70:	20000000 	.word	0x20000000
 8000d74:	20000360 	.word	0x20000360

08000d78 <ADC_reset_ch>:




void ADC_reset_ch(void){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0

	 ADC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	0018      	movs	r0, r3
 8000d82:	230c      	movs	r3, #12
 8000d84:	001a      	movs	r2, r3
 8000d86:	2100      	movs	r1, #0
 8000d88:	f005 fbb0 	bl	80064ec <memset>

	              sConfig.Channel = ADC_CHANNEL_0;
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	4a29      	ldr	r2, [pc, #164]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000d96:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000d98:	1d3a      	adds	r2, r7, #4
 8000d9a:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f001 fda6 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_1;
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	2201      	movs	r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	4a23      	ldr	r2, [pc, #140]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000dae:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000db0:	1d3a      	adds	r2, r7, #4
 8000db2:	4b23      	ldr	r3, [pc, #140]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000db4:	0011      	movs	r1, r2
 8000db6:	0018      	movs	r0, r3
 8000db8:	f001 fd9a 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_4;
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	4a1d      	ldr	r2, [pc, #116]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000dc6:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000dc8:	1d3a      	adds	r2, r7, #4
 8000dca:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f001 fd8e 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_5;
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	2205      	movs	r2, #5
 8000dd8:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000dde:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000de0:	1d3a      	adds	r2, r7, #4
 8000de2:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000de4:	0011      	movs	r1, r2
 8000de6:	0018      	movs	r0, r3
 8000de8:	f001 fd82 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_8;
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	2208      	movs	r2, #8
 8000df0:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	4a11      	ldr	r2, [pc, #68]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000df6:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000df8:	1d3a      	adds	r2, r7, #4
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000dfc:	0011      	movs	r1, r2
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f001 fd76 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2210      	movs	r2, #16
 8000e08:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000e0e:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e10:	1d3a      	adds	r2, r7, #4
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000e14:	0011      	movs	r1, r2
 8000e16:	0018      	movs	r0, r3
 8000e18:	f001 fd6a 	bl	80028f0 <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2211      	movs	r2, #17
 8000e20:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <ADC_reset_ch+0xc4>)
 8000e26:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e28:	1d3a      	adds	r2, r7, #4
 8000e2a:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <ADC_reset_ch+0xc8>)
 8000e2c:	0011      	movs	r1, r2
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f001 fd5e 	bl	80028f0 <HAL_ADC_ConfigChannel>



}
 8000e34:	46c0      	nop			; (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	b004      	add	sp, #16
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	00001001 	.word	0x00001001
 8000e40:	2000007c 	.word	0x2000007c

08000e44 <ADC_Select_CH0>:
void ADC_Select_CH0 (void)
	  {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
	      ADC_ChannelConfTypeDef sConfig = {0};
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	230c      	movs	r3, #12
 8000e50:	001a      	movs	r2, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	f005 fb4a 	bl	80064ec <memset>

	  	  sConfig.Channel = ADC_CHANNEL_0;
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
	  	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	0152      	lsls	r2, r2, #5
 8000e64:	605a      	str	r2, [r3, #4]
	  	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2203      	movs	r2, #3
 8000e6a:	609a      	str	r2, [r3, #8]
	  	 HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e6c:	1d3a      	adds	r2, r7, #4
 8000e6e:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <ADC_Select_CH0+0x3c>)
 8000e70:	0011      	movs	r1, r2
 8000e72:	0018      	movs	r0, r3
 8000e74:	f001 fd3c 	bl	80028f0 <HAL_ADC_ConfigChannel>

	  }
 8000e78:	46c0      	nop			; (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b004      	add	sp, #16
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	2000007c 	.word	0x2000007c

08000e84 <ADC_Select_CH1>:

	  void ADC_Select_CH1 (void)
	    {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
	    	ADC_ChannelConfTypeDef sConfig = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	230c      	movs	r3, #12
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f005 fb2a 	bl	80064ec <memset>
	    	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	    	  */
	    	  sConfig.Channel = ADC_CHANNEL_1;
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]
	    	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;;
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	2280      	movs	r2, #128	; 0x80
 8000ea2:	0152      	lsls	r2, r2, #5
 8000ea4:	605a      	str	r2, [r3, #4]
	    	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000ea6:	1d3b      	adds	r3, r7, #4
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	609a      	str	r2, [r3, #8]
	    	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000eac:	1d3a      	adds	r2, r7, #4
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <ADC_Select_CH1+0x3c>)
 8000eb0:	0011      	movs	r1, r2
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f001 fd1c 	bl	80028f0 <HAL_ADC_ConfigChannel>

	    }
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b004      	add	sp, #16
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	2000007c 	.word	0x2000007c

08000ec4 <ADC_Select_CH4>:


	  void ADC_Select_CH4 (void)
	     {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
	     	ADC_ChannelConfTypeDef sConfig = {0};
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	0018      	movs	r0, r3
 8000ece:	230c      	movs	r3, #12
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	f005 fb0a 	bl	80064ec <memset>
	     	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	     	  */
	     	  sConfig.Channel = ADC_CHANNEL_4;
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	2204      	movs	r2, #4
 8000edc:	601a      	str	r2, [r3, #0]
	     	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2280      	movs	r2, #128	; 0x80
 8000ee2:	0152      	lsls	r2, r2, #5
 8000ee4:	605a      	str	r2, [r3, #4]
	     	  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	2202      	movs	r2, #2
 8000eea:	609a      	str	r2, [r3, #8]
	     	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000eec:	1d3a      	adds	r2, r7, #4
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <ADC_Select_CH4+0x3c>)
 8000ef0:	0011      	movs	r1, r2
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f001 fcfc 	bl	80028f0 <HAL_ADC_ConfigChannel>
	     }
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b004      	add	sp, #16
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	2000007c 	.word	0x2000007c

08000f04 <ADC_Select_CH5>:


	  void ADC_Select_CH5 (void)
	       {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
	       	ADC_ChannelConfTypeDef sConfig = {0};
 8000f0a:	1d3b      	adds	r3, r7, #4
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	230c      	movs	r3, #12
 8000f10:	001a      	movs	r2, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	f005 faea 	bl	80064ec <memset>
	       	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	       	  */
	       	  sConfig.Channel = ADC_CHANNEL_5;
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	2205      	movs	r2, #5
 8000f1c:	601a      	str	r2, [r3, #0]
	       	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	2280      	movs	r2, #128	; 0x80
 8000f22:	0152      	lsls	r2, r2, #5
 8000f24:	605a      	str	r2, [r3, #4]
	       	  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2202      	movs	r2, #2
 8000f2a:	609a      	str	r2, [r3, #8]
	       	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000f2c:	1d3a      	adds	r2, r7, #4
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <ADC_Select_CH5+0x3c>)
 8000f30:	0011      	movs	r1, r2
 8000f32:	0018      	movs	r0, r3
 8000f34:	f001 fcdc 	bl	80028f0 <HAL_ADC_ConfigChannel>
	       }
 8000f38:	46c0      	nop			; (mov r8, r8)
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	b004      	add	sp, #16
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	2000007c 	.word	0x2000007c

08000f44 <ADC_Select_CH8>:


	  void ADC_Select_CH8 (void)
	         {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
	         	ADC_ChannelConfTypeDef sConfig = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	230c      	movs	r3, #12
 8000f50:	001a      	movs	r2, r3
 8000f52:	2100      	movs	r1, #0
 8000f54:	f005 faca 	bl	80064ec <memset>
	         	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	         	  */
	         	  sConfig.Channel = ADC_CHANNEL_8;
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	2208      	movs	r2, #8
 8000f5c:	601a      	str	r2, [r3, #0]
	         	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	2280      	movs	r2, #128	; 0x80
 8000f62:	0152      	lsls	r2, r2, #5
 8000f64:	605a      	str	r2, [r3, #4]
	         	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2203      	movs	r2, #3
 8000f6a:	609a      	str	r2, [r3, #8]
	         	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000f6c:	1d3a      	adds	r2, r7, #4
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <ADC_Select_CH8+0x3c>)
 8000f70:	0011      	movs	r1, r2
 8000f72:	0018      	movs	r0, r3
 8000f74:	f001 fcbc 	bl	80028f0 <HAL_ADC_ConfigChannel>
	         }
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b004      	add	sp, #16
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000007c 	.word	0x2000007c

08000f84 <ADC_Select_CHTemp>:

	  void ADC_Select_CHTemp (void)
	  {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
	  	ADC_ChannelConfTypeDef sConfig = {0};
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	230c      	movs	r3, #12
 8000f90:	001a      	movs	r2, r3
 8000f92:	2100      	movs	r1, #0
 8000f94:	f005 faaa 	bl	80064ec <memset>
	  	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  	  */
	  	  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2210      	movs	r2, #16
 8000f9c:	601a      	str	r2, [r3, #0]
	  	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	2280      	movs	r2, #128	; 0x80
 8000fa2:	0152      	lsls	r2, r2, #5
 8000fa4:	605a      	str	r2, [r3, #4]
	  	  sConfig.SamplingTime =ADC_SAMPLETIME_28CYCLES_5;
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2203      	movs	r2, #3
 8000faa:	609a      	str	r2, [r3, #8]
	      HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000fac:	1d3a      	adds	r2, r7, #4
 8000fae:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <ADC_Select_CHTemp+0x3c>)
 8000fb0:	0011      	movs	r1, r2
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f001 fc9c 	bl	80028f0 <HAL_ADC_ConfigChannel>
	  }
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b004      	add	sp, #16
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000007c 	.word	0x2000007c

08000fc4 <ADC_Select_CH_V_REF>:


	  void ADC_Select_CH_V_REF (void)
	    {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
	    	ADC_ChannelConfTypeDef sConfig = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	0018      	movs	r0, r3
 8000fce:	230c      	movs	r3, #12
 8000fd0:	001a      	movs	r2, r3
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	f005 fa8a 	bl	80064ec <memset>
	    	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	    	  */
	    	  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	2211      	movs	r2, #17
 8000fdc:	601a      	str	r2, [r3, #0]
	    	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2280      	movs	r2, #128	; 0x80
 8000fe2:	0152      	lsls	r2, r2, #5
 8000fe4:	605a      	str	r2, [r3, #4]
	    	  sConfig.SamplingTime =ADC_SAMPLETIME_13CYCLES_5;
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2202      	movs	r2, #2
 8000fea:	609a      	str	r2, [r3, #8]
	    	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000fec:	1d3a      	adds	r2, r7, #4
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <ADC_Select_CH_V_REF+0x3c>)
 8000ff0:	0011      	movs	r1, r2
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f001 fc7c 	bl	80028f0 <HAL_ADC_ConfigChannel>
	    }
 8000ff8:	46c0      	nop			; (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b004      	add	sp, #16
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000007c 	.word	0x2000007c

08001004 <ADC_read>:

	  uint16_t ADC_read(uint8_t n)

	  {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	0002      	movs	r2, r0
 800100c:	1dfb      	adds	r3, r7, #7
 800100e:	701a      	strb	r2, [r3, #0]

		  switch (n){
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b06      	cmp	r3, #6
 8001016:	d827      	bhi.n	8001068 <ADC_read+0x64>
 8001018:	009a      	lsls	r2, r3, #2
 800101a:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <ADC_read+0x9c>)
 800101c:	18d3      	adds	r3, r2, r3
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	469f      	mov	pc, r3

			  case 0:
		  ADC_reset_ch();
 8001022:	f7ff fea9 	bl	8000d78 <ADC_reset_ch>
          ADC_Select_CH0();
 8001026:	f7ff ff0d 	bl	8000e44 <ADC_Select_CH0>
          break;
 800102a:	e01d      	b.n	8001068 <ADC_read+0x64>
			  case 1:
				  ADC_reset_ch();
 800102c:	f7ff fea4 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CH1();
 8001030:	f7ff ff28 	bl	8000e84 <ADC_Select_CH1>
          break;
 8001034:	e018      	b.n	8001068 <ADC_read+0x64>

			  case 2:
				  ADC_reset_ch();
 8001036:	f7ff fe9f 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CH4();
 800103a:	f7ff ff43 	bl	8000ec4 <ADC_Select_CH4>
		  break;
 800103e:	e013      	b.n	8001068 <ADC_read+0x64>

			  case 3:
				  ADC_reset_ch();
 8001040:	f7ff fe9a 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CH5();
 8001044:	f7ff ff5e 	bl	8000f04 <ADC_Select_CH5>
		  break;
 8001048:	e00e      	b.n	8001068 <ADC_read+0x64>

			  case 4:
				  ADC_reset_ch();
 800104a:	f7ff fe95 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CH8();
 800104e:	f7ff ff79 	bl	8000f44 <ADC_Select_CH8>
		  break;
 8001052:	e009      	b.n	8001068 <ADC_read+0x64>

			  case 5:
				  ADC_reset_ch();
 8001054:	f7ff fe90 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CHTemp();
 8001058:	f7ff ff94 	bl	8000f84 <ADC_Select_CHTemp>
		  break;
 800105c:	e004      	b.n	8001068 <ADC_read+0x64>

			  case 6:
				  ADC_reset_ch();
 800105e:	f7ff fe8b 	bl	8000d78 <ADC_reset_ch>
		  ADC_Select_CH_V_REF();
 8001062:	f7ff ffaf 	bl	8000fc4 <ADC_Select_CH_V_REF>
		  break;
 8001066:	46c0      	nop			; (mov r8, r8)

		  }
 		  HAL_ADC_Start(&hadc);
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <ADC_read+0xa0>)
 800106a:	0018      	movs	r0, r3
 800106c:	f001 fa4c 	bl	8002508 <HAL_ADC_Start>
 		  HAL_ADC_PollForConversion(&hadc, 100);
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <ADC_read+0xa0>)
 8001072:	2164      	movs	r1, #100	; 0x64
 8001074:	0018      	movs	r0, r3
 8001076:	f001 fadb 	bl	8002630 <HAL_ADC_PollForConversion>
 		  adc_out = HAL_ADC_GetValue(&hadc);
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <ADC_read+0xa0>)
 800107c:	0018      	movs	r0, r3
 800107e:	f001 fb6f 	bl	8002760 <HAL_ADC_GetValue>
 8001082:	0003      	movs	r3, r0
 8001084:	b29a      	uxth	r2, r3
 8001086:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <ADC_read+0xa4>)
 8001088:	801a      	strh	r2, [r3, #0]
 		  HAL_ADC_Stop(&hadc);
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <ADC_read+0xa0>)
 800108c:	0018      	movs	r0, r3
 800108e:	f001 fa8f 	bl	80025b0 <HAL_ADC_Stop>
 		// adc_val[n]=adc_out;
 		// return adc_val[n];

 		  return adc_out;
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <ADC_read+0xa4>)
 8001094:	881b      	ldrh	r3, [r3, #0]
	  }
 8001096:	0018      	movs	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	b002      	add	sp, #8
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	08006e78 	.word	0x08006e78
 80010a4:	2000007c 	.word	0x2000007c
 80010a8:	20000228 	.word	0x20000228

080010ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b0:	f001 f86a 	bl	8002188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 f85a 	bl	800116c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f000 fada 	bl	8001670 <MX_GPIO_Init>
  MX_DMA_Init();
 80010bc:	f000 faba 	bl	8001634 <MX_DMA_Init>
  MX_TIM1_Init();
 80010c0:	f000 f97c 	bl	80013bc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80010c4:	f000 fa86 	bl	80015d4 <MX_USART1_UART_Init>
  MX_ADC_Init();
 80010c8:	f000 f8b0 	bl	800122c <MX_ADC_Init>
  MX_TIM3_Init();
 80010cc:	f000 fa2c 	bl	8001528 <MX_TIM3_Init>
  MX_IWDG_Init();
 80010d0:	f000 f954 	bl	800137c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  ReadConfig();
 80010d4:	f7ff f8fe 	bl	80002d4 <ReadConfig>

      ISOL_ON;
 80010d8:	2390      	movs	r3, #144	; 0x90
 80010da:	05db      	lsls	r3, r3, #23
 80010dc:	2201      	movs	r2, #1
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	0018      	movs	r0, r3
 80010e2:	f002 fcc0 	bl	8003a66 <HAL_GPIO_WritePin>
      alarm=0;
 80010e6:	4b1d      	ldr	r3, [pc, #116]	; (800115c <main+0xb0>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]

     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <main+0xb4>)
 80010ee:	2100      	movs	r1, #0
 80010f0:	0018      	movs	r0, r3
 80010f2:	f003 fb35 	bl	8004760 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <main+0xb4>)
 80010f8:	2104      	movs	r1, #4
 80010fa:	0018      	movs	r0, r3
 80010fc:	f003 fb30 	bl	8004760 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 8001100:	4b17      	ldr	r3, [pc, #92]	; (8001160 <main+0xb4>)
 8001102:	2108      	movs	r1, #8
 8001104:	0018      	movs	r0, r3
 8001106:	f003 fb2b 	bl	8004760 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <main+0xb4>)
 800110c:	210c      	movs	r1, #12
 800110e:	0018      	movs	r0, r3
 8001110:	f003 fb26 	bl	8004760 <HAL_TIM_IC_Start_IT>


     addres=settings[0];
 8001114:	4b13      	ldr	r3, [pc, #76]	; (8001164 <main+0xb8>)
 8001116:	781a      	ldrb	r2, [r3, #0]
 8001118:	4b13      	ldr	r3, [pc, #76]	; (8001168 <main+0xbc>)
 800111a:	701a      	strb	r2, [r3, #0]
     if(settings[0]==0xFF){addres=0;}
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <main+0xb8>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2bff      	cmp	r3, #255	; 0xff
 8001122:	d102      	bne.n	800112a <main+0x7e>
 8001124:	4b10      	ldr	r3, [pc, #64]	; (8001168 <main+0xbc>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
     LED1_OFF;
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	0119      	lsls	r1, r3, #4
 800112e:	2390      	movs	r3, #144	; 0x90
 8001130:	05db      	lsls	r3, r3, #23
 8001132:	2200      	movs	r2, #0
 8001134:	0018      	movs	r0, r3
 8001136:	f002 fc96 	bl	8003a66 <HAL_GPIO_WritePin>
     LED2_OFF;
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	0159      	lsls	r1, r3, #5
 800113e:	2390      	movs	r3, #144	; 0x90
 8001140:	05db      	lsls	r3, r3, #23
 8001142:	2200      	movs	r2, #0
 8001144:	0018      	movs	r0, r3
 8001146:	f002 fc8e 	bl	8003a66 <HAL_GPIO_WritePin>
     HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800114a:	2101      	movs	r1, #1
 800114c:	2000      	movs	r0, #0
 800114e:	f002 fd09 	bl	8003b64 <HAL_PWR_EnterSLEEPMode>
    HAL_SuspendTick();
 8001152:	f001 f87d 	bl	8002250 <HAL_SuspendTick>
   HAL_PWR_EnableSleepOnExit ();
 8001156:	f002 fd21 	bl	8003b9c <HAL_PWR_EnableSleepOnExit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800115a:	e7fe      	b.n	800115a <main+0xae>
 800115c:	20000234 	.word	0x20000234
 8001160:	200000cc 	.word	0x200000cc
 8001164:	20000360 	.word	0x20000360
 8001168:	20000000 	.word	0x20000000

0800116c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b095      	sub	sp, #84	; 0x54
 8001170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	2420      	movs	r4, #32
 8001174:	193b      	adds	r3, r7, r4
 8001176:	0018      	movs	r0, r3
 8001178:	2330      	movs	r3, #48	; 0x30
 800117a:	001a      	movs	r2, r3
 800117c:	2100      	movs	r1, #0
 800117e:	f005 f9b5 	bl	80064ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001182:	2310      	movs	r3, #16
 8001184:	18fb      	adds	r3, r7, r3
 8001186:	0018      	movs	r0, r3
 8001188:	2310      	movs	r3, #16
 800118a:	001a      	movs	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f005 f9ad 	bl	80064ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001192:	003b      	movs	r3, r7
 8001194:	0018      	movs	r0, r3
 8001196:	2310      	movs	r3, #16
 8001198:	001a      	movs	r2, r3
 800119a:	2100      	movs	r1, #0
 800119c:	f005 f9a6 	bl	80064ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80011a0:	0021      	movs	r1, r4
 80011a2:	187b      	adds	r3, r7, r1
 80011a4:	221a      	movs	r2, #26
 80011a6:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a8:	187b      	adds	r3, r7, r1
 80011aa:	2201      	movs	r2, #1
 80011ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80011ae:	187b      	adds	r3, r7, r1
 80011b0:	2201      	movs	r2, #1
 80011b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b4:	187b      	adds	r3, r7, r1
 80011b6:	2210      	movs	r2, #16
 80011b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80011ba:	187b      	adds	r3, r7, r1
 80011bc:	2210      	movs	r2, #16
 80011be:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011c0:	187b      	adds	r3, r7, r1
 80011c2:	2201      	movs	r2, #1
 80011c4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	0018      	movs	r0, r3
 80011d0:	f002 fcf2 	bl	8003bb8 <HAL_RCC_OscConfig>
 80011d4:	1e03      	subs	r3, r0, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0x70>
  {
    Error_Handler();
 80011d8:	f000 fd76 	bl	8001cc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011dc:	2110      	movs	r1, #16
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	2207      	movs	r2, #7
 80011e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	187b      	adds	r3, r7, r1
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f0:	187b      	adds	r3, r7, r1
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	2100      	movs	r1, #0
 80011fa:	0018      	movs	r0, r3
 80011fc:	f002 fff6 	bl	80041ec <HAL_RCC_ClockConfig>
 8001200:	1e03      	subs	r3, r0, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001204:	f000 fd60 	bl	8001cc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001208:	003b      	movs	r3, r7
 800120a:	2201      	movs	r2, #1
 800120c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 800120e:	003b      	movs	r3, r7
 8001210:	2203      	movs	r2, #3
 8001212:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001214:	003b      	movs	r3, r7
 8001216:	0018      	movs	r0, r3
 8001218:	f003 f92c 	bl	8004474 <HAL_RCCEx_PeriphCLKConfig>
 800121c:	1e03      	subs	r3, r0, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001220:	f000 fd52 	bl	8001cc8 <Error_Handler>
  }
}
 8001224:	46c0      	nop			; (mov r8, r8)
 8001226:	46bd      	mov	sp, r7
 8001228:	b015      	add	sp, #84	; 0x54
 800122a:	bd90      	pop	{r4, r7, pc}

0800122c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	0018      	movs	r0, r3
 8001236:	230c      	movs	r3, #12
 8001238:	001a      	movs	r2, r3
 800123a:	2100      	movs	r1, #0
 800123c:	f005 f956 	bl	80064ec <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001240:	4b4c      	ldr	r3, [pc, #304]	; (8001374 <MX_ADC_Init+0x148>)
 8001242:	4a4d      	ldr	r2, [pc, #308]	; (8001378 <MX_ADC_Init+0x14c>)
 8001244:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001246:	4b4b      	ldr	r3, [pc, #300]	; (8001374 <MX_ADC_Init+0x148>)
 8001248:	2200      	movs	r2, #0
 800124a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800124c:	4b49      	ldr	r3, [pc, #292]	; (8001374 <MX_ADC_Init+0x148>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001252:	4b48      	ldr	r3, [pc, #288]	; (8001374 <MX_ADC_Init+0x148>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001258:	4b46      	ldr	r3, [pc, #280]	; (8001374 <MX_ADC_Init+0x148>)
 800125a:	2201      	movs	r2, #1
 800125c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800125e:	4b45      	ldr	r3, [pc, #276]	; (8001374 <MX_ADC_Init+0x148>)
 8001260:	2204      	movs	r2, #4
 8001262:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001264:	4b43      	ldr	r3, [pc, #268]	; (8001374 <MX_ADC_Init+0x148>)
 8001266:	2200      	movs	r2, #0
 8001268:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800126a:	4b42      	ldr	r3, [pc, #264]	; (8001374 <MX_ADC_Init+0x148>)
 800126c:	2200      	movs	r2, #0
 800126e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001270:	4b40      	ldr	r3, [pc, #256]	; (8001374 <MX_ADC_Init+0x148>)
 8001272:	2200      	movs	r2, #0
 8001274:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001276:	4b3f      	ldr	r3, [pc, #252]	; (8001374 <MX_ADC_Init+0x148>)
 8001278:	2200      	movs	r2, #0
 800127a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800127c:	4b3d      	ldr	r3, [pc, #244]	; (8001374 <MX_ADC_Init+0x148>)
 800127e:	22c2      	movs	r2, #194	; 0xc2
 8001280:	32ff      	adds	r2, #255	; 0xff
 8001282:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001284:	4b3b      	ldr	r3, [pc, #236]	; (8001374 <MX_ADC_Init+0x148>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800128a:	4b3a      	ldr	r3, [pc, #232]	; (8001374 <MX_ADC_Init+0x148>)
 800128c:	2224      	movs	r2, #36	; 0x24
 800128e:	2100      	movs	r1, #0
 8001290:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001292:	4b38      	ldr	r3, [pc, #224]	; (8001374 <MX_ADC_Init+0x148>)
 8001294:	2201      	movs	r2, #1
 8001296:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001298:	4b36      	ldr	r3, [pc, #216]	; (8001374 <MX_ADC_Init+0x148>)
 800129a:	0018      	movs	r0, r3
 800129c:	f000 fff4 	bl	8002288 <HAL_ADC_Init>
 80012a0:	1e03      	subs	r3, r0, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80012a4:	f000 fd10 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	2280      	movs	r2, #128	; 0x80
 80012b2:	0152      	lsls	r2, r2, #5
 80012b4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2201      	movs	r2, #1
 80012ba:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80012bc:	1d3a      	adds	r2, r7, #4
 80012be:	4b2d      	ldr	r3, [pc, #180]	; (8001374 <MX_ADC_Init+0x148>)
 80012c0:	0011      	movs	r1, r2
 80012c2:	0018      	movs	r0, r3
 80012c4:	f001 fb14 	bl	80028f0 <HAL_ADC_ConfigChannel>
 80012c8:	1e03      	subs	r3, r0, #0
 80012ca:	d001      	beq.n	80012d0 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80012cc:	f000 fcfc 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80012d6:	1d3a      	adds	r2, r7, #4
 80012d8:	4b26      	ldr	r3, [pc, #152]	; (8001374 <MX_ADC_Init+0x148>)
 80012da:	0011      	movs	r1, r2
 80012dc:	0018      	movs	r0, r3
 80012de:	f001 fb07 	bl	80028f0 <HAL_ADC_ConfigChannel>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d001      	beq.n	80012ea <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80012e6:	f000 fcef 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2204      	movs	r2, #4
 80012ee:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80012f0:	1d3a      	adds	r2, r7, #4
 80012f2:	4b20      	ldr	r3, [pc, #128]	; (8001374 <MX_ADC_Init+0x148>)
 80012f4:	0011      	movs	r1, r2
 80012f6:	0018      	movs	r0, r3
 80012f8:	f001 fafa 	bl	80028f0 <HAL_ADC_ConfigChannel>
 80012fc:	1e03      	subs	r3, r0, #0
 80012fe:	d001      	beq.n	8001304 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8001300:	f000 fce2 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2205      	movs	r2, #5
 8001308:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800130a:	1d3a      	adds	r2, r7, #4
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <MX_ADC_Init+0x148>)
 800130e:	0011      	movs	r1, r2
 8001310:	0018      	movs	r0, r3
 8001312:	f001 faed 	bl	80028f0 <HAL_ADC_ConfigChannel>
 8001316:	1e03      	subs	r3, r0, #0
 8001318:	d001      	beq.n	800131e <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800131a:	f000 fcd5 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	2208      	movs	r2, #8
 8001322:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001324:	1d3a      	adds	r2, r7, #4
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <MX_ADC_Init+0x148>)
 8001328:	0011      	movs	r1, r2
 800132a:	0018      	movs	r0, r3
 800132c:	f001 fae0 	bl	80028f0 <HAL_ADC_ConfigChannel>
 8001330:	1e03      	subs	r3, r0, #0
 8001332:	d001      	beq.n	8001338 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8001334:	f000 fcc8 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2210      	movs	r2, #16
 800133c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800133e:	1d3a      	adds	r2, r7, #4
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_ADC_Init+0x148>)
 8001342:	0011      	movs	r1, r2
 8001344:	0018      	movs	r0, r3
 8001346:	f001 fad3 	bl	80028f0 <HAL_ADC_ConfigChannel>
 800134a:	1e03      	subs	r3, r0, #0
 800134c:	d001      	beq.n	8001352 <MX_ADC_Init+0x126>
  {
    Error_Handler();
 800134e:	f000 fcbb 	bl	8001cc8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2211      	movs	r2, #17
 8001356:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001358:	1d3a      	adds	r2, r7, #4
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_ADC_Init+0x148>)
 800135c:	0011      	movs	r1, r2
 800135e:	0018      	movs	r0, r3
 8001360:	f001 fac6 	bl	80028f0 <HAL_ADC_ConfigChannel>
 8001364:	1e03      	subs	r3, r0, #0
 8001366:	d001      	beq.n	800136c <MX_ADC_Init+0x140>
  {
    Error_Handler();
 8001368:	f000 fcae 	bl	8001cc8 <Error_Handler>
  /* USER CODE BEGIN ADC_Init 2 */


  /* USER CODE END ADC_Init 2 */

}
 800136c:	46c0      	nop			; (mov r8, r8)
 800136e:	46bd      	mov	sp, r7
 8001370:	b004      	add	sp, #16
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000007c 	.word	0x2000007c
 8001378:	40012400 	.word	0x40012400

0800137c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001380:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <MX_IWDG_Init+0x34>)
 8001382:	4a0c      	ldr	r2, [pc, #48]	; (80013b4 <MX_IWDG_Init+0x38>)
 8001384:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <MX_IWDG_Init+0x34>)
 8001388:	2204      	movs	r2, #4
 800138a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <MX_IWDG_Init+0x34>)
 800138e:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <MX_IWDG_Init+0x3c>)
 8001390:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8001392:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <MX_IWDG_Init+0x34>)
 8001394:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <MX_IWDG_Init+0x3c>)
 8001396:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <MX_IWDG_Init+0x34>)
 800139a:	0018      	movs	r0, r3
 800139c:	f002 fb80 	bl	8003aa0 <HAL_IWDG_Init>
 80013a0:	1e03      	subs	r3, r0, #0
 80013a2:	d001      	beq.n	80013a8 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 80013a4:	f000 fc90 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80013a8:	46c0      	nop			; (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	200000bc 	.word	0x200000bc
 80013b4:	40003000 	.word	0x40003000
 80013b8:	00000fff 	.word	0x00000fff

080013bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c2:	2318      	movs	r3, #24
 80013c4:	18fb      	adds	r3, r7, r3
 80013c6:	0018      	movs	r0, r3
 80013c8:	2310      	movs	r3, #16
 80013ca:	001a      	movs	r2, r3
 80013cc:	2100      	movs	r1, #0
 80013ce:	f005 f88d 	bl	80064ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d2:	2310      	movs	r3, #16
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	0018      	movs	r0, r3
 80013d8:	2308      	movs	r3, #8
 80013da:	001a      	movs	r2, r3
 80013dc:	2100      	movs	r1, #0
 80013de:	f005 f885 	bl	80064ec <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013e2:	003b      	movs	r3, r7
 80013e4:	0018      	movs	r0, r3
 80013e6:	2310      	movs	r3, #16
 80013e8:	001a      	movs	r2, r3
 80013ea:	2100      	movs	r1, #0
 80013ec:	f005 f87e 	bl	80064ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013f0:	4b4a      	ldr	r3, [pc, #296]	; (800151c <MX_TIM1_Init+0x160>)
 80013f2:	4a4b      	ldr	r2, [pc, #300]	; (8001520 <MX_TIM1_Init+0x164>)
 80013f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 499;
 80013f6:	4b49      	ldr	r3, [pc, #292]	; (800151c <MX_TIM1_Init+0x160>)
 80013f8:	22f4      	movs	r2, #244	; 0xf4
 80013fa:	32ff      	adds	r2, #255	; 0xff
 80013fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fe:	4b47      	ldr	r3, [pc, #284]	; (800151c <MX_TIM1_Init+0x160>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000;
 8001404:	4b45      	ldr	r3, [pc, #276]	; (800151c <MX_TIM1_Init+0x160>)
 8001406:	4a47      	ldr	r2, [pc, #284]	; (8001524 <MX_TIM1_Init+0x168>)
 8001408:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140a:	4b44      	ldr	r3, [pc, #272]	; (800151c <MX_TIM1_Init+0x160>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001410:	4b42      	ldr	r3, [pc, #264]	; (800151c <MX_TIM1_Init+0x160>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	4b41      	ldr	r3, [pc, #260]	; (800151c <MX_TIM1_Init+0x160>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800141c:	4b3f      	ldr	r3, [pc, #252]	; (800151c <MX_TIM1_Init+0x160>)
 800141e:	0018      	movs	r0, r3
 8001420:	f003 f8f6 	bl	8004610 <HAL_TIM_Base_Init>
 8001424:	1e03      	subs	r3, r0, #0
 8001426:	d001      	beq.n	800142c <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8001428:	f000 fc4e 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142c:	2118      	movs	r1, #24
 800142e:	187b      	adds	r3, r7, r1
 8001430:	2280      	movs	r2, #128	; 0x80
 8001432:	0152      	lsls	r2, r2, #5
 8001434:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001436:	187a      	adds	r2, r7, r1
 8001438:	4b38      	ldr	r3, [pc, #224]	; (800151c <MX_TIM1_Init+0x160>)
 800143a:	0011      	movs	r1, r2
 800143c:	0018      	movs	r0, r3
 800143e:	f003 fc4b 	bl	8004cd8 <HAL_TIM_ConfigClockSource>
 8001442:	1e03      	subs	r3, r0, #0
 8001444:	d001      	beq.n	800144a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001446:	f000 fc3f 	bl	8001cc8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800144a:	4b34      	ldr	r3, [pc, #208]	; (800151c <MX_TIM1_Init+0x160>)
 800144c:	0018      	movs	r0, r3
 800144e:	f003 f92f 	bl	80046b0 <HAL_TIM_IC_Init>
 8001452:	1e03      	subs	r3, r0, #0
 8001454:	d001      	beq.n	800145a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001456:	f000 fc37 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145a:	2110      	movs	r1, #16
 800145c:	187b      	adds	r3, r7, r1
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001462:	187b      	adds	r3, r7, r1
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001468:	187a      	adds	r2, r7, r1
 800146a:	4b2c      	ldr	r3, [pc, #176]	; (800151c <MX_TIM1_Init+0x160>)
 800146c:	0011      	movs	r1, r2
 800146e:	0018      	movs	r0, r3
 8001470:	f003 ff9e 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d001      	beq.n	800147c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001478:	f000 fc26 	bl	8001cc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800147c:	003b      	movs	r3, r7
 800147e:	2202      	movs	r2, #2
 8001480:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001482:	003b      	movs	r3, r7
 8001484:	2201      	movs	r2, #1
 8001486:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001488:	003b      	movs	r3, r7
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800148e:	003b      	movs	r3, r7
 8001490:	2200      	movs	r2, #0
 8001492:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001494:	0039      	movs	r1, r7
 8001496:	4b21      	ldr	r3, [pc, #132]	; (800151c <MX_TIM1_Init+0x160>)
 8001498:	2200      	movs	r2, #0
 800149a:	0018      	movs	r0, r3
 800149c:	f003 fb78 	bl	8004b90 <HAL_TIM_IC_ConfigChannel>
 80014a0:	1e03      	subs	r3, r0, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80014a4:	f000 fc10 	bl	8001cc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014a8:	003b      	movs	r3, r7
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80014ae:	003b      	movs	r3, r7
 80014b0:	2202      	movs	r2, #2
 80014b2:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80014b4:	0039      	movs	r1, r7
 80014b6:	4b19      	ldr	r3, [pc, #100]	; (800151c <MX_TIM1_Init+0x160>)
 80014b8:	2204      	movs	r2, #4
 80014ba:	0018      	movs	r0, r3
 80014bc:	f003 fb68 	bl	8004b90 <HAL_TIM_IC_ConfigChannel>
 80014c0:	1e03      	subs	r3, r0, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 80014c4:	f000 fc00 	bl	8001cc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014c8:	003b      	movs	r3, r7
 80014ca:	2202      	movs	r2, #2
 80014cc:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014ce:	003b      	movs	r3, r7
 80014d0:	2201      	movs	r2, #1
 80014d2:	605a      	str	r2, [r3, #4]
  sConfigIC.ICFilter = 10;
 80014d4:	003b      	movs	r3, r7
 80014d6:	220a      	movs	r2, #10
 80014d8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80014da:	0039      	movs	r1, r7
 80014dc:	4b0f      	ldr	r3, [pc, #60]	; (800151c <MX_TIM1_Init+0x160>)
 80014de:	2208      	movs	r2, #8
 80014e0:	0018      	movs	r0, r3
 80014e2:	f003 fb55 	bl	8004b90 <HAL_TIM_IC_ConfigChannel>
 80014e6:	1e03      	subs	r3, r0, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM1_Init+0x132>
  {
    Error_Handler();
 80014ea:	f000 fbed 	bl	8001cc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014ee:	003b      	movs	r3, r7
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80014f4:	003b      	movs	r3, r7
 80014f6:	2202      	movs	r2, #2
 80014f8:	605a      	str	r2, [r3, #4]
  sConfigIC.ICFilter = 0;
 80014fa:	003b      	movs	r3, r7
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001500:	0039      	movs	r1, r7
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <MX_TIM1_Init+0x160>)
 8001504:	220c      	movs	r2, #12
 8001506:	0018      	movs	r0, r3
 8001508:	f003 fb42 	bl	8004b90 <HAL_TIM_IC_ConfigChannel>
 800150c:	1e03      	subs	r3, r0, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001510:	f000 fbda 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46bd      	mov	sp, r7
 8001518:	b00a      	add	sp, #40	; 0x28
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200000cc 	.word	0x200000cc
 8001520:	40012c00 	.word	0x40012c00
 8001524:	00009c40 	.word	0x00009c40

08001528 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152e:	2308      	movs	r3, #8
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	0018      	movs	r0, r3
 8001534:	2310      	movs	r3, #16
 8001536:	001a      	movs	r2, r3
 8001538:	2100      	movs	r1, #0
 800153a:	f004 ffd7 	bl	80064ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153e:	003b      	movs	r3, r7
 8001540:	0018      	movs	r0, r3
 8001542:	2308      	movs	r3, #8
 8001544:	001a      	movs	r2, r3
 8001546:	2100      	movs	r1, #0
 8001548:	f004 ffd0 	bl	80064ec <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_TIM3_Init+0xa0>)
 800154e:	4a1f      	ldr	r2, [pc, #124]	; (80015cc <MX_TIM3_Init+0xa4>)
 8001550:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001552:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <MX_TIM3_Init+0xa0>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <MX_TIM3_Init+0xa0>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800155e:	4b1a      	ldr	r3, [pc, #104]	; (80015c8 <MX_TIM3_Init+0xa0>)
 8001560:	4a1b      	ldr	r2, [pc, #108]	; (80015d0 <MX_TIM3_Init+0xa8>)
 8001562:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001564:	4b18      	ldr	r3, [pc, #96]	; (80015c8 <MX_TIM3_Init+0xa0>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156a:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <MX_TIM3_Init+0xa0>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <MX_TIM3_Init+0xa0>)
 8001572:	0018      	movs	r0, r3
 8001574:	f003 f84c 	bl	8004610 <HAL_TIM_Base_Init>
 8001578:	1e03      	subs	r3, r0, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800157c:	f000 fba4 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001580:	2108      	movs	r1, #8
 8001582:	187b      	adds	r3, r7, r1
 8001584:	2280      	movs	r2, #128	; 0x80
 8001586:	0152      	lsls	r2, r2, #5
 8001588:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800158a:	187a      	adds	r2, r7, r1
 800158c:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_TIM3_Init+0xa0>)
 800158e:	0011      	movs	r1, r2
 8001590:	0018      	movs	r0, r3
 8001592:	f003 fba1 	bl	8004cd8 <HAL_TIM_ConfigClockSource>
 8001596:	1e03      	subs	r3, r0, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800159a:	f000 fb95 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	003b      	movs	r3, r7
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a4:	003b      	movs	r3, r7
 80015a6:	2200      	movs	r2, #0
 80015a8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015aa:	003a      	movs	r2, r7
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <MX_TIM3_Init+0xa0>)
 80015ae:	0011      	movs	r1, r2
 80015b0:	0018      	movs	r0, r3
 80015b2:	f003 fefd 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 80015b6:	1e03      	subs	r3, r0, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80015ba:	f000 fb85 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	46bd      	mov	sp, r7
 80015c2:	b006      	add	sp, #24
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	20000114 	.word	0x20000114
 80015cc:	40000400 	.word	0x40000400
 80015d0:	0000ffff 	.word	0x0000ffff

080015d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <MX_USART1_UART_Init+0x5c>)
 80015dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 256000;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015e0:	22fa      	movs	r2, #250	; 0xfa
 80015e2:	0292      	lsls	r2, r2, #10
 80015e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015e6:	4b11      	ldr	r3, [pc, #68]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <MX_USART1_UART_Init+0x58>)
 80015fa:	220c      	movs	r2, #12
 80015fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <MX_USART1_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <MX_USART1_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <MX_USART1_UART_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_USART1_UART_Init+0x58>)
 8001612:	2200      	movs	r2, #0
 8001614:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <MX_USART1_UART_Init+0x58>)
 8001618:	0018      	movs	r0, r3
 800161a:	f003 ff2b 	bl	8005474 <HAL_UART_Init>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d001      	beq.n	8001626 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001622:	f000 fb51 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	2000015c 	.word	0x2000015c
 8001630:	40013800 	.word	0x40013800

08001634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <MX_DMA_Init+0x38>)
 800163c:	695a      	ldr	r2, [r3, #20]
 800163e:	4b0b      	ldr	r3, [pc, #44]	; (800166c <MX_DMA_Init+0x38>)
 8001640:	2101      	movs	r1, #1
 8001642:	430a      	orrs	r2, r1
 8001644:	615a      	str	r2, [r3, #20]
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <MX_DMA_Init+0x38>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	2201      	movs	r2, #1
 800164c:	4013      	ands	r3, r2
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	200a      	movs	r0, #10
 8001658:	f001 fc2e 	bl	8002eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800165c:	200a      	movs	r0, #10
 800165e:	f001 fc40 	bl	8002ee2 <HAL_NVIC_EnableIRQ>

}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b002      	add	sp, #8
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	40021000 	.word	0x40021000

08001670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001676:	240c      	movs	r4, #12
 8001678:	193b      	adds	r3, r7, r4
 800167a:	0018      	movs	r0, r3
 800167c:	2314      	movs	r3, #20
 800167e:	001a      	movs	r2, r3
 8001680:	2100      	movs	r1, #0
 8001682:	f004 ff33 	bl	80064ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001686:	4b4a      	ldr	r3, [pc, #296]	; (80017b0 <MX_GPIO_Init+0x140>)
 8001688:	695a      	ldr	r2, [r3, #20]
 800168a:	4b49      	ldr	r3, [pc, #292]	; (80017b0 <MX_GPIO_Init+0x140>)
 800168c:	2180      	movs	r1, #128	; 0x80
 800168e:	03c9      	lsls	r1, r1, #15
 8001690:	430a      	orrs	r2, r1
 8001692:	615a      	str	r2, [r3, #20]
 8001694:	4b46      	ldr	r3, [pc, #280]	; (80017b0 <MX_GPIO_Init+0x140>)
 8001696:	695a      	ldr	r2, [r3, #20]
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	03db      	lsls	r3, r3, #15
 800169c:	4013      	ands	r3, r2
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a2:	4b43      	ldr	r3, [pc, #268]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016a4:	695a      	ldr	r2, [r3, #20]
 80016a6:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	0289      	lsls	r1, r1, #10
 80016ac:	430a      	orrs	r2, r1
 80016ae:	615a      	str	r2, [r3, #20]
 80016b0:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016b2:	695a      	ldr	r2, [r3, #20]
 80016b4:	2380      	movs	r3, #128	; 0x80
 80016b6:	029b      	lsls	r3, r3, #10
 80016b8:	4013      	ands	r3, r2
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016c0:	695a      	ldr	r2, [r3, #20]
 80016c2:	4b3b      	ldr	r3, [pc, #236]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016c4:	2180      	movs	r1, #128	; 0x80
 80016c6:	02c9      	lsls	r1, r1, #11
 80016c8:	430a      	orrs	r2, r1
 80016ca:	615a      	str	r2, [r3, #20]
 80016cc:	4b38      	ldr	r3, [pc, #224]	; (80017b0 <MX_GPIO_Init+0x140>)
 80016ce:	695a      	ldr	r2, [r3, #20]
 80016d0:	2380      	movs	r3, #128	; 0x80
 80016d2:	02db      	lsls	r3, r3, #11
 80016d4:	4013      	ands	r3, r2
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ISOL_Pin|OWR_Pin|LED_1_Pin|LED_2_Pin
 80016da:	4936      	ldr	r1, [pc, #216]	; (80017b4 <MX_GPIO_Init+0x144>)
 80016dc:	2390      	movs	r3, #144	; 0x90
 80016de:	05db      	lsls	r3, r3, #23
 80016e0:	2200      	movs	r2, #0
 80016e2:	0018      	movs	r0, r3
 80016e4:	f002 f9bf 	bl	8003a66 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_1_1_Pin|OUT_1_2_Pin|REL_2_Pin|REL_3_Pin
 80016e8:	4b33      	ldr	r3, [pc, #204]	; (80017b8 <MX_GPIO_Init+0x148>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	21f8      	movs	r1, #248	; 0xf8
 80016ee:	0018      	movs	r0, r3
 80016f0:	f002 f9b9 	bl	8003a66 <HAL_GPIO_WritePin>
                          |REL_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ISOL_Pin LED_1_Pin LED_2_Pin PA15 */
  GPIO_InitStruct.Pin = ISOL_Pin|LED_1_Pin|LED_2_Pin|GPIO_PIN_15;
 80016f4:	193b      	adds	r3, r7, r4
 80016f6:	4a31      	ldr	r2, [pc, #196]	; (80017bc <MX_GPIO_Init+0x14c>)
 80016f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	193b      	adds	r3, r7, r4
 80016fc:	2201      	movs	r2, #1
 80016fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	193b      	adds	r3, r7, r4
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	193b      	adds	r3, r7, r4
 8001708:	2200      	movs	r2, #0
 800170a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	193a      	adds	r2, r7, r4
 800170e:	2390      	movs	r3, #144	; 0x90
 8001710:	05db      	lsls	r3, r3, #23
 8001712:	0011      	movs	r1, r2
 8001714:	0018      	movs	r0, r3
 8001716:	f002 f819 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pin : OWR_Pin */
  GPIO_InitStruct.Pin = OWR_Pin;
 800171a:	193b      	adds	r3, r7, r4
 800171c:	2280      	movs	r2, #128	; 0x80
 800171e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	193b      	adds	r3, r7, r4
 8001722:	2201      	movs	r2, #1
 8001724:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	193b      	adds	r3, r7, r4
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800172c:	193b      	adds	r3, r7, r4
 800172e:	2203      	movs	r2, #3
 8001730:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OWR_GPIO_Port, &GPIO_InitStruct);
 8001732:	193a      	adds	r2, r7, r4
 8001734:	2390      	movs	r3, #144	; 0x90
 8001736:	05db      	lsls	r3, r3, #23
 8001738:	0011      	movs	r1, r2
 800173a:	0018      	movs	r0, r3
 800173c:	f002 f806 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_1_Pin */
  GPIO_InitStruct.Pin = BTN_1_Pin;
 8001740:	193b      	adds	r3, r7, r4
 8001742:	2202      	movs	r2, #2
 8001744:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	193b      	adds	r3, r7, r4
 8001748:	2200      	movs	r2, #0
 800174a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	193b      	adds	r3, r7, r4
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_1_GPIO_Port, &GPIO_InitStruct);
 8001752:	193b      	adds	r3, r7, r4
 8001754:	4a18      	ldr	r2, [pc, #96]	; (80017b8 <MX_GPIO_Init+0x148>)
 8001756:	0019      	movs	r1, r3
 8001758:	0010      	movs	r0, r2
 800175a:	f001 fff7 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800175e:	193b      	adds	r3, r7, r4
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	0092      	lsls	r2, r2, #2
 8001764:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001766:	193b      	adds	r3, r7, r4
 8001768:	2200      	movs	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	193b      	adds	r3, r7, r4
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	193a      	adds	r2, r7, r4
 8001774:	2390      	movs	r3, #144	; 0x90
 8001776:	05db      	lsls	r3, r3, #23
 8001778:	0011      	movs	r1, r2
 800177a:	0018      	movs	r0, r3
 800177c:	f001 ffe6 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_1_1_Pin OUT_1_2_Pin REL_2_Pin REL_3_Pin
                           REL_4_Pin */
  GPIO_InitStruct.Pin = OUT_1_1_Pin|OUT_1_2_Pin|REL_2_Pin|REL_3_Pin
 8001780:	0021      	movs	r1, r4
 8001782:	187b      	adds	r3, r7, r1
 8001784:	22f8      	movs	r2, #248	; 0xf8
 8001786:	601a      	str	r2, [r3, #0]
                          |REL_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	187b      	adds	r3, r7, r1
 800178a:	2201      	movs	r2, #1
 800178c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	187b      	adds	r3, r7, r1
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	187b      	adds	r3, r7, r1
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	187b      	adds	r3, r7, r1
 800179c:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <MX_GPIO_Init+0x148>)
 800179e:	0019      	movs	r1, r3
 80017a0:	0010      	movs	r0, r2
 80017a2:	f001 ffd3 	bl	800374c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b009      	add	sp, #36	; 0x24
 80017ac:	bd90      	pop	{r4, r7, pc}
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	40021000 	.word	0x40021000
 80017b4:	000098c0 	.word	0x000098c0
 80017b8:	48000400 	.word	0x48000400
 80017bc:	00009840 	.word	0x00009840

080017c0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
     if (htim->Instance == TIM1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4ada      	ldr	r2, [pc, #872]	; (8001b38 <HAL_TIM_IC_CaptureCallback+0x378>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d000      	beq.n	80017d4 <HAL_TIM_IC_CaptureCallback+0x14>
 80017d2:	e092      	b.n	80018fa <HAL_TIM_IC_CaptureCallback+0x13a>
     {


         if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)&&(line_status==0))
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	7f1b      	ldrb	r3, [r3, #28]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d140      	bne.n	800185e <HAL_TIM_IC_CaptureCallback+0x9e>
 80017dc:	4bd7      	ldr	r3, [pc, #860]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d13c      	bne.n	800185e <HAL_TIM_IC_CaptureCallback+0x9e>
         {

        	 period = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 80017e4:	4bd6      	ldr	r3, [pc, #856]	; (8001b40 <HAL_TIM_IC_CaptureCallback+0x380>)
 80017e6:	2100      	movs	r1, #0
 80017e8:	0018      	movs	r0, r3
 80017ea:	f003 fb49 	bl	8004e80 <HAL_TIM_ReadCapturedValue>
 80017ee:	0003      	movs	r3, r0
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	4bd4      	ldr	r3, [pc, #848]	; (8001b44 <HAL_TIM_IC_CaptureCallback+0x384>)
 80017f4:	801a      	strh	r2, [r3, #0]


        	 TIM1->CNT=0;
 80017f6:	4bd0      	ldr	r3, [pc, #832]	; (8001b38 <HAL_TIM_IC_CaptureCallback+0x378>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	625a      	str	r2, [r3, #36]	; 0x24
         if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==0)   {alarm=1;}
 80017fc:	4bd2      	ldr	r3, [pc, #840]	; (8001b48 <HAL_TIM_IC_CaptureCallback+0x388>)
 80017fe:	2102      	movs	r1, #2
 8001800:	0018      	movs	r0, r3
 8001802:	f002 f913 	bl	8003a2c <HAL_GPIO_ReadPin>
 8001806:	1e03      	subs	r3, r0, #0
 8001808:	d102      	bne.n	8001810 <HAL_TIM_IC_CaptureCallback+0x50>
 800180a:	4bd0      	ldr	r3, [pc, #832]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 800180c:	2201      	movs	r2, #1
 800180e:	701a      	strb	r2, [r3, #0]
        	 OWR_OFF;LED1_OFF;LED2_OFF;
 8001810:	2390      	movs	r3, #144	; 0x90
 8001812:	05db      	lsls	r3, r3, #23
 8001814:	2200      	movs	r2, #0
 8001816:	2180      	movs	r1, #128	; 0x80
 8001818:	0018      	movs	r0, r3
 800181a:	f002 f924 	bl	8003a66 <HAL_GPIO_WritePin>
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	0119      	lsls	r1, r3, #4
 8001822:	2390      	movs	r3, #144	; 0x90
 8001824:	05db      	lsls	r3, r3, #23
 8001826:	2200      	movs	r2, #0
 8001828:	0018      	movs	r0, r3
 800182a:	f002 f91c 	bl	8003a66 <HAL_GPIO_WritePin>
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	0159      	lsls	r1, r3, #5
 8001832:	2390      	movs	r3, #144	; 0x90
 8001834:	05db      	lsls	r3, r3, #23
 8001836:	2200      	movs	r2, #0
 8001838:	0018      	movs	r0, r3
 800183a:	f002 f914 	bl	8003a66 <HAL_GPIO_WritePin>
        	 if((count==192)||(period>=100)){
 800183e:	4bc4      	ldr	r3, [pc, #784]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2bc0      	cmp	r3, #192	; 0xc0
 8001844:	d003      	beq.n	800184e <HAL_TIM_IC_CaptureCallback+0x8e>
 8001846:	4bbf      	ldr	r3, [pc, #764]	; (8001b44 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	2b63      	cmp	r3, #99	; 0x63
 800184c:	d904      	bls.n	8001858 <HAL_TIM_IC_CaptureCallback+0x98>
        		 Print_test();
 800184e:	f7fe fd75 	bl	800033c <Print_test>
        		 count=0;}
 8001852:	4bbf      	ldr	r3, [pc, #764]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]

        	 line_status=1;
 8001858:	4bb8      	ldr	r3, [pc, #736]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 800185a:	2201      	movs	r2, #1
 800185c:	701a      	strb	r2, [r3, #0]
        	 }


         if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)&&(line_status==0))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7f1b      	ldrb	r3, [r3, #28]
 8001862:	2b04      	cmp	r3, #4
 8001864:	d147      	bne.n	80018f6 <HAL_TIM_IC_CaptureCallback+0x136>
 8001866:	4bb5      	ldr	r3, [pc, #724]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d143      	bne.n	80018f6 <HAL_TIM_IC_CaptureCallback+0x136>
                  {
                 	 period_x = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_3);
 800186e:	4bb4      	ldr	r3, [pc, #720]	; (8001b40 <HAL_TIM_IC_CaptureCallback+0x380>)
 8001870:	2108      	movs	r1, #8
 8001872:	0018      	movs	r0, r3
 8001874:	f003 fb04 	bl	8004e80 <HAL_TIM_ReadCapturedValue>
 8001878:	0003      	movs	r3, r0
 800187a:	b29a      	uxth	r2, r3
 800187c:	4bb5      	ldr	r3, [pc, #724]	; (8001b54 <HAL_TIM_IC_CaptureCallback+0x394>)
 800187e:	801a      	strh	r2, [r3, #0]

                 	 TIM1->CNT=0;
 8001880:	4bad      	ldr	r3, [pc, #692]	; (8001b38 <HAL_TIM_IC_CaptureCallback+0x378>)
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	; 0x24
                  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==0)   {alarm=1;}
 8001886:	4bb0      	ldr	r3, [pc, #704]	; (8001b48 <HAL_TIM_IC_CaptureCallback+0x388>)
 8001888:	2102      	movs	r1, #2
 800188a:	0018      	movs	r0, r3
 800188c:	f002 f8ce 	bl	8003a2c <HAL_GPIO_ReadPin>
 8001890:	1e03      	subs	r3, r0, #0
 8001892:	d102      	bne.n	800189a <HAL_TIM_IC_CaptureCallback+0xda>
 8001894:	4bad      	ldr	r3, [pc, #692]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001896:	2201      	movs	r2, #1
 8001898:	701a      	strb	r2, [r3, #0]
                 	 OWR_OFF;LED1_OFF;LED2_OFF;
 800189a:	2390      	movs	r3, #144	; 0x90
 800189c:	05db      	lsls	r3, r3, #23
 800189e:	2200      	movs	r2, #0
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	0018      	movs	r0, r3
 80018a4:	f002 f8df 	bl	8003a66 <HAL_GPIO_WritePin>
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	0119      	lsls	r1, r3, #4
 80018ac:	2390      	movs	r3, #144	; 0x90
 80018ae:	05db      	lsls	r3, r3, #23
 80018b0:	2200      	movs	r2, #0
 80018b2:	0018      	movs	r0, r3
 80018b4:	f002 f8d7 	bl	8003a66 <HAL_GPIO_WritePin>
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	0159      	lsls	r1, r3, #5
 80018bc:	2390      	movs	r3, #144	; 0x90
 80018be:	05db      	lsls	r3, r3, #23
 80018c0:	2200      	movs	r2, #0
 80018c2:	0018      	movs	r0, r3
 80018c4:	f002 f8cf 	bl	8003a66 <HAL_GPIO_WritePin>
                 	 if((count==192)||(period_x>=100)){
 80018c8:	4ba1      	ldr	r3, [pc, #644]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2bc0      	cmp	r3, #192	; 0xc0
 80018ce:	d003      	beq.n	80018d8 <HAL_TIM_IC_CaptureCallback+0x118>
 80018d0:	4ba0      	ldr	r3, [pc, #640]	; (8001b54 <HAL_TIM_IC_CaptureCallback+0x394>)
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	2b63      	cmp	r3, #99	; 0x63
 80018d6:	d904      	bls.n	80018e2 <HAL_TIM_IC_CaptureCallback+0x122>
                 		Print_test();
 80018d8:	f7fe fd30 	bl	800033c <Print_test>
                 		 count=0;
 80018dc:	4b9c      	ldr	r3, [pc, #624]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]

                 	 }
                 	 ISOL_ON;
 80018e2:	2390      	movs	r3, #144	; 0x90
 80018e4:	05db      	lsls	r3, r3, #23
 80018e6:	2201      	movs	r2, #1
 80018e8:	2140      	movs	r1, #64	; 0x40
 80018ea:	0018      	movs	r0, r3
 80018ec:	f002 f8bb 	bl	8003a66 <HAL_GPIO_WritePin>
                 	 line_status=2;
 80018f0:	4b92      	ldr	r3, [pc, #584]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 80018f2:	2202      	movs	r2, #2
 80018f4:	701a      	strb	r2, [r3, #0]
                 	 }


         HAL_PWR_EnableSleepOnExit ();
 80018f6:	f002 f951 	bl	8003b9c <HAL_PWR_EnableSleepOnExit>
         }



          if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // FALLING с HIGH на LOW
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	7f1b      	ldrb	r3, [r3, #28]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d000      	beq.n	8001904 <HAL_TIM_IC_CaptureCallback+0x144>
 8001902:	e0d1      	b.n	8001aa8 <HAL_TIM_IC_CaptureCallback+0x2e8>
                        { pulse = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2);
 8001904:	4b8e      	ldr	r3, [pc, #568]	; (8001b40 <HAL_TIM_IC_CaptureCallback+0x380>)
 8001906:	2104      	movs	r1, #4
 8001908:	0018      	movs	r0, r3
 800190a:	f003 fab9 	bl	8004e80 <HAL_TIM_ReadCapturedValue>
 800190e:	0003      	movs	r3, r0
 8001910:	b29a      	uxth	r2, r3
 8001912:	4b91      	ldr	r3, [pc, #580]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 8001914:	801a      	strh	r2, [r3, #0]
                          HAL_IWDG_Refresh(&hiwdg);
 8001916:	4b91      	ldr	r3, [pc, #580]	; (8001b5c <HAL_TIM_IC_CaptureCallback+0x39c>)
 8001918:	0018      	movs	r0, r3
 800191a:	f002 f913 	bl	8003b44 <HAL_IWDG_Refresh>

                          if(line_status==1){ISOL_OFF};
 800191e:	4b87      	ldr	r3, [pc, #540]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d106      	bne.n	8001934 <HAL_TIM_IC_CaptureCallback+0x174>
 8001926:	2390      	movs	r3, #144	; 0x90
 8001928:	05db      	lsls	r3, r3, #23
 800192a:	2200      	movs	r2, #0
 800192c:	2140      	movs	r1, #64	; 0x40
 800192e:	0018      	movs	r0, r3
 8001930:	f002 f899 	bl	8003a66 <HAL_GPIO_WritePin>
                          line_status=0;
 8001934:	4b81      	ldr	r3, [pc, #516]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
                          if((ADC_read(0))>=150){alarm=0;}
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff fb62 	bl	8001004 <ADC_read>
 8001940:	0003      	movs	r3, r0
 8001942:	2b95      	cmp	r3, #149	; 0x95
 8001944:	d902      	bls.n	800194c <HAL_TIM_IC_CaptureCallback+0x18c>
 8001946:	4b81      	ldr	r3, [pc, #516]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
                          if((ADC_read(0))<150){alarm=1;}
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff fb59 	bl	8001004 <ADC_read>
 8001952:	0003      	movs	r3, r0
 8001954:	2b95      	cmp	r3, #149	; 0x95
 8001956:	d802      	bhi.n	800195e <HAL_TIM_IC_CaptureCallback+0x19e>
 8001958:	4b7c      	ldr	r3, [pc, #496]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 800195a:	2201      	movs	r2, #1
 800195c:	701a      	strb	r2, [r3, #0]
                          v_CPU=ADC_read(8)/16;
 800195e:	2008      	movs	r0, #8
 8001960:	f7ff fb50 	bl	8001004 <ADC_read>
 8001964:	0003      	movs	r3, r0
 8001966:	091b      	lsrs	r3, r3, #4
 8001968:	b29a      	uxth	r2, r3
 800196a:	4b7d      	ldr	r3, [pc, #500]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 800196c:	801a      	strh	r2, [r3, #0]


                        OWR_OFF;LED2_OFF;
 800196e:	2390      	movs	r3, #144	; 0x90
 8001970:	05db      	lsls	r3, r3, #23
 8001972:	2200      	movs	r2, #0
 8001974:	2180      	movs	r1, #128	; 0x80
 8001976:	0018      	movs	r0, r3
 8001978:	f002 f875 	bl	8003a66 <HAL_GPIO_WritePin>
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	0159      	lsls	r1, r3, #5
 8001980:	2390      	movs	r3, #144	; 0x90
 8001982:	05db      	lsls	r3, r3, #23
 8001984:	2200      	movs	r2, #0
 8001986:	0018      	movs	r0, r3
 8001988:	f002 f86d 	bl	8003a66 <HAL_GPIO_WritePin>

             if((pulse>55)&&(pulse<60))  {count=0;rcvd[count]=2;rcv_addres=0;directive=0;}
 800198c:	4b72      	ldr	r3, [pc, #456]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	2b37      	cmp	r3, #55	; 0x37
 8001992:	d912      	bls.n	80019ba <HAL_TIM_IC_CaptureCallback+0x1fa>
 8001994:	4b70      	ldr	r3, [pc, #448]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	2b3b      	cmp	r3, #59	; 0x3b
 800199a:	d80e      	bhi.n	80019ba <HAL_TIM_IC_CaptureCallback+0x1fa>
 800199c:	4b6c      	ldr	r3, [pc, #432]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	4b6b      	ldr	r3, [pc, #428]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	001a      	movs	r2, r3
 80019a8:	4b6e      	ldr	r3, [pc, #440]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 80019aa:	2102      	movs	r1, #2
 80019ac:	5499      	strb	r1, [r3, r2]
 80019ae:	4b6e      	ldr	r3, [pc, #440]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	4b6d      	ldr	r3, [pc, #436]	; (8001b6c <HAL_TIM_IC_CaptureCallback+0x3ac>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
        	 if((pulse>36)&&(pulse<40))  rcvd[count]=1;
 80019ba:	4b67      	ldr	r3, [pc, #412]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	2b24      	cmp	r3, #36	; 0x24
 80019c0:	d909      	bls.n	80019d6 <HAL_TIM_IC_CaptureCallback+0x216>
 80019c2:	4b65      	ldr	r3, [pc, #404]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	2b27      	cmp	r3, #39	; 0x27
 80019c8:	d805      	bhi.n	80019d6 <HAL_TIM_IC_CaptureCallback+0x216>
 80019ca:	4b61      	ldr	r3, [pc, #388]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	001a      	movs	r2, r3
 80019d0:	4b64      	ldr	r3, [pc, #400]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 80019d2:	2101      	movs	r1, #1
 80019d4:	5499      	strb	r1, [r3, r2]
        	 if((pulse>16)&&(pulse<21))  rcvd[count]=0;
 80019d6:	4b60      	ldr	r3, [pc, #384]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	2b10      	cmp	r3, #16
 80019dc:	d909      	bls.n	80019f2 <HAL_TIM_IC_CaptureCallback+0x232>
 80019de:	4b5e      	ldr	r3, [pc, #376]	; (8001b58 <HAL_TIM_IC_CaptureCallback+0x398>)
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	2b14      	cmp	r3, #20
 80019e4:	d805      	bhi.n	80019f2 <HAL_TIM_IC_CaptureCallback+0x232>
 80019e6:	4b5a      	ldr	r3, [pc, #360]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	001a      	movs	r2, r3
 80019ec:	4b5d      	ldr	r3, [pc, #372]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 80019ee:	2100      	movs	r1, #0
 80019f0:	5499      	strb	r1, [r3, r2]
        	 if (count<5){Quick_protocol();}
 80019f2:	4b57      	ldr	r3, [pc, #348]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d801      	bhi.n	80019fe <HAL_TIM_IC_CaptureCallback+0x23e>
 80019fa:	f7fe fdab 	bl	8000554 <Quick_protocol>

        	 //if (count==14){Print_test();}
        	 if (count==8)
 80019fe:	4b54      	ldr	r3, [pc, #336]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d13e      	bne.n	8001a84 <HAL_TIM_IC_CaptureCallback+0x2c4>
        	        	    {
        	        	      rcv_addres=0;
 8001a06:	4b58      	ldr	r3, [pc, #352]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
        	        	      rcv_addres|= (rcvd[1]<<7)|(rcvd[2]<<6)|(rcvd[3]<<5)|(rcvd[4]<<4)|(rcvd[5]<<3)|(rcvd[6]<<2)|(rcvd[7]<<1)|(rcvd[8]);
 8001a0c:	4b55      	ldr	r3, [pc, #340]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a0e:	785b      	ldrb	r3, [r3, #1]
 8001a10:	01db      	lsls	r3, r3, #7
 8001a12:	b25a      	sxtb	r2, r3
 8001a14:	4b53      	ldr	r3, [pc, #332]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a16:	789b      	ldrb	r3, [r3, #2]
 8001a18:	019b      	lsls	r3, r3, #6
 8001a1a:	b25b      	sxtb	r3, r3
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b25a      	sxtb	r2, r3
 8001a20:	4b50      	ldr	r3, [pc, #320]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a22:	78db      	ldrb	r3, [r3, #3]
 8001a24:	015b      	lsls	r3, r3, #5
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	b25a      	sxtb	r2, r3
 8001a2c:	4b4d      	ldr	r3, [pc, #308]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a2e:	791b      	ldrb	r3, [r3, #4]
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	b25b      	sxtb	r3, r3
 8001a34:	4313      	orrs	r3, r2
 8001a36:	b25a      	sxtb	r2, r3
 8001a38:	4b4a      	ldr	r3, [pc, #296]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a3a:	795b      	ldrb	r3, [r3, #5]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	b25b      	sxtb	r3, r3
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b25a      	sxtb	r2, r3
 8001a44:	4b47      	ldr	r3, [pc, #284]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a46:	799b      	ldrb	r3, [r3, #6]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	b25b      	sxtb	r3, r3
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	b25a      	sxtb	r2, r3
 8001a50:	4b44      	ldr	r3, [pc, #272]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a52:	79db      	ldrb	r3, [r3, #7]
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	b25a      	sxtb	r2, r3
 8001a5c:	4b41      	ldr	r3, [pc, #260]	; (8001b64 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a5e:	7a1b      	ldrb	r3, [r3, #8]
 8001a60:	b25b      	sxtb	r3, r3
 8001a62:	4313      	orrs	r3, r2
 8001a64:	b25a      	sxtb	r2, r3
 8001a66:	4b40      	ldr	r3, [pc, #256]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b25b      	sxtb	r3, r3
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4b3d      	ldr	r3, [pc, #244]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a74:	701a      	strb	r2, [r3, #0]
        	        	      if(rcv_addres==0){addres_call=0;}
 8001a76:	4b3c      	ldr	r3, [pc, #240]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d102      	bne.n	8001a84 <HAL_TIM_IC_CaptureCallback+0x2c4>
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <HAL_TIM_IC_CaptureCallback+0x3b0>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]

        	        	    }
        	 if((rcv_addres==addres)&&(count>8)){Protocol();}
 8001a84:	4b38      	ldr	r3, [pc, #224]	; (8001b68 <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a86:	781a      	ldrb	r2, [r3, #0]
 8001a88:	4b3a      	ldr	r3, [pc, #232]	; (8001b74 <HAL_TIM_IC_CaptureCallback+0x3b4>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d105      	bne.n	8001a9c <HAL_TIM_IC_CaptureCallback+0x2dc>
 8001a90:	4b2f      	ldr	r3, [pc, #188]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d901      	bls.n	8001a9c <HAL_TIM_IC_CaptureCallback+0x2dc>
 8001a98:	f7fe fda8 	bl	80005ec <Protocol>


        	  count++;
 8001a9c:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	; (8001b50 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001aa6:	701a      	strb	r2, [r3, #0]

                        }



          if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)&&(line_status!=0)) // FALLING с HIGH на LOW
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	7f1b      	ldrb	r3, [r3, #28]
 8001aac:	2b08      	cmp	r3, #8
 8001aae:	d000      	beq.n	8001ab2 <HAL_TIM_IC_CaptureCallback+0x2f2>
 8001ab0:	e0ee      	b.n	8001c90 <HAL_TIM_IC_CaptureCallback+0x4d0>
 8001ab2:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d100      	bne.n	8001abc <HAL_TIM_IC_CaptureCallback+0x2fc>
 8001aba:	e0e9      	b.n	8001c90 <HAL_TIM_IC_CaptureCallback+0x4d0>
                                 {
                                   pulse_x = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_4);
 8001abc:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <HAL_TIM_IC_CaptureCallback+0x380>)
 8001abe:	210c      	movs	r1, #12
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f003 f9dd 	bl	8004e80 <HAL_TIM_ReadCapturedValue>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	4b2b      	ldr	r3, [pc, #172]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001acc:	801a      	strh	r2, [r3, #0]
                                   HAL_IWDG_Refresh(&hiwdg);
 8001ace:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <HAL_TIM_IC_CaptureCallback+0x39c>)
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f002 f837 	bl	8003b44 <HAL_IWDG_Refresh>

                                   line_status=0;
 8001ad6:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
                                 OWR_OFF;LED2_OFF;
 8001adc:	2390      	movs	r3, #144	; 0x90
 8001ade:	05db      	lsls	r3, r3, #23
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2180      	movs	r1, #128	; 0x80
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f001 ffbe 	bl	8003a66 <HAL_GPIO_WritePin>
 8001aea:	2380      	movs	r3, #128	; 0x80
 8001aec:	0159      	lsls	r1, r3, #5
 8001aee:	2390      	movs	r3, #144	; 0x90
 8001af0:	05db      	lsls	r3, r3, #23
 8001af2:	2200      	movs	r2, #0
 8001af4:	0018      	movs	r0, r3
 8001af6:	f001 ffb6 	bl	8003a66 <HAL_GPIO_WritePin>
                             if((ADC_read(0))>=150){alarm=0;}
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7ff fa82 	bl	8001004 <ADC_read>
 8001b00:	0003      	movs	r3, r0
 8001b02:	2b95      	cmp	r3, #149	; 0x95
 8001b04:	d902      	bls.n	8001b0c <HAL_TIM_IC_CaptureCallback+0x34c>
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
                             if((ADC_read(0))<150){alarm=1;}
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f7ff fa79 	bl	8001004 <ADC_read>
 8001b12:	0003      	movs	r3, r0
 8001b14:	2b95      	cmp	r3, #149	; 0x95
 8001b16:	d802      	bhi.n	8001b1e <HAL_TIM_IC_CaptureCallback+0x35e>
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
                             v_CPU=ADC_read(8)/16;
 8001b1e:	2008      	movs	r0, #8
 8001b20:	f7ff fa70 	bl	8001004 <ADC_read>
 8001b24:	0003      	movs	r3, r0
 8001b26:	091b      	lsrs	r3, r3, #4
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001b2c:	801a      	strh	r2, [r3, #0]


                      if((pulse_x>55)&&(pulse_x<60))  {count=0;rcvd[count]=2;rcv_addres=0;directive=0;}
 8001b2e:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	2b37      	cmp	r3, #55	; 0x37
 8001b34:	d935      	bls.n	8001ba2 <HAL_TIM_IC_CaptureCallback+0x3e2>
 8001b36:	e021      	b.n	8001b7c <HAL_TIM_IC_CaptureCallback+0x3bc>
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	20000364 	.word	0x20000364
 8001b40:	200000cc 	.word	0x200000cc
 8001b44:	2000022a 	.word	0x2000022a
 8001b48:	48000400 	.word	0x48000400
 8001b4c:	20000234 	.word	0x20000234
 8001b50:	20000358 	.word	0x20000358
 8001b54:	2000022c 	.word	0x2000022c
 8001b58:	2000022e 	.word	0x2000022e
 8001b5c:	200000bc 	.word	0x200000bc
 8001b60:	20000232 	.word	0x20000232
 8001b64:	20000260 	.word	0x20000260
 8001b68:	20000359 	.word	0x20000359
 8001b6c:	2000035b 	.word	0x2000035b
 8001b70:	2000035a 	.word	0x2000035a
 8001b74:	20000000 	.word	0x20000000
 8001b78:	20000230 	.word	0x20000230
 8001b7c:	4b47      	ldr	r3, [pc, #284]	; (8001c9c <HAL_TIM_IC_CaptureCallback+0x4dc>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	2b3b      	cmp	r3, #59	; 0x3b
 8001b82:	d80e      	bhi.n	8001ba2 <HAL_TIM_IC_CaptureCallback+0x3e2>
 8001b84:	4b46      	ldr	r3, [pc, #280]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	701a      	strb	r2, [r3, #0]
 8001b8a:	4b45      	ldr	r3, [pc, #276]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	001a      	movs	r2, r3
 8001b90:	4b44      	ldr	r3, [pc, #272]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001b92:	2102      	movs	r1, #2
 8001b94:	5499      	strb	r1, [r3, r2]
 8001b96:	4b44      	ldr	r3, [pc, #272]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
 8001b9c:	4b43      	ldr	r3, [pc, #268]	; (8001cac <HAL_TIM_IC_CaptureCallback+0x4ec>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
                 	 if((pulse_x>36)&&(pulse_x<40))  rcvd[count]=1;
 8001ba2:	4b3e      	ldr	r3, [pc, #248]	; (8001c9c <HAL_TIM_IC_CaptureCallback+0x4dc>)
 8001ba4:	881b      	ldrh	r3, [r3, #0]
 8001ba6:	2b24      	cmp	r3, #36	; 0x24
 8001ba8:	d909      	bls.n	8001bbe <HAL_TIM_IC_CaptureCallback+0x3fe>
 8001baa:	4b3c      	ldr	r3, [pc, #240]	; (8001c9c <HAL_TIM_IC_CaptureCallback+0x4dc>)
 8001bac:	881b      	ldrh	r3, [r3, #0]
 8001bae:	2b27      	cmp	r3, #39	; 0x27
 8001bb0:	d805      	bhi.n	8001bbe <HAL_TIM_IC_CaptureCallback+0x3fe>
 8001bb2:	4b3b      	ldr	r3, [pc, #236]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	001a      	movs	r2, r3
 8001bb8:	4b3a      	ldr	r3, [pc, #232]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001bba:	2101      	movs	r1, #1
 8001bbc:	5499      	strb	r1, [r3, r2]
                 	 if((pulse_x>16)&&(pulse_x<21))  rcvd[count]=0;
 8001bbe:	4b37      	ldr	r3, [pc, #220]	; (8001c9c <HAL_TIM_IC_CaptureCallback+0x4dc>)
 8001bc0:	881b      	ldrh	r3, [r3, #0]
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d909      	bls.n	8001bda <HAL_TIM_IC_CaptureCallback+0x41a>
 8001bc6:	4b35      	ldr	r3, [pc, #212]	; (8001c9c <HAL_TIM_IC_CaptureCallback+0x4dc>)
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	2b14      	cmp	r3, #20
 8001bcc:	d805      	bhi.n	8001bda <HAL_TIM_IC_CaptureCallback+0x41a>
 8001bce:	4b34      	ldr	r3, [pc, #208]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	001a      	movs	r2, r3
 8001bd4:	4b33      	ldr	r3, [pc, #204]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	5499      	strb	r1, [r3, r2]
                 	 if (count<5){Quick_protocol();}
 8001bda:	4b31      	ldr	r3, [pc, #196]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d801      	bhi.n	8001be6 <HAL_TIM_IC_CaptureCallback+0x426>
 8001be2:	f7fe fcb7 	bl	8000554 <Quick_protocol>



                 	 if (count==8)
 8001be6:	4b2e      	ldr	r3, [pc, #184]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d13e      	bne.n	8001c6c <HAL_TIM_IC_CaptureCallback+0x4ac>
                 	        	    {
                 	        	      rcv_addres=0;
 8001bee:	4b2e      	ldr	r3, [pc, #184]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
                 	        	      rcv_addres|= (rcvd[1]<<7)|(rcvd[2]<<6)|(rcvd[3]<<5)|(rcvd[4]<<4)|(rcvd[5]<<3)|(rcvd[6]<<2)|(rcvd[7]<<1)|(rcvd[8]);
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001bf6:	785b      	ldrb	r3, [r3, #1]
 8001bf8:	01db      	lsls	r3, r3, #7
 8001bfa:	b25a      	sxtb	r2, r3
 8001bfc:	4b29      	ldr	r3, [pc, #164]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001bfe:	789b      	ldrb	r3, [r3, #2]
 8001c00:	019b      	lsls	r3, r3, #6
 8001c02:	b25b      	sxtb	r3, r3
 8001c04:	4313      	orrs	r3, r2
 8001c06:	b25a      	sxtb	r2, r3
 8001c08:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c0a:	78db      	ldrb	r3, [r3, #3]
 8001c0c:	015b      	lsls	r3, r3, #5
 8001c0e:	b25b      	sxtb	r3, r3
 8001c10:	4313      	orrs	r3, r2
 8001c12:	b25a      	sxtb	r2, r3
 8001c14:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c16:	791b      	ldrb	r3, [r3, #4]
 8001c18:	011b      	lsls	r3, r3, #4
 8001c1a:	b25b      	sxtb	r3, r3
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	b25a      	sxtb	r2, r3
 8001c20:	4b20      	ldr	r3, [pc, #128]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c22:	795b      	ldrb	r3, [r3, #5]
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b25a      	sxtb	r2, r3
 8001c2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c2e:	799b      	ldrb	r3, [r3, #6]
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	b25a      	sxtb	r2, r3
 8001c38:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c3a:	79db      	ldrb	r3, [r3, #7]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	b25b      	sxtb	r3, r3
 8001c40:	4313      	orrs	r3, r2
 8001c42:	b25a      	sxtb	r2, r3
 8001c44:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c46:	7a1b      	ldrb	r3, [r3, #8]
 8001c48:	b25b      	sxtb	r3, r3
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	b25a      	sxtb	r2, r3
 8001c4e:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001c5c:	701a      	strb	r2, [r3, #0]
                 	        	      if(rcv_addres==0){addres_call=0;}
 8001c5e:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <HAL_TIM_IC_CaptureCallback+0x4ac>
 8001c66:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]

                 	        	    }
                 	 if((rcv_addres==addres)&&(count>8)){Protocol();}
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001c6e:	781a      	ldrb	r2, [r3, #0]
 8001c70:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <HAL_TIM_IC_CaptureCallback+0x4f4>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d105      	bne.n	8001c84 <HAL_TIM_IC_CaptureCallback+0x4c4>
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d901      	bls.n	8001c84 <HAL_TIM_IC_CaptureCallback+0x4c4>
 8001c80:	f7fe fcb4 	bl	80005ec <Protocol>

                 //	if (count==14){Print_test();}
                 	  count++;
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c8e:	701a      	strb	r2, [r3, #0]
                                 }

          HAL_PWR_EnableSleepOnExit ();
 8001c90:	f001 ff84 	bl	8003b9c <HAL_PWR_EnableSleepOnExit>
     }
 8001c94:	46c0      	nop			; (mov r8, r8)
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b002      	add	sp, #8
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000230 	.word	0x20000230
 8001ca0:	20000358 	.word	0x20000358
 8001ca4:	20000260 	.word	0x20000260
 8001ca8:	20000359 	.word	0x20000359
 8001cac:	2000035b 	.word	0x2000035b
 8001cb0:	2000035a 	.word	0x2000035a
 8001cb4:	20000000 	.word	0x20000000

08001cb8 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)

{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 // LED2_OFF;
}
 8001cc0:	46c0      	nop			; (mov r8, r8)
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b002      	add	sp, #8
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ccc:	b672      	cpsid	i
}
 8001cce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <Error_Handler+0x8>
	...

08001cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <HAL_MspInit+0x54>)
 8001cdc:	699a      	ldr	r2, [r3, #24]
 8001cde:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_MspInit+0x54>)
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	619a      	str	r2, [r3, #24]
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <HAL_MspInit+0x54>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	2201      	movs	r2, #1
 8001cec:	4013      	ands	r3, r2
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_MspInit+0x54>)
 8001cf4:	69da      	ldr	r2, [r3, #28]
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <HAL_MspInit+0x54>)
 8001cf8:	2180      	movs	r1, #128	; 0x80
 8001cfa:	0549      	lsls	r1, r1, #21
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	61da      	str	r2, [r3, #28]
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <HAL_MspInit+0x54>)
 8001d02:	69da      	ldr	r2, [r3, #28]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	055b      	lsls	r3, r3, #21
 8001d08:	4013      	ands	r3, r2
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2100      	movs	r1, #0
 8001d12:	2004      	movs	r0, #4
 8001d14:	f001 f8d0 	bl	8002eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d18:	2004      	movs	r0, #4
 8001d1a:	f001 f8e2 	bl	8002ee2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b002      	add	sp, #8
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	40021000 	.word	0x40021000

08001d2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b08b      	sub	sp, #44	; 0x2c
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	2414      	movs	r4, #20
 8001d36:	193b      	adds	r3, r7, r4
 8001d38:	0018      	movs	r0, r3
 8001d3a:	2314      	movs	r3, #20
 8001d3c:	001a      	movs	r2, r3
 8001d3e:	2100      	movs	r1, #0
 8001d40:	f004 fbd4 	bl	80064ec <memset>
  if(hadc->Instance==ADC1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a2b      	ldr	r2, [pc, #172]	; (8001df8 <HAL_ADC_MspInit+0xcc>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d150      	bne.n	8001df0 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d4e:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d50:	699a      	ldr	r2, [r3, #24]
 8001d52:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d54:	2180      	movs	r1, #128	; 0x80
 8001d56:	0089      	lsls	r1, r1, #2
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	619a      	str	r2, [r3, #24]
 8001d5c:	4b27      	ldr	r3, [pc, #156]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d5e:	699a      	ldr	r2, [r3, #24]
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d6c:	695a      	ldr	r2, [r3, #20]
 8001d6e:	4b23      	ldr	r3, [pc, #140]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d70:	2180      	movs	r1, #128	; 0x80
 8001d72:	0289      	lsls	r1, r1, #10
 8001d74:	430a      	orrs	r2, r1
 8001d76:	615a      	str	r2, [r3, #20]
 8001d78:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d7a:	695a      	ldr	r2, [r3, #20]
 8001d7c:	2380      	movs	r3, #128	; 0x80
 8001d7e:	029b      	lsls	r3, r3, #10
 8001d80:	4013      	ands	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d86:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d88:	695a      	ldr	r2, [r3, #20]
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d8c:	2180      	movs	r1, #128	; 0x80
 8001d8e:	02c9      	lsls	r1, r1, #11
 8001d90:	430a      	orrs	r2, r1
 8001d92:	615a      	str	r2, [r3, #20]
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <HAL_ADC_MspInit+0xd0>)
 8001d96:	695a      	ldr	r2, [r3, #20]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	02db      	lsls	r3, r3, #11
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = INP_1_Pin|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001da2:	193b      	adds	r3, r7, r4
 8001da4:	2233      	movs	r2, #51	; 0x33
 8001da6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001da8:	193b      	adds	r3, r7, r4
 8001daa:	2203      	movs	r2, #3
 8001dac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	193b      	adds	r3, r7, r4
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db4:	193a      	adds	r2, r7, r4
 8001db6:	2390      	movs	r3, #144	; 0x90
 8001db8:	05db      	lsls	r3, r3, #23
 8001dba:	0011      	movs	r1, r2
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f001 fcc5 	bl	800374c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_M_Pin;
 8001dc2:	193b      	adds	r3, r7, r4
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc8:	193b      	adds	r3, r7, r4
 8001dca:	2203      	movs	r2, #3
 8001dcc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	193b      	adds	r3, r7, r4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(V_M_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	193b      	adds	r3, r7, r4
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <HAL_ADC_MspInit+0xd4>)
 8001dd8:	0019      	movs	r1, r3
 8001dda:	0010      	movs	r0, r2
 8001ddc:	f001 fcb6 	bl	800374c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	200c      	movs	r0, #12
 8001de6:	f001 f867 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001dea:	200c      	movs	r0, #12
 8001dec:	f001 f879 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001df0:	46c0      	nop			; (mov r8, r8)
 8001df2:	46bd      	mov	sp, r7
 8001df4:	b00b      	add	sp, #44	; 0x2c
 8001df6:	bd90      	pop	{r4, r7, pc}
 8001df8:	40012400 	.word	0x40012400
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	48000400 	.word	0x48000400

08001e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e04:	b590      	push	{r4, r7, lr}
 8001e06:	b08b      	sub	sp, #44	; 0x2c
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	2414      	movs	r4, #20
 8001e0e:	193b      	adds	r3, r7, r4
 8001e10:	0018      	movs	r0, r3
 8001e12:	2314      	movs	r3, #20
 8001e14:	001a      	movs	r2, r3
 8001e16:	2100      	movs	r1, #0
 8001e18:	f004 fb68 	bl	80064ec <memset>
  if(htim_base->Instance==TIM1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a32      	ldr	r2, [pc, #200]	; (8001eec <HAL_TIM_Base_MspInit+0xe8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d144      	bne.n	8001eb0 <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e26:	4b32      	ldr	r3, [pc, #200]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e28:	699a      	ldr	r2, [r3, #24]
 8001e2a:	4b31      	ldr	r3, [pc, #196]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e2c:	2180      	movs	r1, #128	; 0x80
 8001e2e:	0109      	lsls	r1, r1, #4
 8001e30:	430a      	orrs	r2, r1
 8001e32:	619a      	str	r2, [r3, #24]
 8001e34:	4b2e      	ldr	r3, [pc, #184]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e36:	699a      	ldr	r2, [r3, #24]
 8001e38:	2380      	movs	r3, #128	; 0x80
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	4b2b      	ldr	r3, [pc, #172]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e44:	695a      	ldr	r2, [r3, #20]
 8001e46:	4b2a      	ldr	r3, [pc, #168]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e48:	2180      	movs	r1, #128	; 0x80
 8001e4a:	0289      	lsls	r1, r1, #10
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	615a      	str	r2, [r3, #20]
 8001e50:	4b27      	ldr	r3, [pc, #156]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001e52:	695a      	ldr	r2, [r3, #20]
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	029b      	lsls	r3, r3, #10
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L__Pin|L___Pin;
 8001e5e:	193b      	adds	r3, r7, r4
 8001e60:	22a0      	movs	r2, #160	; 0xa0
 8001e62:	00d2      	lsls	r2, r2, #3
 8001e64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	0021      	movs	r1, r4
 8001e68:	187b      	adds	r3, r7, r1
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	187b      	adds	r3, r7, r1
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	187b      	adds	r3, r7, r1
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001e7a:	187b      	adds	r3, r7, r1
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	187a      	adds	r2, r7, r1
 8001e82:	2390      	movs	r3, #144	; 0x90
 8001e84:	05db      	lsls	r3, r3, #23
 8001e86:	0011      	movs	r1, r2
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f001 fc5f 	bl	800374c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	200d      	movs	r0, #13
 8001e94:	f001 f810 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001e98:	200d      	movs	r0, #13
 8001e9a:	f001 f822 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	200e      	movs	r0, #14
 8001ea4:	f001 f808 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001ea8:	200e      	movs	r0, #14
 8001eaa:	f001 f81a 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eae:	e018      	b.n	8001ee2 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0f      	ldr	r2, [pc, #60]	; (8001ef4 <HAL_TIM_Base_MspInit+0xf0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d113      	bne.n	8001ee2 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eba:	4b0d      	ldr	r3, [pc, #52]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001ebc:	69da      	ldr	r2, [r3, #28]
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	61da      	str	r2, [r3, #28]
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <HAL_TIM_Base_MspInit+0xec>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	2010      	movs	r0, #16
 8001ed8:	f000 ffee 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001edc:	2010      	movs	r0, #16
 8001ede:	f001 f800 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b00b      	add	sp, #44	; 0x2c
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	40012c00 	.word	0x40012c00
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40000400 	.word	0x40000400

08001ef8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ef8:	b590      	push	{r4, r7, lr}
 8001efa:	b08b      	sub	sp, #44	; 0x2c
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	2414      	movs	r4, #20
 8001f02:	193b      	adds	r3, r7, r4
 8001f04:	0018      	movs	r0, r3
 8001f06:	2314      	movs	r3, #20
 8001f08:	001a      	movs	r2, r3
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	f004 faee 	bl	80064ec <memset>
  if(huart->Instance==USART1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a33      	ldr	r2, [pc, #204]	; (8001fe4 <HAL_UART_MspInit+0xec>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d160      	bne.n	8001fdc <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f1a:	4b33      	ldr	r3, [pc, #204]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f1c:	699a      	ldr	r2, [r3, #24]
 8001f1e:	4b32      	ldr	r3, [pc, #200]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	01c9      	lsls	r1, r1, #7
 8001f24:	430a      	orrs	r2, r1
 8001f26:	619a      	str	r2, [r3, #24]
 8001f28:	4b2f      	ldr	r3, [pc, #188]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f2a:	699a      	ldr	r2, [r3, #24]
 8001f2c:	2380      	movs	r3, #128	; 0x80
 8001f2e:	01db      	lsls	r3, r3, #7
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	4b2c      	ldr	r3, [pc, #176]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f38:	695a      	ldr	r2, [r3, #20]
 8001f3a:	4b2b      	ldr	r3, [pc, #172]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f3c:	2180      	movs	r1, #128	; 0x80
 8001f3e:	0289      	lsls	r1, r1, #10
 8001f40:	430a      	orrs	r2, r1
 8001f42:	615a      	str	r2, [r3, #20]
 8001f44:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <HAL_UART_MspInit+0xf0>)
 8001f46:	695a      	ldr	r2, [r3, #20]
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	029b      	lsls	r3, r3, #10
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f52:	0021      	movs	r1, r4
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	187b      	adds	r3, r7, r1
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	2200      	movs	r2, #0
 8001f64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f66:	187b      	adds	r3, r7, r1
 8001f68:	2203      	movs	r2, #3
 8001f6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001f6c:	187b      	adds	r3, r7, r1
 8001f6e:	2201      	movs	r2, #1
 8001f70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	187a      	adds	r2, r7, r1
 8001f74:	2390      	movs	r3, #144	; 0x90
 8001f76:	05db      	lsls	r3, r3, #23
 8001f78:	0011      	movs	r1, r2
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f001 fbe6 	bl	800374c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001f82:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <HAL_UART_MspInit+0xf8>)
 8001f84:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001f88:	2210      	movs	r2, #16
 8001f8a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f8c:	4b17      	ldr	r3, [pc, #92]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f92:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001f94:	2280      	movs	r2, #128	; 0x80
 8001f96:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f98:	4b14      	ldr	r3, [pc, #80]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f000 ffb2 	bl	8002f1c <HAL_DMA_Init>
 8001fb8:	1e03      	subs	r3, r0, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8001fbc:	f7ff fe84 	bl	8001cc8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fc4:	671a      	str	r2, [r3, #112]	; 0x70
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_UART_MspInit+0xf4>)
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2100      	movs	r1, #0
 8001fd0:	201b      	movs	r0, #27
 8001fd2:	f000 ff71 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fd6:	201b      	movs	r0, #27
 8001fd8:	f000 ff83 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001fdc:	46c0      	nop			; (mov r8, r8)
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b00b      	add	sp, #44	; 0x2c
 8001fe2:	bd90      	pop	{r4, r7, pc}
 8001fe4:	40013800 	.word	0x40013800
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	200001e4 	.word	0x200001e4
 8001ff0:	4002001c 	.word	0x4002001c

08001ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <NMI_Handler+0x4>

08001ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <HardFault_Handler+0x4>

08002000 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002018:	f000 f8fe 	bl	8002218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800201c:	46c0      	nop			; (mov r8, r8)
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002030:	4b03      	ldr	r3, [pc, #12]	; (8002040 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002032:	0018      	movs	r0, r3
 8002034:	f001 f89d 	bl	8003172 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002038:	46c0      	nop			; (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	200001e4 	.word	0x200001e4

08002044 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <ADC1_IRQHandler+0x14>)
 800204a:	0018      	movs	r0, r3
 800204c:	f000 fb94 	bl	8002778 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002050:	46c0      	nop			; (mov r8, r8)
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	2000007c 	.word	0x2000007c

0800205c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002060:	4b03      	ldr	r3, [pc, #12]	; (8002070 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8002062:	0018      	movs	r0, r3
 8002064:	f002 fc7e 	bl	8004964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002068:	46c0      	nop			; (mov r8, r8)
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	200000cc 	.word	0x200000cc

08002074 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002078:	4b03      	ldr	r3, [pc, #12]	; (8002088 <TIM1_CC_IRQHandler+0x14>)
 800207a:	0018      	movs	r0, r3
 800207c:	f002 fc72 	bl	8004964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	200000cc 	.word	0x200000cc

0800208c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002090:	4b03      	ldr	r3, [pc, #12]	; (80020a0 <TIM3_IRQHandler+0x14>)
 8002092:	0018      	movs	r0, r3
 8002094:	f002 fc66 	bl	8004964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002098:	46c0      	nop			; (mov r8, r8)
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	20000114 	.word	0x20000114

080020a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <USART1_IRQHandler+0x14>)
 80020aa:	0018      	movs	r0, r3
 80020ac:	f003 fac6 	bl	800563c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020b0:	46c0      	nop			; (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	2000015c 	.word	0x2000015c

080020bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c4:	4a14      	ldr	r2, [pc, #80]	; (8002118 <_sbrk+0x5c>)
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <_sbrk+0x60>)
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d0:	4b13      	ldr	r3, [pc, #76]	; (8002120 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <_sbrk+0x64>)
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <_sbrk+0x68>)
 80020dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	18d3      	adds	r3, r2, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d207      	bcs.n	80020fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ec:	f004 fa06 	bl	80064fc <__errno>
 80020f0:	0003      	movs	r3, r0
 80020f2:	220c      	movs	r2, #12
 80020f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020f6:	2301      	movs	r3, #1
 80020f8:	425b      	negs	r3, r3
 80020fa:	e009      	b.n	8002110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002102:	4b07      	ldr	r3, [pc, #28]	; (8002120 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	18d2      	adds	r2, r2, r3
 800210a:	4b05      	ldr	r3, [pc, #20]	; (8002120 <_sbrk+0x64>)
 800210c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800210e:	68fb      	ldr	r3, [r7, #12]
}
 8002110:	0018      	movs	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	b006      	add	sp, #24
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20001000 	.word	0x20001000
 800211c:	00000400 	.word	0x00000400
 8002120:	20000368 	.word	0x20000368
 8002124:	200004d8 	.word	0x200004d8

08002128 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002134:	480d      	ldr	r0, [pc, #52]	; (800216c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002136:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002138:	480d      	ldr	r0, [pc, #52]	; (8002170 <LoopForever+0x6>)
  ldr r1, =_edata
 800213a:	490e      	ldr	r1, [pc, #56]	; (8002174 <LoopForever+0xa>)
  ldr r2, =_sidata
 800213c:	4a0e      	ldr	r2, [pc, #56]	; (8002178 <LoopForever+0xe>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002140:	e002      	b.n	8002148 <LoopCopyDataInit>

08002142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002146:	3304      	adds	r3, #4

08002148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800214a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800214c:	d3f9      	bcc.n	8002142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214e:	4a0b      	ldr	r2, [pc, #44]	; (800217c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002150:	4c0b      	ldr	r4, [pc, #44]	; (8002180 <LoopForever+0x16>)
  movs r3, #0
 8002152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002154:	e001      	b.n	800215a <LoopFillZerobss>

08002156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002158:	3204      	adds	r2, #4

0800215a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800215a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800215c:	d3fb      	bcc.n	8002156 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800215e:	f7ff ffe3 	bl	8002128 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002162:	f004 f9d1 	bl	8006508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002166:	f7fe ffa1 	bl	80010ac <main>

0800216a <LoopForever>:

LoopForever:
    b LoopForever
 800216a:	e7fe      	b.n	800216a <LoopForever>
  ldr   r0, =_estack
 800216c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8002170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002174:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002178:	08006f08 	.word	0x08006f08
  ldr r2, =_sbss
 800217c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002180:	200004d8 	.word	0x200004d8

08002184 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002184:	e7fe      	b.n	8002184 <DMA1_Channel1_IRQHandler>
	...

08002188 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800218c:	4b07      	ldr	r3, [pc, #28]	; (80021ac <HAL_Init+0x24>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_Init+0x24>)
 8002192:	2110      	movs	r1, #16
 8002194:	430a      	orrs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002198:	2003      	movs	r0, #3
 800219a:	f000 f809 	bl	80021b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800219e:	f7ff fd99 	bl	8001cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	0018      	movs	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	40022000 	.word	0x40022000

080021b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021b8:	4b14      	ldr	r3, [pc, #80]	; (800220c <HAL_InitTick+0x5c>)
 80021ba:	681c      	ldr	r4, [r3, #0]
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <HAL_InitTick+0x60>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	0019      	movs	r1, r3
 80021c2:	23fa      	movs	r3, #250	; 0xfa
 80021c4:	0098      	lsls	r0, r3, #2
 80021c6:	f7fd ffa9 	bl	800011c <__udivsi3>
 80021ca:	0003      	movs	r3, r0
 80021cc:	0019      	movs	r1, r3
 80021ce:	0020      	movs	r0, r4
 80021d0:	f7fd ffa4 	bl	800011c <__udivsi3>
 80021d4:	0003      	movs	r3, r0
 80021d6:	0018      	movs	r0, r3
 80021d8:	f000 fe93 	bl	8002f02 <HAL_SYSTICK_Config>
 80021dc:	1e03      	subs	r3, r0, #0
 80021de:	d001      	beq.n	80021e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e00f      	b.n	8002204 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d80b      	bhi.n	8002202 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	2301      	movs	r3, #1
 80021ee:	425b      	negs	r3, r3
 80021f0:	2200      	movs	r2, #0
 80021f2:	0018      	movs	r0, r3
 80021f4:	f000 fe60 	bl	8002eb8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_InitTick+0x64>)
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
 8002200:	e000      	b.n	8002204 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
}
 8002204:	0018      	movs	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	b003      	add	sp, #12
 800220a:	bd90      	pop	{r4, r7, pc}
 800220c:	20000004 	.word	0x20000004
 8002210:	2000000c 	.word	0x2000000c
 8002214:	20000008 	.word	0x20000008

08002218 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <HAL_IncTick+0x1c>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	001a      	movs	r2, r3
 8002222:	4b05      	ldr	r3, [pc, #20]	; (8002238 <HAL_IncTick+0x20>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	18d2      	adds	r2, r2, r3
 8002228:	4b03      	ldr	r3, [pc, #12]	; (8002238 <HAL_IncTick+0x20>)
 800222a:	601a      	str	r2, [r3, #0]
}
 800222c:	46c0      	nop			; (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	2000000c 	.word	0x2000000c
 8002238:	2000036c 	.word	0x2000036c

0800223c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  return uwTick;
 8002240:	4b02      	ldr	r3, [pc, #8]	; (800224c <HAL_GetTick+0x10>)
 8002242:	681b      	ldr	r3, [r3, #0]
}
 8002244:	0018      	movs	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	2000036c 	.word	0x2000036c

08002250 <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8002254:	4b04      	ldr	r3, [pc, #16]	; (8002268 <HAL_SuspendTick+0x18>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_SuspendTick+0x18>)
 800225a:	2102      	movs	r1, #2
 800225c:	438a      	bics	r2, r1
 800225e:	601a      	str	r2, [r3, #0]
}
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	e000e010 	.word	0xe000e010

0800226c <HAL_ResumeTick>:
  * @note This function is declared as __weak  to be overwritten  in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8002270:	4b04      	ldr	r3, [pc, #16]	; (8002284 <HAL_ResumeTick+0x18>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <HAL_ResumeTick+0x18>)
 8002276:	2102      	movs	r1, #2
 8002278:	430a      	orrs	r2, r1
 800227a:	601a      	str	r2, [r3, #0]
}
 800227c:	46c0      	nop			; (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	e000e010 	.word	0xe000e010

08002288 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002290:	230f      	movs	r3, #15
 8002292:	18fb      	adds	r3, r7, r3
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e125      	b.n	80024f2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10a      	bne.n	80022c4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2234      	movs	r2, #52	; 0x34
 80022b8:	2100      	movs	r1, #0
 80022ba:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	0018      	movs	r0, r3
 80022c0:	f7ff fd34 	bl	8001d2c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c8:	2210      	movs	r2, #16
 80022ca:	4013      	ands	r3, r2
 80022cc:	d000      	beq.n	80022d0 <HAL_ADC_Init+0x48>
 80022ce:	e103      	b.n	80024d8 <HAL_ADC_Init+0x250>
 80022d0:	230f      	movs	r3, #15
 80022d2:	18fb      	adds	r3, r7, r3
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d000      	beq.n	80022dc <HAL_ADC_Init+0x54>
 80022da:	e0fd      	b.n	80024d8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2204      	movs	r2, #4
 80022e4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80022e6:	d000      	beq.n	80022ea <HAL_ADC_Init+0x62>
 80022e8:	e0f6      	b.n	80024d8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ee:	4a83      	ldr	r2, [pc, #524]	; (80024fc <HAL_ADC_Init+0x274>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	2202      	movs	r2, #2
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2203      	movs	r2, #3
 8002302:	4013      	ands	r3, r2
 8002304:	2b01      	cmp	r3, #1
 8002306:	d112      	bne.n	800232e <HAL_ADC_Init+0xa6>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2201      	movs	r2, #1
 8002310:	4013      	ands	r3, r2
 8002312:	2b01      	cmp	r3, #1
 8002314:	d009      	beq.n	800232a <HAL_ADC_Init+0xa2>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	401a      	ands	r2, r3
 8002322:	2380      	movs	r3, #128	; 0x80
 8002324:	021b      	lsls	r3, r3, #8
 8002326:	429a      	cmp	r2, r3
 8002328:	d101      	bne.n	800232e <HAL_ADC_Init+0xa6>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <HAL_ADC_Init+0xa8>
 800232e:	2300      	movs	r3, #0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d116      	bne.n	8002362 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2218      	movs	r2, #24
 800233c:	4393      	bics	r3, r2
 800233e:	0019      	movs	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	0899      	lsrs	r1, r3, #2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4964      	ldr	r1, [pc, #400]	; (8002500 <HAL_ADC_Init+0x278>)
 800236e:	400a      	ands	r2, r1
 8002370:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7e1b      	ldrb	r3, [r3, #24]
 8002376:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7e5b      	ldrb	r3, [r3, #25]
 800237c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800237e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	7e9b      	ldrb	r3, [r3, #26]
 8002384:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002386:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	2b01      	cmp	r3, #1
 800238e:	d002      	beq.n	8002396 <HAL_ADC_Init+0x10e>
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	015b      	lsls	r3, r3, #5
 8002394:	e000      	b.n	8002398 <HAL_ADC_Init+0x110>
 8002396:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002398:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800239e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d101      	bne.n	80023ac <HAL_ADC_Init+0x124>
 80023a8:	2304      	movs	r3, #4
 80023aa:	e000      	b.n	80023ae <HAL_ADC_Init+0x126>
 80023ac:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80023ae:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2124      	movs	r1, #36	; 0x24
 80023b4:	5c5b      	ldrb	r3, [r3, r1]
 80023b6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80023b8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	4313      	orrs	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	7edb      	ldrb	r3, [r3, #27]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d115      	bne.n	80023f4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	7e9b      	ldrb	r3, [r3, #26]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d105      	bne.n	80023dc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2280      	movs	r2, #128	; 0x80
 80023d4:	0252      	lsls	r2, r2, #9
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	e00b      	b.n	80023f4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e0:	2220      	movs	r2, #32
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ec:	2201      	movs	r2, #1
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69da      	ldr	r2, [r3, #28]
 80023f8:	23c2      	movs	r3, #194	; 0xc2
 80023fa:	33ff      	adds	r3, #255	; 0xff
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d007      	beq.n	8002410 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002408:	4313      	orrs	r3, r2
 800240a:	68ba      	ldr	r2, [r7, #8]
 800240c:	4313      	orrs	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68d9      	ldr	r1, [r3, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	430a      	orrs	r2, r1
 800241e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002424:	2380      	movs	r3, #128	; 0x80
 8002426:	055b      	lsls	r3, r3, #21
 8002428:	429a      	cmp	r2, r3
 800242a:	d01b      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	2b01      	cmp	r3, #1
 8002432:	d017      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002438:	2b02      	cmp	r3, #2
 800243a:	d013      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	2b03      	cmp	r3, #3
 8002442:	d00f      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	2b04      	cmp	r3, #4
 800244a:	d00b      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002450:	2b05      	cmp	r3, #5
 8002452:	d007      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002458:	2b06      	cmp	r3, #6
 800245a:	d003      	beq.n	8002464 <HAL_ADC_Init+0x1dc>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002460:	2b07      	cmp	r3, #7
 8002462:	d112      	bne.n	800248a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695a      	ldr	r2, [r3, #20]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2107      	movs	r1, #7
 8002470:	438a      	bics	r2, r1
 8002472:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6959      	ldr	r1, [r3, #20]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247e:	2207      	movs	r2, #7
 8002480:	401a      	ands	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a1c      	ldr	r2, [pc, #112]	; (8002504 <HAL_ADC_Init+0x27c>)
 8002492:	4013      	ands	r3, r2
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	429a      	cmp	r2, r3
 8002498:	d10b      	bne.n	80024b2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a4:	2203      	movs	r2, #3
 80024a6:	4393      	bics	r3, r2
 80024a8:	2201      	movs	r2, #1
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80024b0:	e01c      	b.n	80024ec <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b6:	2212      	movs	r2, #18
 80024b8:	4393      	bics	r3, r2
 80024ba:	2210      	movs	r2, #16
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c6:	2201      	movs	r2, #1
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80024ce:	230f      	movs	r3, #15
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80024d6:	e009      	b.n	80024ec <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024dc:	2210      	movs	r2, #16
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80024e4:	230f      	movs	r3, #15
 80024e6:	18fb      	adds	r3, r7, r3
 80024e8:	2201      	movs	r2, #1
 80024ea:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024ec:	230f      	movs	r3, #15
 80024ee:	18fb      	adds	r3, r7, r3
 80024f0:	781b      	ldrb	r3, [r3, #0]
}
 80024f2:	0018      	movs	r0, r3
 80024f4:	46bd      	mov	sp, r7
 80024f6:	b004      	add	sp, #16
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	fffffefd 	.word	0xfffffefd
 8002500:	fffe0219 	.word	0xfffe0219
 8002504:	833fffe7 	.word	0x833fffe7

08002508 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002508:	b590      	push	{r4, r7, lr}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002510:	230f      	movs	r3, #15
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2204      	movs	r2, #4
 8002520:	4013      	ands	r3, r2
 8002522:	d138      	bne.n	8002596 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2234      	movs	r2, #52	; 0x34
 8002528:	5c9b      	ldrb	r3, [r3, r2]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_ADC_Start+0x2a>
 800252e:	2302      	movs	r3, #2
 8002530:	e038      	b.n	80025a4 <HAL_ADC_Start+0x9c>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2234      	movs	r2, #52	; 0x34
 8002536:	2101      	movs	r1, #1
 8002538:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	7e5b      	ldrb	r3, [r3, #25]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d007      	beq.n	8002552 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002542:	230f      	movs	r3, #15
 8002544:	18fc      	adds	r4, r7, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	0018      	movs	r0, r3
 800254a:	f000 fac7 	bl	8002adc <ADC_Enable>
 800254e:	0003      	movs	r3, r0
 8002550:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002552:	230f      	movs	r3, #15
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d120      	bne.n	800259e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	4a12      	ldr	r2, [pc, #72]	; (80025ac <HAL_ADC_Start+0xa4>)
 8002562:	4013      	ands	r3, r2
 8002564:	2280      	movs	r2, #128	; 0x80
 8002566:	0052      	lsls	r2, r2, #1
 8002568:	431a      	orrs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2234      	movs	r2, #52	; 0x34
 8002578:	2100      	movs	r1, #0
 800257a:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	221c      	movs	r2, #28
 8002582:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2104      	movs	r1, #4
 8002590:	430a      	orrs	r2, r1
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	e003      	b.n	800259e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002596:	230f      	movs	r3, #15
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	2202      	movs	r2, #2
 800259c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800259e:	230f      	movs	r3, #15
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	781b      	ldrb	r3, [r3, #0]
}
 80025a4:	0018      	movs	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b005      	add	sp, #20
 80025aa:	bd90      	pop	{r4, r7, pc}
 80025ac:	fffff0fe 	.word	0xfffff0fe

080025b0 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b8:	230f      	movs	r3, #15
 80025ba:	18fb      	adds	r3, r7, r3
 80025bc:	2200      	movs	r2, #0
 80025be:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2234      	movs	r2, #52	; 0x34
 80025c4:	5c9b      	ldrb	r3, [r3, r2]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d101      	bne.n	80025ce <HAL_ADC_Stop+0x1e>
 80025ca:	2302      	movs	r3, #2
 80025cc:	e029      	b.n	8002622 <HAL_ADC_Stop+0x72>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2234      	movs	r2, #52	; 0x34
 80025d2:	2101      	movs	r1, #1
 80025d4:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80025d6:	250f      	movs	r5, #15
 80025d8:	197c      	adds	r4, r7, r5
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 fb72 	bl	8002cc6 <ADC_ConversionStop>
 80025e2:	0003      	movs	r3, r0
 80025e4:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80025e6:	197b      	adds	r3, r7, r5
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d112      	bne.n	8002614 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80025ee:	197c      	adds	r4, r7, r5
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	0018      	movs	r0, r3
 80025f4:	f000 faf6 	bl	8002be4 <ADC_Disable>
 80025f8:	0003      	movs	r3, r0
 80025fa:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80025fc:	197b      	adds	r3, r7, r5
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d107      	bne.n	8002614 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002608:	4a08      	ldr	r2, [pc, #32]	; (800262c <HAL_ADC_Stop+0x7c>)
 800260a:	4013      	ands	r3, r2
 800260c:	2201      	movs	r2, #1
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2234      	movs	r2, #52	; 0x34
 8002618:	2100      	movs	r1, #0
 800261a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800261c:	230f      	movs	r3, #15
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	781b      	ldrb	r3, [r3, #0]
}
 8002622:	0018      	movs	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	b004      	add	sp, #16
 8002628:	bdb0      	pop	{r4, r5, r7, pc}
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	fffffefe 	.word	0xfffffefe

08002630 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	2b08      	cmp	r3, #8
 8002640:	d102      	bne.n	8002648 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002642:	2308      	movs	r3, #8
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	e014      	b.n	8002672 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	4013      	ands	r3, r2
 8002652:	2b01      	cmp	r3, #1
 8002654:	d10b      	bne.n	800266e <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265a:	2220      	movs	r2, #32
 800265c:	431a      	orrs	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2234      	movs	r2, #52	; 0x34
 8002666:	2100      	movs	r1, #0
 8002668:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e071      	b.n	8002752 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800266e:	230c      	movs	r3, #12
 8002670:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002672:	f7ff fde3 	bl	800223c <HAL_GetTick>
 8002676:	0003      	movs	r3, r0
 8002678:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800267a:	e01f      	b.n	80026bc <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	3301      	adds	r3, #1
 8002680:	d01c      	beq.n	80026bc <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d007      	beq.n	8002698 <HAL_ADC_PollForConversion+0x68>
 8002688:	f7ff fdd8 	bl	800223c <HAL_GetTick>
 800268c:	0002      	movs	r2, r0
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d211      	bcs.n	80026bc <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	4013      	ands	r3, r2
 80026a2:	d10b      	bne.n	80026bc <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a8:	2204      	movs	r2, #4
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2234      	movs	r2, #52	; 0x34
 80026b4:	2100      	movs	r1, #0
 80026b6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e04a      	b.n	8002752 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	4013      	ands	r3, r2
 80026c6:	d0d9      	beq.n	800267c <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026cc:	2280      	movs	r2, #128	; 0x80
 80026ce:	0092      	lsls	r2, r2, #2
 80026d0:	431a      	orrs	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	23c0      	movs	r3, #192	; 0xc0
 80026de:	011b      	lsls	r3, r3, #4
 80026e0:	4013      	ands	r3, r2
 80026e2:	d12d      	bne.n	8002740 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d129      	bne.n	8002740 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2208      	movs	r2, #8
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d122      	bne.n	8002740 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2204      	movs	r2, #4
 8002702:	4013      	ands	r3, r2
 8002704:	d110      	bne.n	8002728 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	210c      	movs	r1, #12
 8002712:	438a      	bics	r2, r1
 8002714:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800271a:	4a10      	ldr	r2, [pc, #64]	; (800275c <HAL_ADC_PollForConversion+0x12c>)
 800271c:	4013      	ands	r3, r2
 800271e:	2201      	movs	r2, #1
 8002720:	431a      	orrs	r2, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	639a      	str	r2, [r3, #56]	; 0x38
 8002726:	e00b      	b.n	8002740 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272c:	2220      	movs	r2, #32
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002738:	2201      	movs	r2, #1
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	7e1b      	ldrb	r3, [r3, #24]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d103      	bne.n	8002750 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	220c      	movs	r2, #12
 800274e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	0018      	movs	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	fffffefe 	.word	0xfffffefe

08002760 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800276e:	0018      	movs	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	b002      	add	sp, #8
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2204      	movs	r2, #4
 8002794:	4013      	ands	r3, r2
 8002796:	d003      	beq.n	80027a0 <HAL_ADC_IRQHandler+0x28>
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	2204      	movs	r2, #4
 800279c:	4013      	ands	r3, r2
 800279e:	d107      	bne.n	80027b0 <HAL_ADC_IRQHandler+0x38>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2208      	movs	r2, #8
 80027a4:	4013      	ands	r3, r2
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027a6:	d049      	beq.n	800283c <HAL_ADC_IRQHandler+0xc4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2208      	movs	r2, #8
 80027ac:	4013      	ands	r3, r2
 80027ae:	d045      	beq.n	800283c <HAL_ADC_IRQHandler+0xc4>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b4:	2210      	movs	r2, #16
 80027b6:	4013      	ands	r3, r2
 80027b8:	d106      	bne.n	80027c8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027be:	2280      	movs	r2, #128	; 0x80
 80027c0:	0092      	lsls	r2, r2, #2
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	23c0      	movs	r3, #192	; 0xc0
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	4013      	ands	r3, r2
 80027d4:	d12a      	bne.n	800282c <HAL_ADC_IRQHandler+0xb4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d126      	bne.n	800282c <HAL_ADC_IRQHandler+0xb4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2208      	movs	r2, #8
 80027e2:	4013      	ands	r3, r2
 80027e4:	d022      	beq.n	800282c <HAL_ADC_IRQHandler+0xb4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2204      	movs	r2, #4
 80027ee:	4013      	ands	r3, r2
 80027f0:	d110      	bne.n	8002814 <HAL_ADC_IRQHandler+0x9c>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	210c      	movs	r1, #12
 80027fe:	438a      	bics	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002806:	4a2d      	ldr	r2, [pc, #180]	; (80028bc <HAL_ADC_IRQHandler+0x144>)
 8002808:	4013      	ands	r3, r2
 800280a:	2201      	movs	r2, #1
 800280c:	431a      	orrs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	639a      	str	r2, [r3, #56]	; 0x38
 8002812:	e00b      	b.n	800282c <HAL_ADC_IRQHandler+0xb4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002818:	2220      	movs	r2, #32
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002824:	2201      	movs	r2, #1
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	0018      	movs	r0, r3
 8002830:	f000 f846 	bl	80028c0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	220c      	movs	r2, #12
 800283a:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2280      	movs	r2, #128	; 0x80
 8002840:	4013      	ands	r3, r2
 8002842:	d012      	beq.n	800286a <HAL_ADC_IRQHandler+0xf2>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2280      	movs	r2, #128	; 0x80
 8002848:	4013      	ands	r3, r2
 800284a:	d00e      	beq.n	800286a <HAL_ADC_IRQHandler+0xf2>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002850:	2280      	movs	r2, #128	; 0x80
 8002852:	0252      	lsls	r2, r2, #9
 8002854:	431a      	orrs	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	0018      	movs	r0, r3
 800285e:	f000 f837 	bl	80028d0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2280      	movs	r2, #128	; 0x80
 8002868:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2210      	movs	r2, #16
 800286e:	4013      	ands	r3, r2
 8002870:	d020      	beq.n	80028b4 <HAL_ADC_IRQHandler+0x13c>
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2210      	movs	r2, #16
 8002876:	4013      	ands	r3, r2
 8002878:	d01c      	beq.n	80028b4 <HAL_ADC_IRQHandler+0x13c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800287e:	2b01      	cmp	r3, #1
 8002880:	d006      	beq.n	8002890 <HAL_ADC_IRQHandler+0x118>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	2201      	movs	r2, #1
 800288a:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800288c:	2b01      	cmp	r3, #1
 800288e:	d10d      	bne.n	80028ac <HAL_ADC_IRQHandler+0x134>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002894:	2202      	movs	r2, #2
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2210      	movs	r2, #16
 80028a2:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	0018      	movs	r0, r3
 80028a8:	f000 f81a 	bl	80028e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2210      	movs	r2, #16
 80028b2:	601a      	str	r2, [r3, #0]
  }

}
 80028b4:	46c0      	nop			; (mov r8, r8)
 80028b6:	46bd      	mov	sp, r7
 80028b8:	b004      	add	sp, #16
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	fffffefe 	.word	0xfffffefe

080028c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80028c8:	46c0      	nop			; (mov r8, r8)
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b002      	add	sp, #8
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80028d8:	46c0      	nop			; (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	b002      	add	sp, #8
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b002      	add	sp, #8
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028fa:	230f      	movs	r3, #15
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800290a:	2380      	movs	r3, #128	; 0x80
 800290c:	055b      	lsls	r3, r3, #21
 800290e:	429a      	cmp	r2, r3
 8002910:	d011      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x46>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	2b01      	cmp	r3, #1
 8002918:	d00d      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x46>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291e:	2b02      	cmp	r3, #2
 8002920:	d009      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x46>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002926:	2b03      	cmp	r3, #3
 8002928:	d005      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x46>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292e:	2b04      	cmp	r3, #4
 8002930:	d001      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x46>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2234      	movs	r2, #52	; 0x34
 800293a:	5c9b      	ldrb	r3, [r3, r2]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d101      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x54>
 8002940:	2302      	movs	r3, #2
 8002942:	e0bb      	b.n	8002abc <HAL_ADC_ConfigChannel+0x1cc>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2234      	movs	r2, #52	; 0x34
 8002948:	2101      	movs	r1, #1
 800294a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2204      	movs	r2, #4
 8002954:	4013      	ands	r3, r2
 8002956:	d000      	beq.n	800295a <HAL_ADC_ConfigChannel+0x6a>
 8002958:	e09f      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4a59      	ldr	r2, [pc, #356]	; (8002ac4 <HAL_ADC_ConfigChannel+0x1d4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d100      	bne.n	8002966 <HAL_ADC_ConfigChannel+0x76>
 8002964:	e077      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2201      	movs	r2, #1
 8002972:	409a      	lsls	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	055b      	lsls	r3, r3, #21
 8002984:	429a      	cmp	r2, r3
 8002986:	d037      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	2b01      	cmp	r3, #1
 800298e:	d033      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002994:	2b02      	cmp	r3, #2
 8002996:	d02f      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299c:	2b03      	cmp	r3, #3
 800299e:	d02b      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d027      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	2b05      	cmp	r3, #5
 80029ae:	d023      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b4:	2b06      	cmp	r3, #6
 80029b6:	d01f      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	2b07      	cmp	r3, #7
 80029be:	d01b      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	2107      	movs	r1, #7
 80029cc:	400b      	ands	r3, r1
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d012      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2107      	movs	r1, #7
 80029de:	438a      	bics	r2, r1
 80029e0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6959      	ldr	r1, [r3, #20]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2207      	movs	r2, #7
 80029ee:	401a      	ands	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d003      	beq.n	8002a08 <HAL_ADC_ConfigChannel+0x118>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b11      	cmp	r3, #17
 8002a06:	d152      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002a08:	4b2f      	ldr	r3, [pc, #188]	; (8002ac8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a0a:	6819      	ldr	r1, [r3, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2b10      	cmp	r3, #16
 8002a12:	d102      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x12a>
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	041b      	lsls	r3, r3, #16
 8002a18:	e001      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x12e>
 8002a1a:	2380      	movs	r3, #128	; 0x80
 8002a1c:	03db      	lsls	r3, r3, #15
 8002a1e:	4a2a      	ldr	r2, [pc, #168]	; (8002ac8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a20:	430b      	orrs	r3, r1
 8002a22:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b10      	cmp	r3, #16
 8002a2a:	d140      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a2c:	4b27      	ldr	r3, [pc, #156]	; (8002acc <HAL_ADC_ConfigChannel+0x1dc>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4927      	ldr	r1, [pc, #156]	; (8002ad0 <HAL_ADC_ConfigChannel+0x1e0>)
 8002a32:	0018      	movs	r0, r3
 8002a34:	f7fd fb72 	bl	800011c <__udivsi3>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	001a      	movs	r2, r3
 8002a3c:	0013      	movs	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	189b      	adds	r3, r3, r2
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a46:	e002      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1f9      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x158>
 8002a54:	e02b      	b.n	8002aae <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2101      	movs	r1, #1
 8002a62:	4099      	lsls	r1, r3
 8002a64:	000b      	movs	r3, r1
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	400a      	ands	r2, r1
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b10      	cmp	r3, #16
 8002a76:	d003      	beq.n	8002a80 <HAL_ADC_ConfigChannel+0x190>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b11      	cmp	r3, #17
 8002a7e:	d116      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002a80:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a82:	6819      	ldr	r1, [r3, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b10      	cmp	r3, #16
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x1a0>
 8002a8c:	4a11      	ldr	r2, [pc, #68]	; (8002ad4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a8e:	e000      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x1a2>
 8002a90:	4a11      	ldr	r2, [pc, #68]	; (8002ad8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a94:	400a      	ands	r2, r1
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e009      	b.n	8002aae <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002aa6:	230f      	movs	r3, #15
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	2201      	movs	r2, #1
 8002aac:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2234      	movs	r2, #52	; 0x34
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002ab6:	230f      	movs	r3, #15
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	781b      	ldrb	r3, [r3, #0]
}
 8002abc:	0018      	movs	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b004      	add	sp, #16
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	00001001 	.word	0x00001001
 8002ac8:	40012708 	.word	0x40012708
 8002acc:	20000004 	.word	0x20000004
 8002ad0:	000f4240 	.word	0x000f4240
 8002ad4:	ff7fffff 	.word	0xff7fffff
 8002ad8:	ffbfffff 	.word	0xffbfffff

08002adc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2203      	movs	r2, #3
 8002af4:	4013      	ands	r3, r2
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d112      	bne.n	8002b20 <ADC_Enable+0x44>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2201      	movs	r2, #1
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d009      	beq.n	8002b1c <ADC_Enable+0x40>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68da      	ldr	r2, [r3, #12]
 8002b0e:	2380      	movs	r3, #128	; 0x80
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	401a      	ands	r2, r3
 8002b14:	2380      	movs	r3, #128	; 0x80
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d101      	bne.n	8002b20 <ADC_Enable+0x44>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <ADC_Enable+0x46>
 8002b20:	2300      	movs	r3, #0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d152      	bne.n	8002bcc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4a2a      	ldr	r2, [pc, #168]	; (8002bd8 <ADC_Enable+0xfc>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d00d      	beq.n	8002b4e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b36:	2210      	movs	r2, #16
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b42:	2201      	movs	r2, #1
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e03f      	b.n	8002bce <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2101      	movs	r1, #1
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b5e:	4b1f      	ldr	r3, [pc, #124]	; (8002bdc <ADC_Enable+0x100>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	491f      	ldr	r1, [pc, #124]	; (8002be0 <ADC_Enable+0x104>)
 8002b64:	0018      	movs	r0, r3
 8002b66:	f7fd fad9 	bl	800011c <__udivsi3>
 8002b6a:	0003      	movs	r3, r0
 8002b6c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b6e:	e002      	b.n	8002b76 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1f9      	bne.n	8002b70 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b7c:	f7ff fb5e 	bl	800223c <HAL_GetTick>
 8002b80:	0003      	movs	r3, r0
 8002b82:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b84:	e01b      	b.n	8002bbe <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b86:	f7ff fb59 	bl	800223c <HAL_GetTick>
 8002b8a:	0002      	movs	r2, r0
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d914      	bls.n	8002bbe <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d00d      	beq.n	8002bbe <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba6:	2210      	movs	r2, #16
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e007      	b.n	8002bce <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d1dc      	bne.n	8002b86 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b004      	add	sp, #16
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	80000017 	.word	0x80000017
 8002bdc:	20000004 	.word	0x20000004
 8002be0:	000f4240 	.word	0x000f4240

08002be4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d112      	bne.n	8002c24 <ADC_Disable+0x40>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d009      	beq.n	8002c20 <ADC_Disable+0x3c>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	2380      	movs	r3, #128	; 0x80
 8002c14:	021b      	lsls	r3, r3, #8
 8002c16:	401a      	ands	r2, r3
 8002c18:	2380      	movs	r3, #128	; 0x80
 8002c1a:	021b      	lsls	r3, r3, #8
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d101      	bne.n	8002c24 <ADC_Disable+0x40>
 8002c20:	2301      	movs	r3, #1
 8002c22:	e000      	b.n	8002c26 <ADC_Disable+0x42>
 8002c24:	2300      	movs	r3, #0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d048      	beq.n	8002cbc <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2205      	movs	r2, #5
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d110      	bne.n	8002c5a <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2102      	movs	r1, #2
 8002c44:	430a      	orrs	r2, r1
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c50:	f7ff faf4 	bl	800223c <HAL_GetTick>
 8002c54:	0003      	movs	r3, r0
 8002c56:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c58:	e029      	b.n	8002cae <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c5e:	2210      	movs	r2, #16
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e023      	b.n	8002cbe <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c76:	f7ff fae1 	bl	800223c <HAL_GetTick>
 8002c7a:	0002      	movs	r2, r0
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d914      	bls.n	8002cae <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d10d      	bne.n	8002cae <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c96:	2210      	movs	r2, #16
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e007      	b.n	8002cbe <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d0dc      	beq.n	8002c76 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b004      	add	sp, #16
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b084      	sub	sp, #16
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2204      	movs	r2, #4
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d03a      	beq.n	8002d54 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b04      	cmp	r3, #4
 8002cea:	d10d      	bne.n	8002d08 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002cf6:	d107      	bne.n	8002d08 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2110      	movs	r1, #16
 8002d04:	430a      	orrs	r2, r1
 8002d06:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d08:	f7ff fa98 	bl	800223c <HAL_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002d10:	e01a      	b.n	8002d48 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002d12:	f7ff fa93 	bl	800223c <HAL_GetTick>
 8002d16:	0002      	movs	r2, r0
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d913      	bls.n	8002d48 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2204      	movs	r2, #4
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d00d      	beq.n	8002d48 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d30:	2210      	movs	r2, #16
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e006      	b.n	8002d56 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2204      	movs	r2, #4
 8002d50:	4013      	ands	r3, r2
 8002d52:	d1de      	bne.n	8002d12 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b004      	add	sp, #16
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	0002      	movs	r2, r0
 8002d68:	1dfb      	adds	r3, r7, #7
 8002d6a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002d6c:	1dfb      	adds	r3, r7, #7
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b7f      	cmp	r3, #127	; 0x7f
 8002d72:	d809      	bhi.n	8002d88 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d74:	1dfb      	adds	r3, r7, #7
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	001a      	movs	r2, r3
 8002d7a:	231f      	movs	r3, #31
 8002d7c:	401a      	ands	r2, r3
 8002d7e:	4b04      	ldr	r3, [pc, #16]	; (8002d90 <__NVIC_EnableIRQ+0x30>)
 8002d80:	2101      	movs	r1, #1
 8002d82:	4091      	lsls	r1, r2
 8002d84:	000a      	movs	r2, r1
 8002d86:	601a      	str	r2, [r3, #0]
  }
}
 8002d88:	46c0      	nop			; (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b002      	add	sp, #8
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b590      	push	{r4, r7, lr}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	0002      	movs	r2, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	1dfb      	adds	r3, r7, #7
 8002da0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002da2:	1dfb      	adds	r3, r7, #7
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	2b7f      	cmp	r3, #127	; 0x7f
 8002da8:	d828      	bhi.n	8002dfc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002daa:	4a2f      	ldr	r2, [pc, #188]	; (8002e68 <__NVIC_SetPriority+0xd4>)
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	b25b      	sxtb	r3, r3
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	33c0      	adds	r3, #192	; 0xc0
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	589b      	ldr	r3, [r3, r2]
 8002dba:	1dfa      	adds	r2, r7, #7
 8002dbc:	7812      	ldrb	r2, [r2, #0]
 8002dbe:	0011      	movs	r1, r2
 8002dc0:	2203      	movs	r2, #3
 8002dc2:	400a      	ands	r2, r1
 8002dc4:	00d2      	lsls	r2, r2, #3
 8002dc6:	21ff      	movs	r1, #255	; 0xff
 8002dc8:	4091      	lsls	r1, r2
 8002dca:	000a      	movs	r2, r1
 8002dcc:	43d2      	mvns	r2, r2
 8002dce:	401a      	ands	r2, r3
 8002dd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	019b      	lsls	r3, r3, #6
 8002dd6:	22ff      	movs	r2, #255	; 0xff
 8002dd8:	401a      	ands	r2, r3
 8002dda:	1dfb      	adds	r3, r7, #7
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	0018      	movs	r0, r3
 8002de0:	2303      	movs	r3, #3
 8002de2:	4003      	ands	r3, r0
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002de8:	481f      	ldr	r0, [pc, #124]	; (8002e68 <__NVIC_SetPriority+0xd4>)
 8002dea:	1dfb      	adds	r3, r7, #7
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	b25b      	sxtb	r3, r3
 8002df0:	089b      	lsrs	r3, r3, #2
 8002df2:	430a      	orrs	r2, r1
 8002df4:	33c0      	adds	r3, #192	; 0xc0
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002dfa:	e031      	b.n	8002e60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dfc:	4a1b      	ldr	r2, [pc, #108]	; (8002e6c <__NVIC_SetPriority+0xd8>)
 8002dfe:	1dfb      	adds	r3, r7, #7
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	0019      	movs	r1, r3
 8002e04:	230f      	movs	r3, #15
 8002e06:	400b      	ands	r3, r1
 8002e08:	3b08      	subs	r3, #8
 8002e0a:	089b      	lsrs	r3, r3, #2
 8002e0c:	3306      	adds	r3, #6
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	18d3      	adds	r3, r2, r3
 8002e12:	3304      	adds	r3, #4
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	1dfa      	adds	r2, r7, #7
 8002e18:	7812      	ldrb	r2, [r2, #0]
 8002e1a:	0011      	movs	r1, r2
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	400a      	ands	r2, r1
 8002e20:	00d2      	lsls	r2, r2, #3
 8002e22:	21ff      	movs	r1, #255	; 0xff
 8002e24:	4091      	lsls	r1, r2
 8002e26:	000a      	movs	r2, r1
 8002e28:	43d2      	mvns	r2, r2
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	019b      	lsls	r3, r3, #6
 8002e32:	22ff      	movs	r2, #255	; 0xff
 8002e34:	401a      	ands	r2, r3
 8002e36:	1dfb      	adds	r3, r7, #7
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	4003      	ands	r3, r0
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e44:	4809      	ldr	r0, [pc, #36]	; (8002e6c <__NVIC_SetPriority+0xd8>)
 8002e46:	1dfb      	adds	r3, r7, #7
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	001c      	movs	r4, r3
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	4023      	ands	r3, r4
 8002e50:	3b08      	subs	r3, #8
 8002e52:	089b      	lsrs	r3, r3, #2
 8002e54:	430a      	orrs	r2, r1
 8002e56:	3306      	adds	r3, #6
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	18c3      	adds	r3, r0, r3
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	601a      	str	r2, [r3, #0]
}
 8002e60:	46c0      	nop			; (mov r8, r8)
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b003      	add	sp, #12
 8002e66:	bd90      	pop	{r4, r7, pc}
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	1e5a      	subs	r2, r3, #1
 8002e7c:	2380      	movs	r3, #128	; 0x80
 8002e7e:	045b      	lsls	r3, r3, #17
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d301      	bcc.n	8002e88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e84:	2301      	movs	r3, #1
 8002e86:	e010      	b.n	8002eaa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e88:	4b0a      	ldr	r3, [pc, #40]	; (8002eb4 <SysTick_Config+0x44>)
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	3a01      	subs	r2, #1
 8002e8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e90:	2301      	movs	r3, #1
 8002e92:	425b      	negs	r3, r3
 8002e94:	2103      	movs	r1, #3
 8002e96:	0018      	movs	r0, r3
 8002e98:	f7ff ff7c 	bl	8002d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e9c:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <SysTick_Config+0x44>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ea2:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <SysTick_Config+0x44>)
 8002ea4:	2207      	movs	r2, #7
 8002ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	0018      	movs	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	b002      	add	sp, #8
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	46c0      	nop			; (mov r8, r8)
 8002eb4:	e000e010 	.word	0xe000e010

08002eb8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	607a      	str	r2, [r7, #4]
 8002ec2:	210f      	movs	r1, #15
 8002ec4:	187b      	adds	r3, r7, r1
 8002ec6:	1c02      	adds	r2, r0, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	b25b      	sxtb	r3, r3
 8002ed2:	0011      	movs	r1, r2
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f7ff ff5d 	bl	8002d94 <__NVIC_SetPriority>
}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b004      	add	sp, #16
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	0002      	movs	r2, r0
 8002eea:	1dfb      	adds	r3, r7, #7
 8002eec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eee:	1dfb      	adds	r3, r7, #7
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	b25b      	sxtb	r3, r3
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f7ff ff33 	bl	8002d60 <__NVIC_EnableIRQ>
}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b002      	add	sp, #8
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f7ff ffaf 	bl	8002e70 <SysTick_Config>
 8002f12:	0003      	movs	r3, r0
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e036      	b.n	8002fa0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2221      	movs	r2, #33	; 0x21
 8002f36:	2102      	movs	r1, #2
 8002f38:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4a18      	ldr	r2, [pc, #96]	; (8002fa8 <HAL_DMA_Init+0x8c>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0018      	movs	r0, r3
 8002f84:	f000 f9c4 	bl	8003310 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2221      	movs	r2, #33	; 0x21
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b004      	add	sp, #16
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	ffffc00f 	.word	0xffffc00f

08002fac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fba:	2317      	movs	r3, #23
 8002fbc:	18fb      	adds	r3, r7, r3
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	5c9b      	ldrb	r3, [r3, r2]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_DMA_Start_IT+0x24>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e04f      	b.n	8003070 <HAL_DMA_Start_IT+0xc4>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2221      	movs	r2, #33	; 0x21
 8002fdc:	5c9b      	ldrb	r3, [r3, r2]
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d13a      	bne.n	800305a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2221      	movs	r2, #33	; 0x21
 8002fe8:	2102      	movs	r1, #2
 8002fea:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	438a      	bics	r2, r1
 8003000:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 f954 	bl	80032b6 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003012:	2b00      	cmp	r3, #0
 8003014:	d008      	beq.n	8003028 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	210e      	movs	r1, #14
 8003022:	430a      	orrs	r2, r1
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	e00f      	b.n	8003048 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	210a      	movs	r1, #10
 8003034:	430a      	orrs	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2104      	movs	r1, #4
 8003044:	438a      	bics	r2, r1
 8003046:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2101      	movs	r1, #1
 8003054:	430a      	orrs	r2, r1
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	e007      	b.n	800306a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2220      	movs	r2, #32
 800305e:	2100      	movs	r1, #0
 8003060:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003062:	2317      	movs	r3, #23
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	2202      	movs	r2, #2
 8003068:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800306a:	2317      	movs	r3, #23
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	781b      	ldrb	r3, [r3, #0]
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b006      	add	sp, #24
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2221      	movs	r2, #33	; 0x21
 8003084:	5c9b      	ldrb	r3, [r3, r2]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d008      	beq.n	800309e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2204      	movs	r2, #4
 8003090:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2220      	movs	r2, #32
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e020      	b.n	80030e0 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	210e      	movs	r1, #14
 80030aa:	438a      	bics	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2101      	movs	r1, #1
 80030ba:	438a      	bics	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c6:	2101      	movs	r1, #1
 80030c8:	4091      	lsls	r1, r2
 80030ca:	000a      	movs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2221      	movs	r2, #33	; 0x21
 80030d2:	2101      	movs	r1, #1
 80030d4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b002      	add	sp, #8
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030f0:	210f      	movs	r1, #15
 80030f2:	187b      	adds	r3, r7, r1
 80030f4:	2200      	movs	r2, #0
 80030f6:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2221      	movs	r2, #33	; 0x21
 80030fc:	5c9b      	ldrb	r3, [r3, r2]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d006      	beq.n	8003112 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2204      	movs	r2, #4
 8003108:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800310a:	187b      	adds	r3, r7, r1
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]
 8003110:	e028      	b.n	8003164 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	210e      	movs	r1, #14
 800311e:	438a      	bics	r2, r1
 8003120:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2101      	movs	r1, #1
 800312e:	438a      	bics	r2, r1
 8003130:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800313a:	2101      	movs	r1, #1
 800313c:	4091      	lsls	r1, r2
 800313e:	000a      	movs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2221      	movs	r2, #33	; 0x21
 8003146:	2101      	movs	r1, #1
 8003148:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2220      	movs	r2, #32
 800314e:	2100      	movs	r1, #0
 8003150:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003156:	2b00      	cmp	r3, #0
 8003158:	d004      	beq.n	8003164 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	0010      	movs	r0, r2
 8003162:	4798      	blx	r3
    }
  }
  return status;
 8003164:	230f      	movs	r3, #15
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	781b      	ldrb	r3, [r3, #0]
}
 800316a:	0018      	movs	r0, r3
 800316c:	46bd      	mov	sp, r7
 800316e:	b004      	add	sp, #16
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b084      	sub	sp, #16
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	2204      	movs	r2, #4
 8003190:	409a      	lsls	r2, r3
 8003192:	0013      	movs	r3, r2
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4013      	ands	r3, r2
 8003198:	d024      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x72>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2204      	movs	r2, #4
 800319e:	4013      	ands	r3, r2
 80031a0:	d020      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2220      	movs	r2, #32
 80031aa:	4013      	ands	r3, r2
 80031ac:	d107      	bne.n	80031be <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2104      	movs	r1, #4
 80031ba:	438a      	bics	r2, r1
 80031bc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c6:	2104      	movs	r1, #4
 80031c8:	4091      	lsls	r1, r2
 80031ca:	000a      	movs	r2, r1
 80031cc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d100      	bne.n	80031d8 <HAL_DMA_IRQHandler+0x66>
 80031d6:	e06a      	b.n	80032ae <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	0010      	movs	r0, r2
 80031e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80031e2:	e064      	b.n	80032ae <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e8:	2202      	movs	r2, #2
 80031ea:	409a      	lsls	r2, r3
 80031ec:	0013      	movs	r3, r2
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	4013      	ands	r3, r2
 80031f2:	d02b      	beq.n	800324c <HAL_DMA_IRQHandler+0xda>
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2202      	movs	r2, #2
 80031f8:	4013      	ands	r3, r2
 80031fa:	d027      	beq.n	800324c <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2220      	movs	r2, #32
 8003204:	4013      	ands	r3, r2
 8003206:	d10b      	bne.n	8003220 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	210a      	movs	r1, #10
 8003214:	438a      	bics	r2, r1
 8003216:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2221      	movs	r2, #33	; 0x21
 800321c:	2101      	movs	r1, #1
 800321e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003228:	2102      	movs	r1, #2
 800322a:	4091      	lsls	r1, r2
 800322c:	000a      	movs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2220      	movs	r2, #32
 8003234:	2100      	movs	r1, #0
 8003236:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	2b00      	cmp	r3, #0
 800323e:	d036      	beq.n	80032ae <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	0010      	movs	r0, r2
 8003248:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800324a:	e030      	b.n	80032ae <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	2208      	movs	r2, #8
 8003252:	409a      	lsls	r2, r3
 8003254:	0013      	movs	r3, r2
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	4013      	ands	r3, r2
 800325a:	d028      	beq.n	80032ae <HAL_DMA_IRQHandler+0x13c>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2208      	movs	r2, #8
 8003260:	4013      	ands	r3, r2
 8003262:	d024      	beq.n	80032ae <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	210e      	movs	r1, #14
 8003270:	438a      	bics	r2, r1
 8003272:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327c:	2101      	movs	r1, #1
 800327e:	4091      	lsls	r1, r2
 8003280:	000a      	movs	r2, r1
 8003282:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2221      	movs	r2, #33	; 0x21
 800328e:	2101      	movs	r1, #1
 8003290:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	2100      	movs	r1, #0
 8003298:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	0010      	movs	r0, r2
 80032aa:	4798      	blx	r3
    }
  }
}
 80032ac:	e7ff      	b.n	80032ae <HAL_DMA_IRQHandler+0x13c>
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032cc:	2101      	movs	r1, #1
 80032ce:	4091      	lsls	r1, r2
 80032d0:	000a      	movs	r2, r1
 80032d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d108      	bne.n	80032f6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032f4:	e007      	b.n	8003306 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	60da      	str	r2, [r3, #12]
}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	46bd      	mov	sp, r7
 800330a:	b004      	add	sp, #16
 800330c:	bd80      	pop	{r7, pc}
	...

08003310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a08      	ldr	r2, [pc, #32]	; (8003340 <DMA_CalcBaseAndBitshift+0x30>)
 800331e:	4694      	mov	ip, r2
 8003320:	4463      	add	r3, ip
 8003322:	2114      	movs	r1, #20
 8003324:	0018      	movs	r0, r3
 8003326:	f7fc fef9 	bl	800011c <__udivsi3>
 800332a:	0003      	movs	r3, r0
 800332c:	009a      	lsls	r2, r3, #2
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a03      	ldr	r2, [pc, #12]	; (8003344 <DMA_CalcBaseAndBitshift+0x34>)
 8003336:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003338:	46c0      	nop			; (mov r8, r8)
 800333a:	46bd      	mov	sp, r7
 800333c:	b002      	add	sp, #8
 800333e:	bd80      	pop	{r7, pc}
 8003340:	bffdfff8 	.word	0xbffdfff8
 8003344:	40020000 	.word	0x40020000

08003348 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	603a      	str	r2, [r7, #0]
 8003354:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003356:	2317      	movs	r3, #23
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	2201      	movs	r2, #1
 800335c:	701a      	strb	r2, [r3, #0]
  uint8_t index = 0U;
 800335e:	2316      	movs	r3, #22
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
  uint8_t nbiterations = 0U;
 8003366:	2315      	movs	r3, #21
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	2200      	movs	r2, #0
 800336c:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800336e:	4b3e      	ldr	r3, [pc, #248]	; (8003468 <HAL_FLASH_Program+0x120>)
 8003370:	7e1b      	ldrb	r3, [r3, #24]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_FLASH_Program+0x32>
 8003376:	2302      	movs	r3, #2
 8003378:	e072      	b.n	8003460 <HAL_FLASH_Program+0x118>
 800337a:	4b3b      	ldr	r3, [pc, #236]	; (8003468 <HAL_FLASH_Program+0x120>)
 800337c:	2201      	movs	r2, #1
 800337e:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003380:	2317      	movs	r3, #23
 8003382:	18fe      	adds	r6, r7, r3
 8003384:	4b39      	ldr	r3, [pc, #228]	; (800346c <HAL_FLASH_Program+0x124>)
 8003386:	0018      	movs	r0, r3
 8003388:	f000 f8c4 	bl	8003514 <FLASH_WaitForLastOperation>
 800338c:	0003      	movs	r3, r0
 800338e:	7033      	strb	r3, [r6, #0]
  
  if(status == HAL_OK)
 8003390:	2317      	movs	r3, #23
 8003392:	18fb      	adds	r3, r7, r3
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d15c      	bne.n	8003454 <HAL_FLASH_Program+0x10c>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d104      	bne.n	80033aa <HAL_FLASH_Program+0x62>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80033a0:	2315      	movs	r3, #21
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	2201      	movs	r2, #1
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e00b      	b.n	80033c2 <HAL_FLASH_Program+0x7a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d104      	bne.n	80033ba <HAL_FLASH_Program+0x72>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80033b0:	2315      	movs	r3, #21
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	2202      	movs	r2, #2
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	e003      	b.n	80033c2 <HAL_FLASH_Program+0x7a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80033ba:	2315      	movs	r3, #21
 80033bc:	18fb      	adds	r3, r7, r3
 80033be:	2204      	movs	r2, #4
 80033c0:	701a      	strb	r2, [r3, #0]
    }

    for (index = 0U; index < nbiterations; index++)
 80033c2:	2316      	movs	r3, #22
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
 80033ca:	e039      	b.n	8003440 <HAL_FLASH_Program+0xf8>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80033cc:	2116      	movs	r1, #22
 80033ce:	187b      	adds	r3, r7, r1
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	005a      	lsls	r2, r3, #1
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	18d0      	adds	r0, r2, r3
 80033d8:	187b      	adds	r3, r7, r1
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	011b      	lsls	r3, r3, #4
 80033de:	001a      	movs	r2, r3
 80033e0:	3a20      	subs	r2, #32
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	db03      	blt.n	80033ee <HAL_FLASH_Program+0xa6>
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	40d1      	lsrs	r1, r2
 80033ea:	000c      	movs	r4, r1
 80033ec:	e008      	b.n	8003400 <HAL_FLASH_Program+0xb8>
 80033ee:	2220      	movs	r2, #32
 80033f0:	1ad2      	subs	r2, r2, r3
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4091      	lsls	r1, r2
 80033f6:	000a      	movs	r2, r1
 80033f8:	6839      	ldr	r1, [r7, #0]
 80033fa:	40d9      	lsrs	r1, r3
 80033fc:	000c      	movs	r4, r1
 80033fe:	4314      	orrs	r4, r2
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	40da      	lsrs	r2, r3
 8003404:	0015      	movs	r5, r2
 8003406:	b2a3      	uxth	r3, r4
 8003408:	0019      	movs	r1, r3
 800340a:	f000 f867 	bl	80034dc <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800340e:	2317      	movs	r3, #23
 8003410:	18fe      	adds	r6, r7, r3
 8003412:	4b16      	ldr	r3, [pc, #88]	; (800346c <HAL_FLASH_Program+0x124>)
 8003414:	0018      	movs	r0, r3
 8003416:	f000 f87d 	bl	8003514 <FLASH_WaitForLastOperation>
 800341a:	0003      	movs	r3, r0
 800341c:	7033      	strb	r3, [r6, #0]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800341e:	4b14      	ldr	r3, [pc, #80]	; (8003470 <HAL_FLASH_Program+0x128>)
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	4b13      	ldr	r3, [pc, #76]	; (8003470 <HAL_FLASH_Program+0x128>)
 8003424:	2101      	movs	r1, #1
 8003426:	438a      	bics	r2, r1
 8003428:	611a      	str	r2, [r3, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 800342a:	2317      	movs	r3, #23
 800342c:	18fb      	adds	r3, r7, r3
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10e      	bne.n	8003452 <HAL_FLASH_Program+0x10a>
    for (index = 0U; index < nbiterations; index++)
 8003434:	2116      	movs	r1, #22
 8003436:	187b      	adds	r3, r7, r1
 8003438:	781a      	ldrb	r2, [r3, #0]
 800343a:	187b      	adds	r3, r7, r1
 800343c:	3201      	adds	r2, #1
 800343e:	701a      	strb	r2, [r3, #0]
 8003440:	2316      	movs	r3, #22
 8003442:	18fa      	adds	r2, r7, r3
 8003444:	2315      	movs	r3, #21
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	7812      	ldrb	r2, [r2, #0]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d3bd      	bcc.n	80033cc <HAL_FLASH_Program+0x84>
 8003450:	e000      	b.n	8003454 <HAL_FLASH_Program+0x10c>
      {
        break;
 8003452:	46c0      	nop			; (mov r8, r8)
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003454:	4b04      	ldr	r3, [pc, #16]	; (8003468 <HAL_FLASH_Program+0x120>)
 8003456:	2200      	movs	r2, #0
 8003458:	761a      	strb	r2, [r3, #24]

  return status;
 800345a:	2317      	movs	r3, #23
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	781b      	ldrb	r3, [r3, #0]
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b007      	add	sp, #28
 8003466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003468:	20000370 	.word	0x20000370
 800346c:	0000c350 	.word	0x0000c350
 8003470:	40022000 	.word	0x40022000

08003474 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	1dfb      	adds	r3, r7, #7
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003480:	4b0c      	ldr	r3, [pc, #48]	; (80034b4 <HAL_FLASH_Unlock+0x40>)
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2280      	movs	r2, #128	; 0x80
 8003486:	4013      	ands	r3, r2
 8003488:	d00d      	beq.n	80034a6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800348a:	4b0a      	ldr	r3, [pc, #40]	; (80034b4 <HAL_FLASH_Unlock+0x40>)
 800348c:	4a0a      	ldr	r2, [pc, #40]	; (80034b8 <HAL_FLASH_Unlock+0x44>)
 800348e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003490:	4b08      	ldr	r3, [pc, #32]	; (80034b4 <HAL_FLASH_Unlock+0x40>)
 8003492:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <HAL_FLASH_Unlock+0x48>)
 8003494:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003496:	4b07      	ldr	r3, [pc, #28]	; (80034b4 <HAL_FLASH_Unlock+0x40>)
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	2280      	movs	r2, #128	; 0x80
 800349c:	4013      	ands	r3, r2
 800349e:	d002      	beq.n	80034a6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80034a0:	1dfb      	adds	r3, r7, #7
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80034a6:	1dfb      	adds	r3, r7, #7
 80034a8:	781b      	ldrb	r3, [r3, #0]
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b002      	add	sp, #8
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	40022000 	.word	0x40022000
 80034b8:	45670123 	.word	0x45670123
 80034bc:	cdef89ab 	.word	0xcdef89ab

080034c0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80034c4:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <HAL_FLASH_Lock+0x18>)
 80034c6:	691a      	ldr	r2, [r3, #16]
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <HAL_FLASH_Lock+0x18>)
 80034ca:	2180      	movs	r1, #128	; 0x80
 80034cc:	430a      	orrs	r2, r1
 80034ce:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40022000 	.word	0x40022000

080034dc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	000a      	movs	r2, r1
 80034e6:	1cbb      	adds	r3, r7, #2
 80034e8:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <FLASH_Program_HalfWord+0x30>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80034f0:	4b07      	ldr	r3, [pc, #28]	; (8003510 <FLASH_Program_HalfWord+0x34>)
 80034f2:	691a      	ldr	r2, [r3, #16]
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <FLASH_Program_HalfWord+0x34>)
 80034f6:	2101      	movs	r1, #1
 80034f8:	430a      	orrs	r2, r1
 80034fa:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	1cba      	adds	r2, r7, #2
 8003500:	8812      	ldrh	r2, [r2, #0]
 8003502:	801a      	strh	r2, [r3, #0]
}
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	b002      	add	sp, #8
 800350a:	bd80      	pop	{r7, pc}
 800350c:	20000370 	.word	0x20000370
 8003510:	40022000 	.word	0x40022000

08003514 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800351c:	f7fe fe8e 	bl	800223c <HAL_GetTick>
 8003520:	0003      	movs	r3, r0
 8003522:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003524:	e00f      	b.n	8003546 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	3301      	adds	r3, #1
 800352a:	d00c      	beq.n	8003546 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d007      	beq.n	8003542 <FLASH_WaitForLastOperation+0x2e>
 8003532:	f7fe fe83 	bl	800223c <HAL_GetTick>
 8003536:	0002      	movs	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	d201      	bcs.n	8003546 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e01f      	b.n	8003586 <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003546:	4b12      	ldr	r3, [pc, #72]	; (8003590 <FLASH_WaitForLastOperation+0x7c>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	2201      	movs	r2, #1
 800354c:	4013      	ands	r3, r2
 800354e:	2b01      	cmp	r3, #1
 8003550:	d0e9      	beq.n	8003526 <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003552:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <FLASH_WaitForLastOperation+0x7c>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	4013      	ands	r3, r2
 800355a:	2b20      	cmp	r3, #32
 800355c:	d102      	bne.n	8003564 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800355e:	4b0c      	ldr	r3, [pc, #48]	; (8003590 <FLASH_WaitForLastOperation+0x7c>)
 8003560:	2220      	movs	r2, #32
 8003562:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003564:	4b0a      	ldr	r3, [pc, #40]	; (8003590 <FLASH_WaitForLastOperation+0x7c>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2210      	movs	r2, #16
 800356a:	4013      	ands	r3, r2
 800356c:	2b10      	cmp	r3, #16
 800356e:	d005      	beq.n	800357c <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003570:	4b07      	ldr	r3, [pc, #28]	; (8003590 <FLASH_WaitForLastOperation+0x7c>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	2204      	movs	r2, #4
 8003576:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003578:	2b04      	cmp	r3, #4
 800357a:	d103      	bne.n	8003584 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800357c:	f000 f80a 	bl	8003594 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b004      	add	sp, #16
 800358c:	bd80      	pop	{r7, pc}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	40022000 	.word	0x40022000

08003594 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800359e:	4b13      	ldr	r3, [pc, #76]	; (80035ec <FLASH_SetErrorCode+0x58>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	2210      	movs	r2, #16
 80035a4:	4013      	ands	r3, r2
 80035a6:	2b10      	cmp	r3, #16
 80035a8:	d109      	bne.n	80035be <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80035aa:	4b11      	ldr	r3, [pc, #68]	; (80035f0 <FLASH_SetErrorCode+0x5c>)
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	2202      	movs	r2, #2
 80035b0:	431a      	orrs	r2, r3
 80035b2:	4b0f      	ldr	r3, [pc, #60]	; (80035f0 <FLASH_SetErrorCode+0x5c>)
 80035b4:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2210      	movs	r2, #16
 80035ba:	4313      	orrs	r3, r2
 80035bc:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80035be:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <FLASH_SetErrorCode+0x58>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2204      	movs	r2, #4
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d109      	bne.n	80035de <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80035ca:	4b09      	ldr	r3, [pc, #36]	; (80035f0 <FLASH_SetErrorCode+0x5c>)
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	2201      	movs	r2, #1
 80035d0:	431a      	orrs	r2, r3
 80035d2:	4b07      	ldr	r3, [pc, #28]	; (80035f0 <FLASH_SetErrorCode+0x5c>)
 80035d4:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	4313      	orrs	r3, r2
 80035dc:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80035de:	4b03      	ldr	r3, [pc, #12]	; (80035ec <FLASH_SetErrorCode+0x58>)
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	60da      	str	r2, [r3, #12]
}  
 80035e4:	46c0      	nop			; (mov r8, r8)
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b002      	add	sp, #8
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40022000 	.word	0x40022000
 80035f0:	20000370 	.word	0x20000370

080035f4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80035f4:	b5b0      	push	{r4, r5, r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80035fe:	230f      	movs	r3, #15
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	2201      	movs	r2, #1
 8003604:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 8003606:	2300      	movs	r3, #0
 8003608:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800360a:	4b32      	ldr	r3, [pc, #200]	; (80036d4 <HAL_FLASHEx_Erase+0xe0>)
 800360c:	7e1b      	ldrb	r3, [r3, #24]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_FLASHEx_Erase+0x22>
 8003612:	2302      	movs	r3, #2
 8003614:	e05a      	b.n	80036cc <HAL_FLASHEx_Erase+0xd8>
 8003616:	4b2f      	ldr	r3, [pc, #188]	; (80036d4 <HAL_FLASHEx_Erase+0xe0>)
 8003618:	2201      	movs	r2, #1
 800361a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d116      	bne.n	8003652 <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003624:	4b2c      	ldr	r3, [pc, #176]	; (80036d8 <HAL_FLASHEx_Erase+0xe4>)
 8003626:	0018      	movs	r0, r3
 8003628:	f7ff ff74 	bl	8003514 <FLASH_WaitForLastOperation>
 800362c:	1e03      	subs	r3, r0, #0
 800362e:	d147      	bne.n	80036c0 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8003630:	f000 f856 	bl	80036e0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003634:	230f      	movs	r3, #15
 8003636:	18fc      	adds	r4, r7, r3
 8003638:	4b27      	ldr	r3, [pc, #156]	; (80036d8 <HAL_FLASHEx_Erase+0xe4>)
 800363a:	0018      	movs	r0, r3
 800363c:	f7ff ff6a 	bl	8003514 <FLASH_WaitForLastOperation>
 8003640:	0003      	movs	r3, r0
 8003642:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003644:	4b25      	ldr	r3, [pc, #148]	; (80036dc <HAL_FLASHEx_Erase+0xe8>)
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	4b24      	ldr	r3, [pc, #144]	; (80036dc <HAL_FLASHEx_Erase+0xe8>)
 800364a:	2104      	movs	r1, #4
 800364c:	438a      	bics	r2, r1
 800364e:	611a      	str	r2, [r3, #16]
 8003650:	e036      	b.n	80036c0 <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003652:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <HAL_FLASHEx_Erase+0xe4>)
 8003654:	0018      	movs	r0, r3
 8003656:	f7ff ff5d 	bl	8003514 <FLASH_WaitForLastOperation>
 800365a:	1e03      	subs	r3, r0, #0
 800365c:	d130      	bne.n	80036c0 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2201      	movs	r2, #1
 8003662:	4252      	negs	r2, r2
 8003664:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	e01f      	b.n	80036ae <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	0018      	movs	r0, r3
 8003672:	f000 f84d 	bl	8003710 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003676:	250f      	movs	r5, #15
 8003678:	197c      	adds	r4, r7, r5
 800367a:	4b17      	ldr	r3, [pc, #92]	; (80036d8 <HAL_FLASHEx_Erase+0xe4>)
 800367c:	0018      	movs	r0, r3
 800367e:	f7ff ff49 	bl	8003514 <FLASH_WaitForLastOperation>
 8003682:	0003      	movs	r3, r0
 8003684:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003686:	4b15      	ldr	r3, [pc, #84]	; (80036dc <HAL_FLASHEx_Erase+0xe8>)
 8003688:	691a      	ldr	r2, [r3, #16]
 800368a:	4b14      	ldr	r3, [pc, #80]	; (80036dc <HAL_FLASHEx_Erase+0xe8>)
 800368c:	2102      	movs	r1, #2
 800368e:	438a      	bics	r2, r1
 8003690:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 8003692:	197b      	adds	r3, r7, r5
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68ba      	ldr	r2, [r7, #8]
 800369e:	601a      	str	r2, [r3, #0]
            break;
 80036a0:	e00e      	b.n	80036c0 <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2280      	movs	r2, #128	; 0x80
 80036a6:	00d2      	lsls	r2, r2, #3
 80036a8:	4694      	mov	ip, r2
 80036aa:	4463      	add	r3, ip
 80036ac:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	029a      	lsls	r2, r3, #10
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	18d3      	adds	r3, r2, r3
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d3d6      	bcc.n	800366e <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80036c0:	4b04      	ldr	r3, [pc, #16]	; (80036d4 <HAL_FLASHEx_Erase+0xe0>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	761a      	strb	r2, [r3, #24]

  return status;
 80036c6:	230f      	movs	r3, #15
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	781b      	ldrb	r3, [r3, #0]
}
 80036cc:	0018      	movs	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b004      	add	sp, #16
 80036d2:	bdb0      	pop	{r4, r5, r7, pc}
 80036d4:	20000370 	.word	0x20000370
 80036d8:	0000c350 	.word	0x0000c350
 80036dc:	40022000 	.word	0x40022000

080036e0 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80036e4:	4b08      	ldr	r3, [pc, #32]	; (8003708 <FLASH_MassErase+0x28>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80036ea:	4b08      	ldr	r3, [pc, #32]	; (800370c <FLASH_MassErase+0x2c>)
 80036ec:	691a      	ldr	r2, [r3, #16]
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <FLASH_MassErase+0x2c>)
 80036f0:	2104      	movs	r1, #4
 80036f2:	430a      	orrs	r2, r1
 80036f4:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80036f6:	4b05      	ldr	r3, [pc, #20]	; (800370c <FLASH_MassErase+0x2c>)
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	4b04      	ldr	r3, [pc, #16]	; (800370c <FLASH_MassErase+0x2c>)
 80036fc:	2140      	movs	r1, #64	; 0x40
 80036fe:	430a      	orrs	r2, r1
 8003700:	611a      	str	r2, [r3, #16]
}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	20000370 	.word	0x20000370
 800370c:	40022000 	.word	0x40022000

08003710 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003718:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <FLASH_PageErase+0x34>)
 800371a:	2200      	movs	r2, #0
 800371c:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800371e:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <FLASH_PageErase+0x38>)
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <FLASH_PageErase+0x38>)
 8003724:	2102      	movs	r1, #2
 8003726:	430a      	orrs	r2, r1
 8003728:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800372a:	4b07      	ldr	r3, [pc, #28]	; (8003748 <FLASH_PageErase+0x38>)
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003730:	4b05      	ldr	r3, [pc, #20]	; (8003748 <FLASH_PageErase+0x38>)
 8003732:	691a      	ldr	r2, [r3, #16]
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <FLASH_PageErase+0x38>)
 8003736:	2140      	movs	r1, #64	; 0x40
 8003738:	430a      	orrs	r2, r1
 800373a:	611a      	str	r2, [r3, #16]
}
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000370 	.word	0x20000370
 8003748:	40022000 	.word	0x40022000

0800374c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003756:	2300      	movs	r3, #0
 8003758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800375a:	e14f      	b.n	80039fc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2101      	movs	r1, #1
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	4091      	lsls	r1, r2
 8003766:	000a      	movs	r2, r1
 8003768:	4013      	ands	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d100      	bne.n	8003774 <HAL_GPIO_Init+0x28>
 8003772:	e140      	b.n	80039f6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2203      	movs	r2, #3
 800377a:	4013      	ands	r3, r2
 800377c:	2b01      	cmp	r3, #1
 800377e:	d005      	beq.n	800378c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2203      	movs	r2, #3
 8003786:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003788:	2b02      	cmp	r3, #2
 800378a:	d130      	bne.n	80037ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	2203      	movs	r2, #3
 8003798:	409a      	lsls	r2, r3
 800379a:	0013      	movs	r3, r2
 800379c:	43da      	mvns	r2, r3
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4013      	ands	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	409a      	lsls	r2, r3
 80037ae:	0013      	movs	r3, r2
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037c2:	2201      	movs	r2, #1
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	409a      	lsls	r2, r3
 80037c8:	0013      	movs	r3, r2
 80037ca:	43da      	mvns	r2, r3
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4013      	ands	r3, r2
 80037d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	2201      	movs	r2, #1
 80037da:	401a      	ands	r2, r3
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	409a      	lsls	r2, r3
 80037e0:	0013      	movs	r3, r2
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2203      	movs	r2, #3
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b03      	cmp	r3, #3
 80037f8:	d017      	beq.n	800382a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	2203      	movs	r2, #3
 8003806:	409a      	lsls	r2, r3
 8003808:	0013      	movs	r3, r2
 800380a:	43da      	mvns	r2, r3
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	4013      	ands	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	409a      	lsls	r2, r3
 800381c:	0013      	movs	r3, r2
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2203      	movs	r2, #3
 8003830:	4013      	ands	r3, r2
 8003832:	2b02      	cmp	r3, #2
 8003834:	d123      	bne.n	800387e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	08da      	lsrs	r2, r3, #3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3208      	adds	r2, #8
 800383e:	0092      	lsls	r2, r2, #2
 8003840:	58d3      	ldr	r3, [r2, r3]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	2207      	movs	r2, #7
 8003848:	4013      	ands	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	220f      	movs	r2, #15
 800384e:	409a      	lsls	r2, r3
 8003850:	0013      	movs	r3, r2
 8003852:	43da      	mvns	r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	4013      	ands	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2107      	movs	r1, #7
 8003862:	400b      	ands	r3, r1
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	409a      	lsls	r2, r3
 8003868:	0013      	movs	r3, r2
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	08da      	lsrs	r2, r3, #3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3208      	adds	r2, #8
 8003878:	0092      	lsls	r2, r2, #2
 800387a:	6939      	ldr	r1, [r7, #16]
 800387c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	2203      	movs	r2, #3
 800388a:	409a      	lsls	r2, r3
 800388c:	0013      	movs	r3, r2
 800388e:	43da      	mvns	r2, r3
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2203      	movs	r2, #3
 800389c:	401a      	ands	r2, r3
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	409a      	lsls	r2, r3
 80038a4:	0013      	movs	r3, r2
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	23c0      	movs	r3, #192	; 0xc0
 80038b8:	029b      	lsls	r3, r3, #10
 80038ba:	4013      	ands	r3, r2
 80038bc:	d100      	bne.n	80038c0 <HAL_GPIO_Init+0x174>
 80038be:	e09a      	b.n	80039f6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c0:	4b54      	ldr	r3, [pc, #336]	; (8003a14 <HAL_GPIO_Init+0x2c8>)
 80038c2:	699a      	ldr	r2, [r3, #24]
 80038c4:	4b53      	ldr	r3, [pc, #332]	; (8003a14 <HAL_GPIO_Init+0x2c8>)
 80038c6:	2101      	movs	r1, #1
 80038c8:	430a      	orrs	r2, r1
 80038ca:	619a      	str	r2, [r3, #24]
 80038cc:	4b51      	ldr	r3, [pc, #324]	; (8003a14 <HAL_GPIO_Init+0x2c8>)
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	2201      	movs	r2, #1
 80038d2:	4013      	ands	r3, r2
 80038d4:	60bb      	str	r3, [r7, #8]
 80038d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038d8:	4a4f      	ldr	r2, [pc, #316]	; (8003a18 <HAL_GPIO_Init+0x2cc>)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	089b      	lsrs	r3, r3, #2
 80038de:	3302      	adds	r3, #2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	589b      	ldr	r3, [r3, r2]
 80038e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2203      	movs	r2, #3
 80038ea:	4013      	ands	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	220f      	movs	r2, #15
 80038f0:	409a      	lsls	r2, r3
 80038f2:	0013      	movs	r3, r2
 80038f4:	43da      	mvns	r2, r3
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	4013      	ands	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	2390      	movs	r3, #144	; 0x90
 8003900:	05db      	lsls	r3, r3, #23
 8003902:	429a      	cmp	r2, r3
 8003904:	d013      	beq.n	800392e <HAL_GPIO_Init+0x1e2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a44      	ldr	r2, [pc, #272]	; (8003a1c <HAL_GPIO_Init+0x2d0>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d00d      	beq.n	800392a <HAL_GPIO_Init+0x1de>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a43      	ldr	r2, [pc, #268]	; (8003a20 <HAL_GPIO_Init+0x2d4>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d007      	beq.n	8003926 <HAL_GPIO_Init+0x1da>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a42      	ldr	r2, [pc, #264]	; (8003a24 <HAL_GPIO_Init+0x2d8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d101      	bne.n	8003922 <HAL_GPIO_Init+0x1d6>
 800391e:	2303      	movs	r3, #3
 8003920:	e006      	b.n	8003930 <HAL_GPIO_Init+0x1e4>
 8003922:	2305      	movs	r3, #5
 8003924:	e004      	b.n	8003930 <HAL_GPIO_Init+0x1e4>
 8003926:	2302      	movs	r3, #2
 8003928:	e002      	b.n	8003930 <HAL_GPIO_Init+0x1e4>
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <HAL_GPIO_Init+0x1e4>
 800392e:	2300      	movs	r3, #0
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	2103      	movs	r1, #3
 8003934:	400a      	ands	r2, r1
 8003936:	0092      	lsls	r2, r2, #2
 8003938:	4093      	lsls	r3, r2
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003940:	4935      	ldr	r1, [pc, #212]	; (8003a18 <HAL_GPIO_Init+0x2cc>)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	089b      	lsrs	r3, r3, #2
 8003946:	3302      	adds	r3, #2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800394e:	4b36      	ldr	r3, [pc, #216]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	43da      	mvns	r2, r3
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	4013      	ands	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	2380      	movs	r3, #128	; 0x80
 8003964:	035b      	lsls	r3, r3, #13
 8003966:	4013      	ands	r3, r2
 8003968:	d003      	beq.n	8003972 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003972:	4b2d      	ldr	r3, [pc, #180]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003978:	4b2b      	ldr	r3, [pc, #172]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	43da      	mvns	r2, r3
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4013      	ands	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	2380      	movs	r3, #128	; 0x80
 800398e:	039b      	lsls	r3, r3, #14
 8003990:	4013      	ands	r3, r2
 8003992:	d003      	beq.n	800399c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800399c:	4b22      	ldr	r3, [pc, #136]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80039a2:	4b21      	ldr	r3, [pc, #132]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	43da      	mvns	r2, r3
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	4013      	ands	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	2380      	movs	r3, #128	; 0x80
 80039b8:	029b      	lsls	r3, r3, #10
 80039ba:	4013      	ands	r3, r2
 80039bc:	d003      	beq.n	80039c6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80039cc:	4b16      	ldr	r3, [pc, #88]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	43da      	mvns	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4013      	ands	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	025b      	lsls	r3, r3, #9
 80039e4:	4013      	ands	r3, r2
 80039e6:	d003      	beq.n	80039f0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80039f0:	4b0d      	ldr	r3, [pc, #52]	; (8003a28 <HAL_GPIO_Init+0x2dc>)
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	3301      	adds	r3, #1
 80039fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	40da      	lsrs	r2, r3
 8003a04:	1e13      	subs	r3, r2, #0
 8003a06:	d000      	beq.n	8003a0a <HAL_GPIO_Init+0x2be>
 8003a08:	e6a8      	b.n	800375c <HAL_GPIO_Init+0x10>
  } 
}
 8003a0a:	46c0      	nop			; (mov r8, r8)
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b006      	add	sp, #24
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40010000 	.word	0x40010000
 8003a1c:	48000400 	.word	0x48000400
 8003a20:	48000800 	.word	0x48000800
 8003a24:	48000c00 	.word	0x48000c00
 8003a28:	40010400 	.word	0x40010400

08003a2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	000a      	movs	r2, r1
 8003a36:	1cbb      	adds	r3, r7, #2
 8003a38:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	1cba      	adds	r2, r7, #2
 8003a40:	8812      	ldrh	r2, [r2, #0]
 8003a42:	4013      	ands	r3, r2
 8003a44:	d004      	beq.n	8003a50 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003a46:	230f      	movs	r3, #15
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	701a      	strb	r2, [r3, #0]
 8003a4e:	e003      	b.n	8003a58 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a50:	230f      	movs	r3, #15
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	2200      	movs	r2, #0
 8003a56:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003a58:	230f      	movs	r3, #15
 8003a5a:	18fb      	adds	r3, r7, r3
 8003a5c:	781b      	ldrb	r3, [r3, #0]
  }
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b004      	add	sp, #16
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	0008      	movs	r0, r1
 8003a70:	0011      	movs	r1, r2
 8003a72:	1cbb      	adds	r3, r7, #2
 8003a74:	1c02      	adds	r2, r0, #0
 8003a76:	801a      	strh	r2, [r3, #0]
 8003a78:	1c7b      	adds	r3, r7, #1
 8003a7a:	1c0a      	adds	r2, r1, #0
 8003a7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a7e:	1c7b      	adds	r3, r7, #1
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d004      	beq.n	8003a90 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a86:	1cbb      	adds	r3, r7, #2
 8003a88:	881a      	ldrh	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a8e:	e003      	b.n	8003a98 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a90:	1cbb      	adds	r3, r7, #2
 8003a92:	881a      	ldrh	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a98:	46c0      	nop			; (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b002      	add	sp, #8
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e03d      	b.n	8003b2e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a20      	ldr	r2, [pc, #128]	; (8003b38 <HAL_IWDG_Init+0x98>)
 8003ab8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a1f      	ldr	r2, [pc, #124]	; (8003b3c <HAL_IWDG_Init+0x9c>)
 8003ac0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6852      	ldr	r2, [r2, #4]
 8003aca:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6892      	ldr	r2, [r2, #8]
 8003ad4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003ad6:	f7fe fbb1 	bl	800223c <HAL_GetTick>
 8003ada:	0003      	movs	r3, r0
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003ade:	e00e      	b.n	8003afe <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003ae0:	f7fe fbac 	bl	800223c <HAL_GetTick>
 8003ae4:	0002      	movs	r2, r0
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b27      	cmp	r3, #39	; 0x27
 8003aec:	d907      	bls.n	8003afe <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2207      	movs	r2, #7
 8003af6:	4013      	ands	r3, r2
 8003af8:	d001      	beq.n	8003afe <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e017      	b.n	8003b2e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	2207      	movs	r2, #7
 8003b06:	4013      	ands	r3, r2
 8003b08:	d1ea      	bne.n	8003ae0 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d005      	beq.n	8003b24 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	68d2      	ldr	r2, [r2, #12]
 8003b20:	611a      	str	r2, [r3, #16]
 8003b22:	e003      	b.n	8003b2c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a05      	ldr	r2, [pc, #20]	; (8003b40 <HAL_IWDG_Init+0xa0>)
 8003b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	0018      	movs	r0, r3
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b004      	add	sp, #16
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	0000cccc 	.word	0x0000cccc
 8003b3c:	00005555 	.word	0x00005555
 8003b40:	0000aaaa 	.word	0x0000aaaa

08003b44 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a03      	ldr	r2, [pc, #12]	; (8003b60 <HAL_IWDG_Refresh+0x1c>)
 8003b52:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	0018      	movs	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b002      	add	sp, #8
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	0000aaaa 	.word	0x0000aaaa

08003b64 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	000a      	movs	r2, r1
 8003b6e:	1cfb      	adds	r3, r7, #3
 8003b70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8003b72:	4b09      	ldr	r3, [pc, #36]	; (8003b98 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003b78:	2104      	movs	r1, #4
 8003b7a:	438a      	bics	r2, r1
 8003b7c:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003b7e:	1cfb      	adds	r3, r7, #3
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d101      	bne.n	8003b8a <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003b86:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003b88:	e002      	b.n	8003b90 <HAL_PWR_EnterSLEEPMode+0x2c>
    __SEV();
 8003b8a:	bf40      	sev
    __WFE();
 8003b8c:	bf20      	wfe
    __WFE();
 8003b8e:	bf20      	wfe
}
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b002      	add	sp, #8
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	e000ed00 	.word	0xe000ed00

08003b9c <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8003ba0:	4b04      	ldr	r3, [pc, #16]	; (8003bb4 <HAL_PWR_EnableSleepOnExit+0x18>)
 8003ba2:	691a      	ldr	r2, [r3, #16]
 8003ba4:	4b03      	ldr	r3, [pc, #12]	; (8003bb4 <HAL_PWR_EnableSleepOnExit+0x18>)
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	611a      	str	r2, [r3, #16]
}
 8003bac:	46c0      	nop			; (mov r8, r8)
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	e000ed00 	.word	0xe000ed00

08003bb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e301      	b.n	80041ce <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d100      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x1e>
 8003bd4:	e08d      	b.n	8003cf2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003bd6:	4bc3      	ldr	r3, [pc, #780]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	220c      	movs	r2, #12
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b04      	cmp	r3, #4
 8003be0:	d00e      	beq.n	8003c00 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003be2:	4bc0      	ldr	r3, [pc, #768]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	220c      	movs	r2, #12
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d116      	bne.n	8003c1c <HAL_RCC_OscConfig+0x64>
 8003bee:	4bbd      	ldr	r3, [pc, #756]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	2380      	movs	r3, #128	; 0x80
 8003bf4:	025b      	lsls	r3, r3, #9
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	2380      	movs	r3, #128	; 0x80
 8003bfa:	025b      	lsls	r3, r3, #9
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d10d      	bne.n	8003c1c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c00:	4bb8      	ldr	r3, [pc, #736]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	2380      	movs	r3, #128	; 0x80
 8003c06:	029b      	lsls	r3, r3, #10
 8003c08:	4013      	ands	r3, r2
 8003c0a:	d100      	bne.n	8003c0e <HAL_RCC_OscConfig+0x56>
 8003c0c:	e070      	b.n	8003cf0 <HAL_RCC_OscConfig+0x138>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d000      	beq.n	8003c18 <HAL_RCC_OscConfig+0x60>
 8003c16:	e06b      	b.n	8003cf0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e2d8      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_RCC_OscConfig+0x7c>
 8003c24:	4baf      	ldr	r3, [pc, #700]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	4bae      	ldr	r3, [pc, #696]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c2a:	2180      	movs	r1, #128	; 0x80
 8003c2c:	0249      	lsls	r1, r1, #9
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	e02f      	b.n	8003c94 <HAL_RCC_OscConfig+0xdc>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10c      	bne.n	8003c56 <HAL_RCC_OscConfig+0x9e>
 8003c3c:	4ba9      	ldr	r3, [pc, #676]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	4ba8      	ldr	r3, [pc, #672]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c42:	49a9      	ldr	r1, [pc, #676]	; (8003ee8 <HAL_RCC_OscConfig+0x330>)
 8003c44:	400a      	ands	r2, r1
 8003c46:	601a      	str	r2, [r3, #0]
 8003c48:	4ba6      	ldr	r3, [pc, #664]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	4ba5      	ldr	r3, [pc, #660]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c4e:	49a7      	ldr	r1, [pc, #668]	; (8003eec <HAL_RCC_OscConfig+0x334>)
 8003c50:	400a      	ands	r2, r1
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	e01e      	b.n	8003c94 <HAL_RCC_OscConfig+0xdc>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b05      	cmp	r3, #5
 8003c5c:	d10e      	bne.n	8003c7c <HAL_RCC_OscConfig+0xc4>
 8003c5e:	4ba1      	ldr	r3, [pc, #644]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	4ba0      	ldr	r3, [pc, #640]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c64:	2180      	movs	r1, #128	; 0x80
 8003c66:	02c9      	lsls	r1, r1, #11
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	4b9d      	ldr	r3, [pc, #628]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	4b9c      	ldr	r3, [pc, #624]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c72:	2180      	movs	r1, #128	; 0x80
 8003c74:	0249      	lsls	r1, r1, #9
 8003c76:	430a      	orrs	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	e00b      	b.n	8003c94 <HAL_RCC_OscConfig+0xdc>
 8003c7c:	4b99      	ldr	r3, [pc, #612]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4b98      	ldr	r3, [pc, #608]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c82:	4999      	ldr	r1, [pc, #612]	; (8003ee8 <HAL_RCC_OscConfig+0x330>)
 8003c84:	400a      	ands	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	4b96      	ldr	r3, [pc, #600]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	4b95      	ldr	r3, [pc, #596]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003c8e:	4997      	ldr	r1, [pc, #604]	; (8003eec <HAL_RCC_OscConfig+0x334>)
 8003c90:	400a      	ands	r2, r1
 8003c92:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d014      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe face 	bl	800223c <HAL_GetTick>
 8003ca0:	0003      	movs	r3, r0
 8003ca2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ca6:	f7fe fac9 	bl	800223c <HAL_GetTick>
 8003caa:	0002      	movs	r2, r0
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b64      	cmp	r3, #100	; 0x64
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e28a      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb8:	4b8a      	ldr	r3, [pc, #552]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	029b      	lsls	r3, r3, #10
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	d0f0      	beq.n	8003ca6 <HAL_RCC_OscConfig+0xee>
 8003cc4:	e015      	b.n	8003cf2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc6:	f7fe fab9 	bl	800223c <HAL_GetTick>
 8003cca:	0003      	movs	r3, r0
 8003ccc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cd0:	f7fe fab4 	bl	800223c <HAL_GetTick>
 8003cd4:	0002      	movs	r2, r0
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b64      	cmp	r3, #100	; 0x64
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e275      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce2:	4b80      	ldr	r3, [pc, #512]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	2380      	movs	r3, #128	; 0x80
 8003ce8:	029b      	lsls	r3, r3, #10
 8003cea:	4013      	ands	r3, r2
 8003cec:	d1f0      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x118>
 8003cee:	e000      	b.n	8003cf2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d100      	bne.n	8003cfe <HAL_RCC_OscConfig+0x146>
 8003cfc:	e069      	b.n	8003dd2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003cfe:	4b79      	ldr	r3, [pc, #484]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	220c      	movs	r2, #12
 8003d04:	4013      	ands	r3, r2
 8003d06:	d00b      	beq.n	8003d20 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d08:	4b76      	ldr	r3, [pc, #472]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	220c      	movs	r2, #12
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d11c      	bne.n	8003d4e <HAL_RCC_OscConfig+0x196>
 8003d14:	4b73      	ldr	r3, [pc, #460]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	2380      	movs	r3, #128	; 0x80
 8003d1a:	025b      	lsls	r3, r3, #9
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d116      	bne.n	8003d4e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d20:	4b70      	ldr	r3, [pc, #448]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2202      	movs	r2, #2
 8003d26:	4013      	ands	r3, r2
 8003d28:	d005      	beq.n	8003d36 <HAL_RCC_OscConfig+0x17e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d001      	beq.n	8003d36 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e24b      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d36:	4b6b      	ldr	r3, [pc, #428]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	22f8      	movs	r2, #248	; 0xf8
 8003d3c:	4393      	bics	r3, r2
 8003d3e:	0019      	movs	r1, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	00da      	lsls	r2, r3, #3
 8003d46:	4b67      	ldr	r3, [pc, #412]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d4c:	e041      	b.n	8003dd2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d024      	beq.n	8003da0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d56:	4b63      	ldr	r3, [pc, #396]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	4b62      	ldr	r3, [pc, #392]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d62:	f7fe fa6b 	bl	800223c <HAL_GetTick>
 8003d66:	0003      	movs	r3, r0
 8003d68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d6c:	f7fe fa66 	bl	800223c <HAL_GetTick>
 8003d70:	0002      	movs	r2, r0
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e227      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7e:	4b59      	ldr	r3, [pc, #356]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2202      	movs	r2, #2
 8003d84:	4013      	ands	r3, r2
 8003d86:	d0f1      	beq.n	8003d6c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d88:	4b56      	ldr	r3, [pc, #344]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	22f8      	movs	r2, #248	; 0xf8
 8003d8e:	4393      	bics	r3, r2
 8003d90:	0019      	movs	r1, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	00da      	lsls	r2, r3, #3
 8003d98:	4b52      	ldr	r3, [pc, #328]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	e018      	b.n	8003dd2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003da0:	4b50      	ldr	r3, [pc, #320]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	4b4f      	ldr	r3, [pc, #316]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003da6:	2101      	movs	r1, #1
 8003da8:	438a      	bics	r2, r1
 8003daa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dac:	f7fe fa46 	bl	800223c <HAL_GetTick>
 8003db0:	0003      	movs	r3, r0
 8003db2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003db6:	f7fe fa41 	bl	800223c <HAL_GetTick>
 8003dba:	0002      	movs	r2, r0
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e202      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc8:	4b46      	ldr	r3, [pc, #280]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2202      	movs	r2, #2
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d1f1      	bne.n	8003db6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2208      	movs	r2, #8
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d036      	beq.n	8003e4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	69db      	ldr	r3, [r3, #28]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d019      	beq.n	8003e18 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003de4:	4b3f      	ldr	r3, [pc, #252]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003de8:	4b3e      	ldr	r3, [pc, #248]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003dea:	2101      	movs	r1, #1
 8003dec:	430a      	orrs	r2, r1
 8003dee:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df0:	f7fe fa24 	bl	800223c <HAL_GetTick>
 8003df4:	0003      	movs	r3, r0
 8003df6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df8:	e008      	b.n	8003e0c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dfa:	f7fe fa1f 	bl	800223c <HAL_GetTick>
 8003dfe:	0002      	movs	r2, r0
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e1e0      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0c:	4b35      	ldr	r3, [pc, #212]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	2202      	movs	r2, #2
 8003e12:	4013      	ands	r3, r2
 8003e14:	d0f1      	beq.n	8003dfa <HAL_RCC_OscConfig+0x242>
 8003e16:	e018      	b.n	8003e4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e18:	4b32      	ldr	r3, [pc, #200]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e1c:	4b31      	ldr	r3, [pc, #196]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	2101      	movs	r1, #1
 8003e20:	438a      	bics	r2, r1
 8003e22:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e24:	f7fe fa0a 	bl	800223c <HAL_GetTick>
 8003e28:	0003      	movs	r3, r0
 8003e2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2e:	f7fe fa05 	bl	800223c <HAL_GetTick>
 8003e32:	0002      	movs	r2, r0
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e1c6      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e40:	4b28      	ldr	r3, [pc, #160]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	2202      	movs	r2, #2
 8003e46:	4013      	ands	r3, r2
 8003e48:	d1f1      	bne.n	8003e2e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2204      	movs	r2, #4
 8003e50:	4013      	ands	r3, r2
 8003e52:	d100      	bne.n	8003e56 <HAL_RCC_OscConfig+0x29e>
 8003e54:	e0b4      	b.n	8003fc0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e56:	201f      	movs	r0, #31
 8003e58:	183b      	adds	r3, r7, r0
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e5e:	4b21      	ldr	r3, [pc, #132]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e60:	69da      	ldr	r2, [r3, #28]
 8003e62:	2380      	movs	r3, #128	; 0x80
 8003e64:	055b      	lsls	r3, r3, #21
 8003e66:	4013      	ands	r3, r2
 8003e68:	d110      	bne.n	8003e8c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6a:	4b1e      	ldr	r3, [pc, #120]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e6c:	69da      	ldr	r2, [r3, #28]
 8003e6e:	4b1d      	ldr	r3, [pc, #116]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e70:	2180      	movs	r1, #128	; 0x80
 8003e72:	0549      	lsls	r1, r1, #21
 8003e74:	430a      	orrs	r2, r1
 8003e76:	61da      	str	r2, [r3, #28]
 8003e78:	4b1a      	ldr	r3, [pc, #104]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	69da      	ldr	r2, [r3, #28]
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	055b      	lsls	r3, r3, #21
 8003e80:	4013      	ands	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e86:	183b      	adds	r3, r7, r0
 8003e88:	2201      	movs	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8c:	4b18      	ldr	r3, [pc, #96]	; (8003ef0 <HAL_RCC_OscConfig+0x338>)
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	2380      	movs	r3, #128	; 0x80
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	4013      	ands	r3, r2
 8003e96:	d11a      	bne.n	8003ece <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e98:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <HAL_RCC_OscConfig+0x338>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	4b14      	ldr	r3, [pc, #80]	; (8003ef0 <HAL_RCC_OscConfig+0x338>)
 8003e9e:	2180      	movs	r1, #128	; 0x80
 8003ea0:	0049      	lsls	r1, r1, #1
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea6:	f7fe f9c9 	bl	800223c <HAL_GetTick>
 8003eaa:	0003      	movs	r3, r0
 8003eac:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb0:	f7fe f9c4 	bl	800223c <HAL_GetTick>
 8003eb4:	0002      	movs	r2, r0
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	; 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e185      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec2:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_RCC_OscConfig+0x338>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	2380      	movs	r3, #128	; 0x80
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	4013      	ands	r3, r2
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d10e      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x33c>
 8003ed6:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003ed8:	6a1a      	ldr	r2, [r3, #32]
 8003eda:	4b02      	ldr	r3, [pc, #8]	; (8003ee4 <HAL_RCC_OscConfig+0x32c>)
 8003edc:	2101      	movs	r1, #1
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	621a      	str	r2, [r3, #32]
 8003ee2:	e035      	b.n	8003f50 <HAL_RCC_OscConfig+0x398>
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	fffeffff 	.word	0xfffeffff
 8003eec:	fffbffff 	.word	0xfffbffff
 8003ef0:	40007000 	.word	0x40007000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10c      	bne.n	8003f16 <HAL_RCC_OscConfig+0x35e>
 8003efc:	4bb6      	ldr	r3, [pc, #728]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003efe:	6a1a      	ldr	r2, [r3, #32]
 8003f00:	4bb5      	ldr	r3, [pc, #724]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f02:	2101      	movs	r1, #1
 8003f04:	438a      	bics	r2, r1
 8003f06:	621a      	str	r2, [r3, #32]
 8003f08:	4bb3      	ldr	r3, [pc, #716]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f0a:	6a1a      	ldr	r2, [r3, #32]
 8003f0c:	4bb2      	ldr	r3, [pc, #712]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f0e:	2104      	movs	r1, #4
 8003f10:	438a      	bics	r2, r1
 8003f12:	621a      	str	r2, [r3, #32]
 8003f14:	e01c      	b.n	8003f50 <HAL_RCC_OscConfig+0x398>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b05      	cmp	r3, #5
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCC_OscConfig+0x380>
 8003f1e:	4bae      	ldr	r3, [pc, #696]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f20:	6a1a      	ldr	r2, [r3, #32]
 8003f22:	4bad      	ldr	r3, [pc, #692]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f24:	2104      	movs	r1, #4
 8003f26:	430a      	orrs	r2, r1
 8003f28:	621a      	str	r2, [r3, #32]
 8003f2a:	4bab      	ldr	r3, [pc, #684]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f2c:	6a1a      	ldr	r2, [r3, #32]
 8003f2e:	4baa      	ldr	r3, [pc, #680]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f30:	2101      	movs	r1, #1
 8003f32:	430a      	orrs	r2, r1
 8003f34:	621a      	str	r2, [r3, #32]
 8003f36:	e00b      	b.n	8003f50 <HAL_RCC_OscConfig+0x398>
 8003f38:	4ba7      	ldr	r3, [pc, #668]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f3a:	6a1a      	ldr	r2, [r3, #32]
 8003f3c:	4ba6      	ldr	r3, [pc, #664]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f3e:	2101      	movs	r1, #1
 8003f40:	438a      	bics	r2, r1
 8003f42:	621a      	str	r2, [r3, #32]
 8003f44:	4ba4      	ldr	r3, [pc, #656]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f46:	6a1a      	ldr	r2, [r3, #32]
 8003f48:	4ba3      	ldr	r3, [pc, #652]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f4a:	2104      	movs	r1, #4
 8003f4c:	438a      	bics	r2, r1
 8003f4e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d014      	beq.n	8003f82 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f58:	f7fe f970 	bl	800223c <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f60:	e009      	b.n	8003f76 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fe f96b 	bl	800223c <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	4a9b      	ldr	r2, [pc, #620]	; (80041dc <HAL_RCC_OscConfig+0x624>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e12b      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f76:	4b98      	ldr	r3, [pc, #608]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x3aa>
 8003f80:	e013      	b.n	8003faa <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f82:	f7fe f95b 	bl	800223c <HAL_GetTick>
 8003f86:	0003      	movs	r3, r0
 8003f88:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8a:	e009      	b.n	8003fa0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f8c:	f7fe f956 	bl	800223c <HAL_GetTick>
 8003f90:	0002      	movs	r2, r0
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	4a91      	ldr	r2, [pc, #580]	; (80041dc <HAL_RCC_OscConfig+0x624>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e116      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa0:	4b8d      	ldr	r3, [pc, #564]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003faa:	231f      	movs	r3, #31
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d105      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb4:	4b88      	ldr	r3, [pc, #544]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fb6:	69da      	ldr	r2, [r3, #28]
 8003fb8:	4b87      	ldr	r3, [pc, #540]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fba:	4989      	ldr	r1, [pc, #548]	; (80041e0 <HAL_RCC_OscConfig+0x628>)
 8003fbc:	400a      	ands	r2, r1
 8003fbe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2210      	movs	r2, #16
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d063      	beq.n	8004092 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d12a      	bne.n	8004028 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003fd2:	4b81      	ldr	r3, [pc, #516]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fd6:	4b80      	ldr	r3, [pc, #512]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fd8:	2104      	movs	r1, #4
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003fde:	4b7e      	ldr	r3, [pc, #504]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fe0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fe2:	4b7d      	ldr	r3, [pc, #500]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fea:	f7fe f927 	bl	800223c <HAL_GetTick>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ff4:	f7fe f922 	bl	800223c <HAL_GetTick>
 8003ff8:	0002      	movs	r2, r0
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e0e3      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004006:	4b74      	ldr	r3, [pc, #464]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400a:	2202      	movs	r2, #2
 800400c:	4013      	ands	r3, r2
 800400e:	d0f1      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004010:	4b71      	ldr	r3, [pc, #452]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004014:	22f8      	movs	r2, #248	; 0xf8
 8004016:	4393      	bics	r3, r2
 8004018:	0019      	movs	r1, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	00da      	lsls	r2, r3, #3
 8004020:	4b6d      	ldr	r3, [pc, #436]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004022:	430a      	orrs	r2, r1
 8004024:	635a      	str	r2, [r3, #52]	; 0x34
 8004026:	e034      	b.n	8004092 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	3305      	adds	r3, #5
 800402e:	d111      	bne.n	8004054 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004030:	4b69      	ldr	r3, [pc, #420]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004034:	4b68      	ldr	r3, [pc, #416]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004036:	2104      	movs	r1, #4
 8004038:	438a      	bics	r2, r1
 800403a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800403c:	4b66      	ldr	r3, [pc, #408]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800403e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004040:	22f8      	movs	r2, #248	; 0xf8
 8004042:	4393      	bics	r3, r2
 8004044:	0019      	movs	r1, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	00da      	lsls	r2, r3, #3
 800404c:	4b62      	ldr	r3, [pc, #392]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800404e:	430a      	orrs	r2, r1
 8004050:	635a      	str	r2, [r3, #52]	; 0x34
 8004052:	e01e      	b.n	8004092 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004054:	4b60      	ldr	r3, [pc, #384]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004056:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004058:	4b5f      	ldr	r3, [pc, #380]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800405a:	2104      	movs	r1, #4
 800405c:	430a      	orrs	r2, r1
 800405e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004060:	4b5d      	ldr	r3, [pc, #372]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004064:	4b5c      	ldr	r3, [pc, #368]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004066:	2101      	movs	r1, #1
 8004068:	438a      	bics	r2, r1
 800406a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406c:	f7fe f8e6 	bl	800223c <HAL_GetTick>
 8004070:	0003      	movs	r3, r0
 8004072:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004076:	f7fe f8e1 	bl	800223c <HAL_GetTick>
 800407a:	0002      	movs	r2, r0
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e0a2      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004088:	4b53      	ldr	r3, [pc, #332]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800408a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800408c:	2202      	movs	r2, #2
 800408e:	4013      	ands	r3, r2
 8004090:	d1f1      	bne.n	8004076 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d100      	bne.n	800409c <HAL_RCC_OscConfig+0x4e4>
 800409a:	e097      	b.n	80041cc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800409c:	4b4e      	ldr	r3, [pc, #312]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	220c      	movs	r2, #12
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d100      	bne.n	80040aa <HAL_RCC_OscConfig+0x4f2>
 80040a8:	e06b      	b.n	8004182 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d14c      	bne.n	800414c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b2:	4b49      	ldr	r3, [pc, #292]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	4b48      	ldr	r3, [pc, #288]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040b8:	494a      	ldr	r1, [pc, #296]	; (80041e4 <HAL_RCC_OscConfig+0x62c>)
 80040ba:	400a      	ands	r2, r1
 80040bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7fe f8bd 	bl	800223c <HAL_GetTick>
 80040c2:	0003      	movs	r3, r0
 80040c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040c8:	f7fe f8b8 	bl	800223c <HAL_GetTick>
 80040cc:	0002      	movs	r2, r0
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e079      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040da:	4b3f      	ldr	r3, [pc, #252]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	2380      	movs	r3, #128	; 0x80
 80040e0:	049b      	lsls	r3, r3, #18
 80040e2:	4013      	ands	r3, r2
 80040e4:	d1f0      	bne.n	80040c8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040e6:	4b3c      	ldr	r3, [pc, #240]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	220f      	movs	r2, #15
 80040ec:	4393      	bics	r3, r2
 80040ee:	0019      	movs	r1, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f4:	4b38      	ldr	r3, [pc, #224]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040f6:	430a      	orrs	r2, r1
 80040f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80040fa:	4b37      	ldr	r3, [pc, #220]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	4a3a      	ldr	r2, [pc, #232]	; (80041e8 <HAL_RCC_OscConfig+0x630>)
 8004100:	4013      	ands	r3, r2
 8004102:	0019      	movs	r1, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	431a      	orrs	r2, r3
 800410e:	4b32      	ldr	r3, [pc, #200]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004110:	430a      	orrs	r2, r1
 8004112:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004114:	4b30      	ldr	r3, [pc, #192]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	4b2f      	ldr	r3, [pc, #188]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800411a:	2180      	movs	r1, #128	; 0x80
 800411c:	0449      	lsls	r1, r1, #17
 800411e:	430a      	orrs	r2, r1
 8004120:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004122:	f7fe f88b 	bl	800223c <HAL_GetTick>
 8004126:	0003      	movs	r3, r0
 8004128:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800412c:	f7fe f886 	bl	800223c <HAL_GetTick>
 8004130:	0002      	movs	r2, r0
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e047      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800413e:	4b26      	ldr	r3, [pc, #152]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	2380      	movs	r3, #128	; 0x80
 8004144:	049b      	lsls	r3, r3, #18
 8004146:	4013      	ands	r3, r2
 8004148:	d0f0      	beq.n	800412c <HAL_RCC_OscConfig+0x574>
 800414a:	e03f      	b.n	80041cc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414c:	4b22      	ldr	r3, [pc, #136]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b21      	ldr	r3, [pc, #132]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004152:	4924      	ldr	r1, [pc, #144]	; (80041e4 <HAL_RCC_OscConfig+0x62c>)
 8004154:	400a      	ands	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004158:	f7fe f870 	bl	800223c <HAL_GetTick>
 800415c:	0003      	movs	r3, r0
 800415e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004160:	e008      	b.n	8004174 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004162:	f7fe f86b 	bl	800223c <HAL_GetTick>
 8004166:	0002      	movs	r2, r0
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e02c      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004174:	4b18      	ldr	r3, [pc, #96]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	2380      	movs	r3, #128	; 0x80
 800417a:	049b      	lsls	r3, r3, #18
 800417c:	4013      	ands	r3, r2
 800417e:	d1f0      	bne.n	8004162 <HAL_RCC_OscConfig+0x5aa>
 8004180:	e024      	b.n	80041cc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d101      	bne.n	800418e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e01f      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800418e:	4b12      	ldr	r3, [pc, #72]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004194:	4b10      	ldr	r3, [pc, #64]	; (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004198:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	2380      	movs	r3, #128	; 0x80
 800419e:	025b      	lsls	r3, r3, #9
 80041a0:	401a      	ands	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d10e      	bne.n	80041c8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	220f      	movs	r2, #15
 80041ae:	401a      	ands	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d107      	bne.n	80041c8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	23f0      	movs	r3, #240	; 0xf0
 80041bc:	039b      	lsls	r3, r3, #14
 80041be:	401a      	ands	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d001      	beq.n	80041cc <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	0018      	movs	r0, r3
 80041d0:	46bd      	mov	sp, r7
 80041d2:	b008      	add	sp, #32
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	40021000 	.word	0x40021000
 80041dc:	00001388 	.word	0x00001388
 80041e0:	efffffff 	.word	0xefffffff
 80041e4:	feffffff 	.word	0xfeffffff
 80041e8:	ffc2ffff 	.word	0xffc2ffff

080041ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0b3      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004200:	4b5b      	ldr	r3, [pc, #364]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2201      	movs	r2, #1
 8004206:	4013      	ands	r3, r2
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d911      	bls.n	8004232 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420e:	4b58      	ldr	r3, [pc, #352]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2201      	movs	r2, #1
 8004214:	4393      	bics	r3, r2
 8004216:	0019      	movs	r1, r3
 8004218:	4b55      	ldr	r3, [pc, #340]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	430a      	orrs	r2, r1
 800421e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004220:	4b53      	ldr	r3, [pc, #332]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2201      	movs	r2, #1
 8004226:	4013      	ands	r3, r2
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	429a      	cmp	r2, r3
 800422c:	d001      	beq.n	8004232 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e09a      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2202      	movs	r2, #2
 8004238:	4013      	ands	r3, r2
 800423a:	d015      	beq.n	8004268 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2204      	movs	r2, #4
 8004242:	4013      	ands	r3, r2
 8004244:	d006      	beq.n	8004254 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004246:	4b4b      	ldr	r3, [pc, #300]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	4b4a      	ldr	r3, [pc, #296]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 800424c:	21e0      	movs	r1, #224	; 0xe0
 800424e:	00c9      	lsls	r1, r1, #3
 8004250:	430a      	orrs	r2, r1
 8004252:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004254:	4b47      	ldr	r3, [pc, #284]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	22f0      	movs	r2, #240	; 0xf0
 800425a:	4393      	bics	r3, r2
 800425c:	0019      	movs	r1, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	4b44      	ldr	r3, [pc, #272]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004264:	430a      	orrs	r2, r1
 8004266:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2201      	movs	r2, #1
 800426e:	4013      	ands	r3, r2
 8004270:	d040      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d107      	bne.n	800428a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427a:	4b3e      	ldr	r3, [pc, #248]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	2380      	movs	r3, #128	; 0x80
 8004280:	029b      	lsls	r3, r3, #10
 8004282:	4013      	ands	r3, r2
 8004284:	d114      	bne.n	80042b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e06e      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d107      	bne.n	80042a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004292:	4b38      	ldr	r3, [pc, #224]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	2380      	movs	r3, #128	; 0x80
 8004298:	049b      	lsls	r3, r3, #18
 800429a:	4013      	ands	r3, r2
 800429c:	d108      	bne.n	80042b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e062      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a2:	4b34      	ldr	r3, [pc, #208]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2202      	movs	r2, #2
 80042a8:	4013      	ands	r3, r2
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e05b      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042b0:	4b30      	ldr	r3, [pc, #192]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2203      	movs	r2, #3
 80042b6:	4393      	bics	r3, r2
 80042b8:	0019      	movs	r1, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	4b2d      	ldr	r3, [pc, #180]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 80042c0:	430a      	orrs	r2, r1
 80042c2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042c4:	f7fd ffba 	bl	800223c <HAL_GetTick>
 80042c8:	0003      	movs	r3, r0
 80042ca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042cc:	e009      	b.n	80042e2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ce:	f7fd ffb5 	bl	800223c <HAL_GetTick>
 80042d2:	0002      	movs	r2, r0
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	4a27      	ldr	r2, [pc, #156]	; (8004378 <HAL_RCC_ClockConfig+0x18c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e042      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	4b24      	ldr	r3, [pc, #144]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	220c      	movs	r2, #12
 80042e8:	401a      	ands	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d1ec      	bne.n	80042ce <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042f4:	4b1e      	ldr	r3, [pc, #120]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2201      	movs	r2, #1
 80042fa:	4013      	ands	r3, r2
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d211      	bcs.n	8004326 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b1b      	ldr	r3, [pc, #108]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2201      	movs	r2, #1
 8004308:	4393      	bics	r3, r2
 800430a:	0019      	movs	r1, r3
 800430c:	4b18      	ldr	r3, [pc, #96]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004314:	4b16      	ldr	r3, [pc, #88]	; (8004370 <HAL_RCC_ClockConfig+0x184>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2201      	movs	r2, #1
 800431a:	4013      	ands	r3, r2
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	429a      	cmp	r2, r3
 8004320:	d001      	beq.n	8004326 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e020      	b.n	8004368 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2204      	movs	r2, #4
 800432c:	4013      	ands	r3, r2
 800432e:	d009      	beq.n	8004344 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004330:	4b10      	ldr	r3, [pc, #64]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	4a11      	ldr	r2, [pc, #68]	; (800437c <HAL_RCC_ClockConfig+0x190>)
 8004336:	4013      	ands	r3, r2
 8004338:	0019      	movs	r1, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	4b0d      	ldr	r3, [pc, #52]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 8004340:	430a      	orrs	r2, r1
 8004342:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004344:	f000 f820 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8004348:	0001      	movs	r1, r0
 800434a:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <HAL_RCC_ClockConfig+0x188>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	091b      	lsrs	r3, r3, #4
 8004350:	220f      	movs	r2, #15
 8004352:	4013      	ands	r3, r2
 8004354:	4a0a      	ldr	r2, [pc, #40]	; (8004380 <HAL_RCC_ClockConfig+0x194>)
 8004356:	5cd3      	ldrb	r3, [r2, r3]
 8004358:	000a      	movs	r2, r1
 800435a:	40da      	lsrs	r2, r3
 800435c:	4b09      	ldr	r3, [pc, #36]	; (8004384 <HAL_RCC_ClockConfig+0x198>)
 800435e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004360:	2003      	movs	r0, #3
 8004362:	f7fd ff25 	bl	80021b0 <HAL_InitTick>
  
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	0018      	movs	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	b004      	add	sp, #16
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40022000 	.word	0x40022000
 8004374:	40021000 	.word	0x40021000
 8004378:	00001388 	.word	0x00001388
 800437c:	fffff8ff 	.word	0xfffff8ff
 8004380:	08006e94 	.word	0x08006e94
 8004384:	20000004 	.word	0x20000004

08004388 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	2300      	movs	r3, #0
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	2300      	movs	r3, #0
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	2300      	movs	r3, #0
 800439c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80043a2:	4b20      	ldr	r3, [pc, #128]	; (8004424 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	220c      	movs	r2, #12
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d002      	beq.n	80043b8 <HAL_RCC_GetSysClockFreq+0x30>
 80043b2:	2b08      	cmp	r3, #8
 80043b4:	d003      	beq.n	80043be <HAL_RCC_GetSysClockFreq+0x36>
 80043b6:	e02c      	b.n	8004412 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043b8:	4b1b      	ldr	r3, [pc, #108]	; (8004428 <HAL_RCC_GetSysClockFreq+0xa0>)
 80043ba:	613b      	str	r3, [r7, #16]
      break;
 80043bc:	e02c      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	0c9b      	lsrs	r3, r3, #18
 80043c2:	220f      	movs	r2, #15
 80043c4:	4013      	ands	r3, r2
 80043c6:	4a19      	ldr	r2, [pc, #100]	; (800442c <HAL_RCC_GetSysClockFreq+0xa4>)
 80043c8:	5cd3      	ldrb	r3, [r2, r3]
 80043ca:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80043cc:	4b15      	ldr	r3, [pc, #84]	; (8004424 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d0:	220f      	movs	r2, #15
 80043d2:	4013      	ands	r3, r2
 80043d4:	4a16      	ldr	r2, [pc, #88]	; (8004430 <HAL_RCC_GetSysClockFreq+0xa8>)
 80043d6:	5cd3      	ldrb	r3, [r2, r3]
 80043d8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	2380      	movs	r3, #128	; 0x80
 80043de:	025b      	lsls	r3, r3, #9
 80043e0:	4013      	ands	r3, r2
 80043e2:	d009      	beq.n	80043f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80043e4:	68b9      	ldr	r1, [r7, #8]
 80043e6:	4810      	ldr	r0, [pc, #64]	; (8004428 <HAL_RCC_GetSysClockFreq+0xa0>)
 80043e8:	f7fb fe98 	bl	800011c <__udivsi3>
 80043ec:	0003      	movs	r3, r0
 80043ee:	001a      	movs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4353      	muls	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	e009      	b.n	800440c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	000a      	movs	r2, r1
 80043fc:	0152      	lsls	r2, r2, #5
 80043fe:	1a52      	subs	r2, r2, r1
 8004400:	0193      	lsls	r3, r2, #6
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	185b      	adds	r3, r3, r1
 8004408:	021b      	lsls	r3, r3, #8
 800440a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	613b      	str	r3, [r7, #16]
      break;
 8004410:	e002      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004412:	4b05      	ldr	r3, [pc, #20]	; (8004428 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004414:	613b      	str	r3, [r7, #16]
      break;
 8004416:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004418:	693b      	ldr	r3, [r7, #16]
}
 800441a:	0018      	movs	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	b006      	add	sp, #24
 8004420:	bd80      	pop	{r7, pc}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	40021000 	.word	0x40021000
 8004428:	007a1200 	.word	0x007a1200
 800442c:	08006eac 	.word	0x08006eac
 8004430:	08006ebc 	.word	0x08006ebc

08004434 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004438:	4b02      	ldr	r3, [pc, #8]	; (8004444 <HAL_RCC_GetHCLKFreq+0x10>)
 800443a:	681b      	ldr	r3, [r3, #0]
}
 800443c:	0018      	movs	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	46c0      	nop			; (mov r8, r8)
 8004444:	20000004 	.word	0x20000004

08004448 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800444c:	f7ff fff2 	bl	8004434 <HAL_RCC_GetHCLKFreq>
 8004450:	0001      	movs	r1, r0
 8004452:	4b06      	ldr	r3, [pc, #24]	; (800446c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	0a1b      	lsrs	r3, r3, #8
 8004458:	2207      	movs	r2, #7
 800445a:	4013      	ands	r3, r2
 800445c:	4a04      	ldr	r2, [pc, #16]	; (8004470 <HAL_RCC_GetPCLK1Freq+0x28>)
 800445e:	5cd3      	ldrb	r3, [r2, r3]
 8004460:	40d9      	lsrs	r1, r3
 8004462:	000b      	movs	r3, r1
}    
 8004464:	0018      	movs	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	40021000 	.word	0x40021000
 8004470:	08006ea4 	.word	0x08006ea4

08004474 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	2380      	movs	r3, #128	; 0x80
 800448a:	025b      	lsls	r3, r3, #9
 800448c:	4013      	ands	r3, r2
 800448e:	d100      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004490:	e08e      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004492:	2017      	movs	r0, #23
 8004494:	183b      	adds	r3, r7, r0
 8004496:	2200      	movs	r2, #0
 8004498:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800449a:	4b57      	ldr	r3, [pc, #348]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800449c:	69da      	ldr	r2, [r3, #28]
 800449e:	2380      	movs	r3, #128	; 0x80
 80044a0:	055b      	lsls	r3, r3, #21
 80044a2:	4013      	ands	r3, r2
 80044a4:	d110      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044a6:	4b54      	ldr	r3, [pc, #336]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044a8:	69da      	ldr	r2, [r3, #28]
 80044aa:	4b53      	ldr	r3, [pc, #332]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044ac:	2180      	movs	r1, #128	; 0x80
 80044ae:	0549      	lsls	r1, r1, #21
 80044b0:	430a      	orrs	r2, r1
 80044b2:	61da      	str	r2, [r3, #28]
 80044b4:	4b50      	ldr	r3, [pc, #320]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044b6:	69da      	ldr	r2, [r3, #28]
 80044b8:	2380      	movs	r3, #128	; 0x80
 80044ba:	055b      	lsls	r3, r3, #21
 80044bc:	4013      	ands	r3, r2
 80044be:	60bb      	str	r3, [r7, #8]
 80044c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044c2:	183b      	adds	r3, r7, r0
 80044c4:	2201      	movs	r2, #1
 80044c6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c8:	4b4c      	ldr	r3, [pc, #304]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	2380      	movs	r3, #128	; 0x80
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	4013      	ands	r3, r2
 80044d2:	d11a      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044d4:	4b49      	ldr	r3, [pc, #292]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	4b48      	ldr	r3, [pc, #288]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80044da:	2180      	movs	r1, #128	; 0x80
 80044dc:	0049      	lsls	r1, r1, #1
 80044de:	430a      	orrs	r2, r1
 80044e0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044e2:	f7fd feab 	bl	800223c <HAL_GetTick>
 80044e6:	0003      	movs	r3, r0
 80044e8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ea:	e008      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ec:	f7fd fea6 	bl	800223c <HAL_GetTick>
 80044f0:	0002      	movs	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	; 0x64
 80044f8:	d901      	bls.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e077      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fe:	4b3f      	ldr	r3, [pc, #252]	; (80045fc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	2380      	movs	r3, #128	; 0x80
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	4013      	ands	r3, r2
 8004508:	d0f0      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800450a:	4b3b      	ldr	r3, [pc, #236]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800450c:	6a1a      	ldr	r2, [r3, #32]
 800450e:	23c0      	movs	r3, #192	; 0xc0
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4013      	ands	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d034      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	23c0      	movs	r3, #192	; 0xc0
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4013      	ands	r3, r2
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	429a      	cmp	r2, r3
 800452a:	d02c      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800452c:	4b32      	ldr	r3, [pc, #200]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	4a33      	ldr	r2, [pc, #204]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004532:	4013      	ands	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004536:	4b30      	ldr	r3, [pc, #192]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004538:	6a1a      	ldr	r2, [r3, #32]
 800453a:	4b2f      	ldr	r3, [pc, #188]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	0249      	lsls	r1, r1, #9
 8004540:	430a      	orrs	r2, r1
 8004542:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004544:	4b2c      	ldr	r3, [pc, #176]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004546:	6a1a      	ldr	r2, [r3, #32]
 8004548:	4b2b      	ldr	r3, [pc, #172]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800454a:	492e      	ldr	r1, [pc, #184]	; (8004604 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800454c:	400a      	ands	r2, r1
 800454e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004550:	4b29      	ldr	r3, [pc, #164]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	4013      	ands	r3, r2
 800455c:	d013      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455e:	f7fd fe6d 	bl	800223c <HAL_GetTick>
 8004562:	0003      	movs	r3, r0
 8004564:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004566:	e009      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004568:	f7fd fe68 	bl	800223c <HAL_GetTick>
 800456c:	0002      	movs	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	4a25      	ldr	r2, [pc, #148]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d901      	bls.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e038      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800457c:	4b1e      	ldr	r3, [pc, #120]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	2202      	movs	r2, #2
 8004582:	4013      	ands	r3, r2
 8004584:	d0f0      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004586:	4b1c      	ldr	r3, [pc, #112]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800458c:	4013      	ands	r3, r2
 800458e:	0019      	movs	r1, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	4b18      	ldr	r3, [pc, #96]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004596:	430a      	orrs	r2, r1
 8004598:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800459a:	2317      	movs	r3, #23
 800459c:	18fb      	adds	r3, r7, r3
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d105      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045a4:	4b14      	ldr	r3, [pc, #80]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	4b13      	ldr	r3, [pc, #76]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045aa:	4918      	ldr	r1, [pc, #96]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80045ac:	400a      	ands	r2, r1
 80045ae:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2201      	movs	r2, #1
 80045b6:	4013      	ands	r3, r2
 80045b8:	d009      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045ba:	4b0f      	ldr	r3, [pc, #60]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045be:	2203      	movs	r2, #3
 80045c0:	4393      	bics	r3, r2
 80045c2:	0019      	movs	r1, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	4b0b      	ldr	r3, [pc, #44]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045ca:	430a      	orrs	r2, r1
 80045cc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2220      	movs	r2, #32
 80045d4:	4013      	ands	r3, r2
 80045d6:	d009      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045d8:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	2210      	movs	r2, #16
 80045de:	4393      	bics	r3, r2
 80045e0:	0019      	movs	r1, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	4b04      	ldr	r3, [pc, #16]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045e8:	430a      	orrs	r2, r1
 80045ea:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	0018      	movs	r0, r3
 80045f0:	46bd      	mov	sp, r7
 80045f2:	b006      	add	sp, #24
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	40021000 	.word	0x40021000
 80045fc:	40007000 	.word	0x40007000
 8004600:	fffffcff 	.word	0xfffffcff
 8004604:	fffeffff 	.word	0xfffeffff
 8004608:	00001388 	.word	0x00001388
 800460c:	efffffff 	.word	0xefffffff

08004610 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e042      	b.n	80046a8 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	223d      	movs	r2, #61	; 0x3d
 8004626:	5c9b      	ldrb	r3, [r3, r2]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d107      	bne.n	800463e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	223c      	movs	r2, #60	; 0x3c
 8004632:	2100      	movs	r1, #0
 8004634:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	0018      	movs	r0, r3
 800463a:	f7fd fbe3 	bl	8001e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	223d      	movs	r2, #61	; 0x3d
 8004642:	2102      	movs	r1, #2
 8004644:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3304      	adds	r3, #4
 800464e:	0019      	movs	r1, r3
 8004650:	0010      	movs	r0, r2
 8004652:	f000 fc69 	bl	8004f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2246      	movs	r2, #70	; 0x46
 800465a:	2101      	movs	r1, #1
 800465c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	223e      	movs	r2, #62	; 0x3e
 8004662:	2101      	movs	r1, #1
 8004664:	5499      	strb	r1, [r3, r2]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	223f      	movs	r2, #63	; 0x3f
 800466a:	2101      	movs	r1, #1
 800466c:	5499      	strb	r1, [r3, r2]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2240      	movs	r2, #64	; 0x40
 8004672:	2101      	movs	r1, #1
 8004674:	5499      	strb	r1, [r3, r2]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2241      	movs	r2, #65	; 0x41
 800467a:	2101      	movs	r1, #1
 800467c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2242      	movs	r2, #66	; 0x42
 8004682:	2101      	movs	r1, #1
 8004684:	5499      	strb	r1, [r3, r2]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2243      	movs	r2, #67	; 0x43
 800468a:	2101      	movs	r1, #1
 800468c:	5499      	strb	r1, [r3, r2]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2244      	movs	r2, #68	; 0x44
 8004692:	2101      	movs	r1, #1
 8004694:	5499      	strb	r1, [r3, r2]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2245      	movs	r2, #69	; 0x45
 800469a:	2101      	movs	r1, #1
 800469c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	223d      	movs	r2, #61	; 0x3d
 80046a2:	2101      	movs	r1, #1
 80046a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	0018      	movs	r0, r3
 80046aa:	46bd      	mov	sp, r7
 80046ac:	b002      	add	sp, #8
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e042      	b.n	8004748 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	223d      	movs	r2, #61	; 0x3d
 80046c6:	5c9b      	ldrb	r3, [r3, r2]
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d107      	bne.n	80046de <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	223c      	movs	r2, #60	; 0x3c
 80046d2:	2100      	movs	r1, #0
 80046d4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	0018      	movs	r0, r3
 80046da:	f000 f839 	bl	8004750 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	223d      	movs	r2, #61	; 0x3d
 80046e2:	2102      	movs	r1, #2
 80046e4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3304      	adds	r3, #4
 80046ee:	0019      	movs	r1, r3
 80046f0:	0010      	movs	r0, r2
 80046f2:	f000 fc19 	bl	8004f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2246      	movs	r2, #70	; 0x46
 80046fa:	2101      	movs	r1, #1
 80046fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	223e      	movs	r2, #62	; 0x3e
 8004702:	2101      	movs	r1, #1
 8004704:	5499      	strb	r1, [r3, r2]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	223f      	movs	r2, #63	; 0x3f
 800470a:	2101      	movs	r1, #1
 800470c:	5499      	strb	r1, [r3, r2]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2240      	movs	r2, #64	; 0x40
 8004712:	2101      	movs	r1, #1
 8004714:	5499      	strb	r1, [r3, r2]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2241      	movs	r2, #65	; 0x41
 800471a:	2101      	movs	r1, #1
 800471c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2242      	movs	r2, #66	; 0x42
 8004722:	2101      	movs	r1, #1
 8004724:	5499      	strb	r1, [r3, r2]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2243      	movs	r2, #67	; 0x43
 800472a:	2101      	movs	r1, #1
 800472c:	5499      	strb	r1, [r3, r2]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2244      	movs	r2, #68	; 0x44
 8004732:	2101      	movs	r1, #1
 8004734:	5499      	strb	r1, [r3, r2]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2245      	movs	r2, #69	; 0x45
 800473a:	2101      	movs	r1, #1
 800473c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	223d      	movs	r2, #61	; 0x3d
 8004742:	2101      	movs	r1, #1
 8004744:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	0018      	movs	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	b002      	add	sp, #8
 800474e:	bd80      	pop	{r7, pc}

08004750 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004758:	46c0      	nop			; (mov r8, r8)
 800475a:	46bd      	mov	sp, r7
 800475c:	b002      	add	sp, #8
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800476a:	230f      	movs	r3, #15
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	2200      	movs	r2, #0
 8004770:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d104      	bne.n	8004782 <HAL_TIM_IC_Start_IT+0x22>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	223e      	movs	r2, #62	; 0x3e
 800477c:	5c9b      	ldrb	r3, [r3, r2]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	e013      	b.n	80047aa <HAL_TIM_IC_Start_IT+0x4a>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b04      	cmp	r3, #4
 8004786:	d104      	bne.n	8004792 <HAL_TIM_IC_Start_IT+0x32>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	223f      	movs	r2, #63	; 0x3f
 800478c:	5c9b      	ldrb	r3, [r3, r2]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	e00b      	b.n	80047aa <HAL_TIM_IC_Start_IT+0x4a>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d104      	bne.n	80047a2 <HAL_TIM_IC_Start_IT+0x42>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2240      	movs	r2, #64	; 0x40
 800479c:	5c9b      	ldrb	r3, [r3, r2]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	e003      	b.n	80047aa <HAL_TIM_IC_Start_IT+0x4a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2241      	movs	r2, #65	; 0x41
 80047a6:	5c9b      	ldrb	r3, [r3, r2]
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	220e      	movs	r2, #14
 80047ac:	18ba      	adds	r2, r7, r2
 80047ae:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d104      	bne.n	80047c0 <HAL_TIM_IC_Start_IT+0x60>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2242      	movs	r2, #66	; 0x42
 80047ba:	5c9b      	ldrb	r3, [r3, r2]
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e013      	b.n	80047e8 <HAL_TIM_IC_Start_IT+0x88>
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d104      	bne.n	80047d0 <HAL_TIM_IC_Start_IT+0x70>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2243      	movs	r2, #67	; 0x43
 80047ca:	5c9b      	ldrb	r3, [r3, r2]
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	e00b      	b.n	80047e8 <HAL_TIM_IC_Start_IT+0x88>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d104      	bne.n	80047e0 <HAL_TIM_IC_Start_IT+0x80>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2244      	movs	r2, #68	; 0x44
 80047da:	5c9b      	ldrb	r3, [r3, r2]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	e003      	b.n	80047e8 <HAL_TIM_IC_Start_IT+0x88>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2245      	movs	r2, #69	; 0x45
 80047e4:	5c9b      	ldrb	r3, [r3, r2]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	210d      	movs	r1, #13
 80047ea:	187a      	adds	r2, r7, r1
 80047ec:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80047ee:	230e      	movs	r3, #14
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d103      	bne.n	8004800 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80047f8:	187b      	adds	r3, r7, r1
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d001      	beq.n	8004804 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0a6      	b.n	8004952 <HAL_TIM_IC_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d104      	bne.n	8004814 <HAL_TIM_IC_Start_IT+0xb4>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	223e      	movs	r2, #62	; 0x3e
 800480e:	2102      	movs	r1, #2
 8004810:	5499      	strb	r1, [r3, r2]
 8004812:	e013      	b.n	800483c <HAL_TIM_IC_Start_IT+0xdc>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	2b04      	cmp	r3, #4
 8004818:	d104      	bne.n	8004824 <HAL_TIM_IC_Start_IT+0xc4>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	223f      	movs	r2, #63	; 0x3f
 800481e:	2102      	movs	r1, #2
 8004820:	5499      	strb	r1, [r3, r2]
 8004822:	e00b      	b.n	800483c <HAL_TIM_IC_Start_IT+0xdc>
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	2b08      	cmp	r3, #8
 8004828:	d104      	bne.n	8004834 <HAL_TIM_IC_Start_IT+0xd4>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2240      	movs	r2, #64	; 0x40
 800482e:	2102      	movs	r1, #2
 8004830:	5499      	strb	r1, [r3, r2]
 8004832:	e003      	b.n	800483c <HAL_TIM_IC_Start_IT+0xdc>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2241      	movs	r2, #65	; 0x41
 8004838:	2102      	movs	r1, #2
 800483a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d104      	bne.n	800484c <HAL_TIM_IC_Start_IT+0xec>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2242      	movs	r2, #66	; 0x42
 8004846:	2102      	movs	r1, #2
 8004848:	5499      	strb	r1, [r3, r2]
 800484a:	e013      	b.n	8004874 <HAL_TIM_IC_Start_IT+0x114>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2b04      	cmp	r3, #4
 8004850:	d104      	bne.n	800485c <HAL_TIM_IC_Start_IT+0xfc>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2243      	movs	r2, #67	; 0x43
 8004856:	2102      	movs	r1, #2
 8004858:	5499      	strb	r1, [r3, r2]
 800485a:	e00b      	b.n	8004874 <HAL_TIM_IC_Start_IT+0x114>
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b08      	cmp	r3, #8
 8004860:	d104      	bne.n	800486c <HAL_TIM_IC_Start_IT+0x10c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2244      	movs	r2, #68	; 0x44
 8004866:	2102      	movs	r1, #2
 8004868:	5499      	strb	r1, [r3, r2]
 800486a:	e003      	b.n	8004874 <HAL_TIM_IC_Start_IT+0x114>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2245      	movs	r2, #69	; 0x45
 8004870:	2102      	movs	r1, #2
 8004872:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	2b0c      	cmp	r3, #12
 8004878:	d02a      	beq.n	80048d0 <HAL_TIM_IC_Start_IT+0x170>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b0c      	cmp	r3, #12
 800487e:	d830      	bhi.n	80048e2 <HAL_TIM_IC_Start_IT+0x182>
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	2b08      	cmp	r3, #8
 8004884:	d01b      	beq.n	80048be <HAL_TIM_IC_Start_IT+0x15e>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b08      	cmp	r3, #8
 800488a:	d82a      	bhi.n	80048e2 <HAL_TIM_IC_Start_IT+0x182>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_TIM_IC_Start_IT+0x13a>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b04      	cmp	r3, #4
 8004896:	d009      	beq.n	80048ac <HAL_TIM_IC_Start_IT+0x14c>
 8004898:	e023      	b.n	80048e2 <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2102      	movs	r1, #2
 80048a6:	430a      	orrs	r2, r1
 80048a8:	60da      	str	r2, [r3, #12]
      break;
 80048aa:	e01f      	b.n	80048ec <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2104      	movs	r1, #4
 80048b8:	430a      	orrs	r2, r1
 80048ba:	60da      	str	r2, [r3, #12]
      break;
 80048bc:	e016      	b.n	80048ec <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2108      	movs	r1, #8
 80048ca:	430a      	orrs	r2, r1
 80048cc:	60da      	str	r2, [r3, #12]
      break;
 80048ce:	e00d      	b.n	80048ec <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2110      	movs	r1, #16
 80048dc:	430a      	orrs	r2, r1
 80048de:	60da      	str	r2, [r3, #12]
      break;
 80048e0:	e004      	b.n	80048ec <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 80048e2:	230f      	movs	r3, #15
 80048e4:	18fb      	adds	r3, r7, r3
 80048e6:	2201      	movs	r2, #1
 80048e8:	701a      	strb	r2, [r3, #0]
      break;
 80048ea:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 80048ec:	230f      	movs	r3, #15
 80048ee:	18fb      	adds	r3, r7, r3
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d12a      	bne.n	800494c <HAL_TIM_IC_Start_IT+0x1ec>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6839      	ldr	r1, [r7, #0]
 80048fc:	2201      	movs	r2, #1
 80048fe:	0018      	movs	r0, r3
 8004900:	f000 fd32 	bl	8005368 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a14      	ldr	r2, [pc, #80]	; (800495c <HAL_TIM_IC_Start_IT+0x1fc>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d004      	beq.n	8004918 <HAL_TIM_IC_Start_IT+0x1b8>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a13      	ldr	r2, [pc, #76]	; (8004960 <HAL_TIM_IC_Start_IT+0x200>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d111      	bne.n	800493c <HAL_TIM_IC_Start_IT+0x1dc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	2207      	movs	r2, #7
 8004920:	4013      	ands	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b06      	cmp	r3, #6
 8004928:	d010      	beq.n	800494c <HAL_TIM_IC_Start_IT+0x1ec>
      {
        __HAL_TIM_ENABLE(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2101      	movs	r1, #1
 8004936:	430a      	orrs	r2, r1
 8004938:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800493a:	e007      	b.n	800494c <HAL_TIM_IC_Start_IT+0x1ec>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2101      	movs	r1, #1
 8004948:	430a      	orrs	r2, r1
 800494a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800494c:	230f      	movs	r3, #15
 800494e:	18fb      	adds	r3, r7, r3
 8004950:	781b      	ldrb	r3, [r3, #0]
}
 8004952:	0018      	movs	r0, r3
 8004954:	46bd      	mov	sp, r7
 8004956:	b004      	add	sp, #16
 8004958:	bd80      	pop	{r7, pc}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	40012c00 	.word	0x40012c00
 8004960:	40000400 	.word	0x40000400

08004964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	2202      	movs	r2, #2
 8004974:	4013      	ands	r3, r2
 8004976:	2b02      	cmp	r3, #2
 8004978:	d124      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	2202      	movs	r2, #2
 8004982:	4013      	ands	r3, r2
 8004984:	2b02      	cmp	r3, #2
 8004986:	d11d      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2203      	movs	r2, #3
 800498e:	4252      	negs	r2, r2
 8004990:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	2203      	movs	r2, #3
 80049a0:	4013      	ands	r3, r2
 80049a2:	d004      	beq.n	80049ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f7fc ff0a 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 80049ac:	e007      	b.n	80049be <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	0018      	movs	r0, r3
 80049b2:	f000 faa1 	bl	8004ef8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	0018      	movs	r0, r3
 80049ba:	f000 faa5 	bl	8004f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2204      	movs	r2, #4
 80049cc:	4013      	ands	r3, r2
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	d125      	bne.n	8004a1e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	2204      	movs	r2, #4
 80049da:	4013      	ands	r3, r2
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d11e      	bne.n	8004a1e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2205      	movs	r2, #5
 80049e6:	4252      	negs	r2, r2
 80049e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2202      	movs	r2, #2
 80049ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	699a      	ldr	r2, [r3, #24]
 80049f6:	23c0      	movs	r3, #192	; 0xc0
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4013      	ands	r3, r2
 80049fc:	d004      	beq.n	8004a08 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	0018      	movs	r0, r3
 8004a02:	f7fc fedd 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 8004a06:	e007      	b.n	8004a18 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f000 fa74 	bl	8004ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	0018      	movs	r0, r3
 8004a14:	f000 fa78 	bl	8004f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	2208      	movs	r2, #8
 8004a26:	4013      	ands	r3, r2
 8004a28:	2b08      	cmp	r3, #8
 8004a2a:	d124      	bne.n	8004a76 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	2208      	movs	r2, #8
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b08      	cmp	r3, #8
 8004a38:	d11d      	bne.n	8004a76 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2209      	movs	r2, #9
 8004a40:	4252      	negs	r2, r2
 8004a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2204      	movs	r2, #4
 8004a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	2203      	movs	r2, #3
 8004a52:	4013      	ands	r3, r2
 8004a54:	d004      	beq.n	8004a60 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7fc feb1 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 8004a5e:	e007      	b.n	8004a70 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 fa48 	bl	8004ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f000 fa4c 	bl	8004f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2210      	movs	r2, #16
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b10      	cmp	r3, #16
 8004a82:	d125      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	2210      	movs	r2, #16
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b10      	cmp	r3, #16
 8004a90:	d11e      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2211      	movs	r2, #17
 8004a98:	4252      	negs	r2, r2
 8004a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2208      	movs	r2, #8
 8004aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	69da      	ldr	r2, [r3, #28]
 8004aa8:	23c0      	movs	r3, #192	; 0xc0
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4013      	ands	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f7fc fe84 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e007      	b.n	8004aca <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	0018      	movs	r0, r3
 8004abe:	f000 fa1b 	bl	8004ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f000 fa1f 	bl	8004f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d10f      	bne.n	8004afe <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d108      	bne.n	8004afe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2202      	movs	r2, #2
 8004af2:	4252      	negs	r2, r2
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	0018      	movs	r0, r3
 8004afa:	f000 f9f5 	bl	8004ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	2280      	movs	r2, #128	; 0x80
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b80      	cmp	r3, #128	; 0x80
 8004b0a:	d10f      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	2280      	movs	r2, #128	; 0x80
 8004b14:	4013      	ands	r3, r2
 8004b16:	2b80      	cmp	r3, #128	; 0x80
 8004b18:	d108      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2281      	movs	r2, #129	; 0x81
 8004b20:	4252      	negs	r2, r2
 8004b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	0018      	movs	r0, r3
 8004b28:	f000 fc9c 	bl	8005464 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2240      	movs	r2, #64	; 0x40
 8004b34:	4013      	ands	r3, r2
 8004b36:	2b40      	cmp	r3, #64	; 0x40
 8004b38:	d10f      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2240      	movs	r2, #64	; 0x40
 8004b42:	4013      	ands	r3, r2
 8004b44:	2b40      	cmp	r3, #64	; 0x40
 8004b46:	d108      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2241      	movs	r2, #65	; 0x41
 8004b4e:	4252      	negs	r2, r2
 8004b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	0018      	movs	r0, r3
 8004b56:	f000 f9df 	bl	8004f18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	2220      	movs	r2, #32
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d10f      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b20      	cmp	r3, #32
 8004b74:	d108      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2221      	movs	r2, #33	; 0x21
 8004b7c:	4252      	negs	r2, r2
 8004b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	0018      	movs	r0, r3
 8004b84:	f000 fc66 	bl	8005454 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b88:	46c0      	nop			; (mov r8, r8)
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	b002      	add	sp, #8
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9c:	2317      	movs	r3, #23
 8004b9e:	18fb      	adds	r3, r7, r3
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	223c      	movs	r2, #60	; 0x3c
 8004ba8:	5c9b      	ldrb	r3, [r3, r2]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d101      	bne.n	8004bb2 <HAL_TIM_IC_ConfigChannel+0x22>
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e08c      	b.n	8004ccc <HAL_TIM_IC_ConfigChannel+0x13c>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	223c      	movs	r2, #60	; 0x3c
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d11b      	bne.n	8004bf8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004bd0:	f000 fa16 	bl	8005000 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699a      	ldr	r2, [r3, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	210c      	movs	r1, #12
 8004be0:	438a      	bics	r2, r1
 8004be2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6999      	ldr	r1, [r3, #24]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	619a      	str	r2, [r3, #24]
 8004bf6:	e062      	b.n	8004cbe <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	d11c      	bne.n	8004c38 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004c0e:	f000 fa77 	bl	8005100 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	699a      	ldr	r2, [r3, #24]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	492d      	ldr	r1, [pc, #180]	; (8004cd4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004c1e:	400a      	ands	r2, r1
 8004c20:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6999      	ldr	r1, [r3, #24]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	021a      	lsls	r2, r3, #8
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	619a      	str	r2, [r3, #24]
 8004c36:	e042      	b.n	8004cbe <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d11b      	bne.n	8004c76 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004c4e:	f000 facb 	bl	80051e8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	69da      	ldr	r2, [r3, #28]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	210c      	movs	r1, #12
 8004c5e:	438a      	bics	r2, r1
 8004c60:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69d9      	ldr	r1, [r3, #28]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	430a      	orrs	r2, r1
 8004c72:	61da      	str	r2, [r3, #28]
 8004c74:	e023      	b.n	8004cbe <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b0c      	cmp	r3, #12
 8004c7a:	d11c      	bne.n	8004cb6 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004c8c:	f000 faec 	bl	8005268 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69da      	ldr	r2, [r3, #28]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	490e      	ldr	r1, [pc, #56]	; (8004cd4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004c9c:	400a      	ands	r2, r1
 8004c9e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	69d9      	ldr	r1, [r3, #28]
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	61da      	str	r2, [r3, #28]
 8004cb4:	e003      	b.n	8004cbe <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004cb6:	2317      	movs	r3, #23
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	2201      	movs	r2, #1
 8004cbc:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	223c      	movs	r2, #60	; 0x3c
 8004cc2:	2100      	movs	r1, #0
 8004cc4:	5499      	strb	r1, [r3, r2]

  return status;
 8004cc6:	2317      	movs	r3, #23
 8004cc8:	18fb      	adds	r3, r7, r3
 8004cca:	781b      	ldrb	r3, [r3, #0]
}
 8004ccc:	0018      	movs	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	b006      	add	sp, #24
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	fffff3ff 	.word	0xfffff3ff

08004cd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ce2:	230f      	movs	r3, #15
 8004ce4:	18fb      	adds	r3, r7, r3
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	223c      	movs	r2, #60	; 0x3c
 8004cee:	5c9b      	ldrb	r3, [r3, r2]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d101      	bne.n	8004cf8 <HAL_TIM_ConfigClockSource+0x20>
 8004cf4:	2302      	movs	r3, #2
 8004cf6:	e0bc      	b.n	8004e72 <HAL_TIM_ConfigClockSource+0x19a>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	223c      	movs	r2, #60	; 0x3c
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	223d      	movs	r2, #61	; 0x3d
 8004d04:	2102      	movs	r1, #2
 8004d06:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2277      	movs	r2, #119	; 0x77
 8004d14:	4393      	bics	r3, r2
 8004d16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	4a58      	ldr	r2, [pc, #352]	; (8004e7c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2280      	movs	r2, #128	; 0x80
 8004d2e:	0192      	lsls	r2, r2, #6
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d040      	beq.n	8004db6 <HAL_TIM_ConfigClockSource+0xde>
 8004d34:	2280      	movs	r2, #128	; 0x80
 8004d36:	0192      	lsls	r2, r2, #6
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d900      	bls.n	8004d3e <HAL_TIM_ConfigClockSource+0x66>
 8004d3c:	e088      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d3e:	2280      	movs	r2, #128	; 0x80
 8004d40:	0152      	lsls	r2, r2, #5
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d100      	bne.n	8004d48 <HAL_TIM_ConfigClockSource+0x70>
 8004d46:	e088      	b.n	8004e5a <HAL_TIM_ConfigClockSource+0x182>
 8004d48:	2280      	movs	r2, #128	; 0x80
 8004d4a:	0152      	lsls	r2, r2, #5
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d900      	bls.n	8004d52 <HAL_TIM_ConfigClockSource+0x7a>
 8004d50:	e07e      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d52:	2b70      	cmp	r3, #112	; 0x70
 8004d54:	d018      	beq.n	8004d88 <HAL_TIM_ConfigClockSource+0xb0>
 8004d56:	d900      	bls.n	8004d5a <HAL_TIM_ConfigClockSource+0x82>
 8004d58:	e07a      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d5a:	2b60      	cmp	r3, #96	; 0x60
 8004d5c:	d04f      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x126>
 8004d5e:	d900      	bls.n	8004d62 <HAL_TIM_ConfigClockSource+0x8a>
 8004d60:	e076      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d62:	2b50      	cmp	r3, #80	; 0x50
 8004d64:	d03b      	beq.n	8004dde <HAL_TIM_ConfigClockSource+0x106>
 8004d66:	d900      	bls.n	8004d6a <HAL_TIM_ConfigClockSource+0x92>
 8004d68:	e072      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d6a:	2b40      	cmp	r3, #64	; 0x40
 8004d6c:	d057      	beq.n	8004e1e <HAL_TIM_ConfigClockSource+0x146>
 8004d6e:	d900      	bls.n	8004d72 <HAL_TIM_ConfigClockSource+0x9a>
 8004d70:	e06e      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d72:	2b30      	cmp	r3, #48	; 0x30
 8004d74:	d063      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x166>
 8004d76:	d86b      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d060      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x166>
 8004d7c:	d868      	bhi.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d05d      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x166>
 8004d82:	2b10      	cmp	r3, #16
 8004d84:	d05b      	beq.n	8004e3e <HAL_TIM_ConfigClockSource+0x166>
 8004d86:	e063      	b.n	8004e50 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d98:	f000 fac6 	bl	8005328 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	2277      	movs	r2, #119	; 0x77
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	609a      	str	r2, [r3, #8]
      break;
 8004db4:	e052      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dc6:	f000 faaf 	bl	8005328 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689a      	ldr	r2, [r3, #8]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2180      	movs	r1, #128	; 0x80
 8004dd6:	01c9      	lsls	r1, r1, #7
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	609a      	str	r2, [r3, #8]
      break;
 8004ddc:	e03e      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dea:	001a      	movs	r2, r3
 8004dec:	f000 f95a 	bl	80050a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2150      	movs	r1, #80	; 0x50
 8004df6:	0018      	movs	r0, r3
 8004df8:	f000 fa7c 	bl	80052f4 <TIM_ITRx_SetConfig>
      break;
 8004dfc:	e02e      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e0a:	001a      	movs	r2, r3
 8004e0c:	f000 f9ba 	bl	8005184 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2160      	movs	r1, #96	; 0x60
 8004e16:	0018      	movs	r0, r3
 8004e18:	f000 fa6c 	bl	80052f4 <TIM_ITRx_SetConfig>
      break;
 8004e1c:	e01e      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e2a:	001a      	movs	r2, r3
 8004e2c:	f000 f93a 	bl	80050a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2140      	movs	r1, #64	; 0x40
 8004e36:	0018      	movs	r0, r3
 8004e38:	f000 fa5c 	bl	80052f4 <TIM_ITRx_SetConfig>
      break;
 8004e3c:	e00e      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	0019      	movs	r1, r3
 8004e48:	0010      	movs	r0, r2
 8004e4a:	f000 fa53 	bl	80052f4 <TIM_ITRx_SetConfig>
      break;
 8004e4e:	e005      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004e50:	230f      	movs	r3, #15
 8004e52:	18fb      	adds	r3, r7, r3
 8004e54:	2201      	movs	r2, #1
 8004e56:	701a      	strb	r2, [r3, #0]
      break;
 8004e58:	e000      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004e5a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	223d      	movs	r2, #61	; 0x3d
 8004e60:	2101      	movs	r1, #1
 8004e62:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	223c      	movs	r2, #60	; 0x3c
 8004e68:	2100      	movs	r1, #0
 8004e6a:	5499      	strb	r1, [r3, r2]

  return status;
 8004e6c:	230f      	movs	r3, #15
 8004e6e:	18fb      	adds	r3, r7, r3
 8004e70:	781b      	ldrb	r3, [r3, #0]
}
 8004e72:	0018      	movs	r0, r3
 8004e74:	46bd      	mov	sp, r7
 8004e76:	b004      	add	sp, #16
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	ffff00ff 	.word	0xffff00ff

08004e80 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b0c      	cmp	r3, #12
 8004e92:	d01e      	beq.n	8004ed2 <HAL_TIM_ReadCapturedValue+0x52>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b0c      	cmp	r3, #12
 8004e98:	d820      	bhi.n	8004edc <HAL_TIM_ReadCapturedValue+0x5c>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d013      	beq.n	8004ec8 <HAL_TIM_ReadCapturedValue+0x48>
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d81a      	bhi.n	8004edc <HAL_TIM_ReadCapturedValue+0x5c>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_TIM_ReadCapturedValue+0x34>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d005      	beq.n	8004ebe <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8004eb2:	e013      	b.n	8004edc <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eba:	60fb      	str	r3, [r7, #12]
      break;
 8004ebc:	e00f      	b.n	8004ede <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	60fb      	str	r3, [r7, #12]
      break;
 8004ec6:	e00a      	b.n	8004ede <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ece:	60fb      	str	r3, [r7, #12]
      break;
 8004ed0:	e005      	b.n	8004ede <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed8:	60fb      	str	r3, [r7, #12]
      break;
 8004eda:	e000      	b.n	8004ede <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8004edc:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8004ede:	68fb      	ldr	r3, [r7, #12]
}
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	b004      	add	sp, #16
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ef0:	46c0      	nop			; (mov r8, r8)
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b002      	add	sp, #8
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f00:	46c0      	nop			; (mov r8, r8)
 8004f02:	46bd      	mov	sp, r7
 8004f04:	b002      	add	sp, #8
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	46bd      	mov	sp, r7
 8004f14:	b002      	add	sp, #8
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f20:	46c0      	nop			; (mov r8, r8)
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b002      	add	sp, #8
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a2b      	ldr	r2, [pc, #172]	; (8004fe8 <TIM_Base_SetConfig+0xc0>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d003      	beq.n	8004f48 <TIM_Base_SetConfig+0x20>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a2a      	ldr	r2, [pc, #168]	; (8004fec <TIM_Base_SetConfig+0xc4>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d108      	bne.n	8004f5a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2270      	movs	r2, #112	; 0x70
 8004f4c:	4393      	bics	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a22      	ldr	r2, [pc, #136]	; (8004fe8 <TIM_Base_SetConfig+0xc0>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d00f      	beq.n	8004f82 <TIM_Base_SetConfig+0x5a>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a21      	ldr	r2, [pc, #132]	; (8004fec <TIM_Base_SetConfig+0xc4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00b      	beq.n	8004f82 <TIM_Base_SetConfig+0x5a>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a20      	ldr	r2, [pc, #128]	; (8004ff0 <TIM_Base_SetConfig+0xc8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d007      	beq.n	8004f82 <TIM_Base_SetConfig+0x5a>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a1f      	ldr	r2, [pc, #124]	; (8004ff4 <TIM_Base_SetConfig+0xcc>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d003      	beq.n	8004f82 <TIM_Base_SetConfig+0x5a>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a1e      	ldr	r2, [pc, #120]	; (8004ff8 <TIM_Base_SetConfig+0xd0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d108      	bne.n	8004f94 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	4a1d      	ldr	r2, [pc, #116]	; (8004ffc <TIM_Base_SetConfig+0xd4>)
 8004f86:	4013      	ands	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2280      	movs	r2, #128	; 0x80
 8004f98:	4393      	bics	r3, r2
 8004f9a:	001a      	movs	r2, r3
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	689a      	ldr	r2, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a0a      	ldr	r2, [pc, #40]	; (8004fe8 <TIM_Base_SetConfig+0xc0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d007      	beq.n	8004fd2 <TIM_Base_SetConfig+0xaa>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a0b      	ldr	r2, [pc, #44]	; (8004ff4 <TIM_Base_SetConfig+0xcc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d003      	beq.n	8004fd2 <TIM_Base_SetConfig+0xaa>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a0a      	ldr	r2, [pc, #40]	; (8004ff8 <TIM_Base_SetConfig+0xd0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d103      	bne.n	8004fda <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	615a      	str	r2, [r3, #20]
}
 8004fe0:	46c0      	nop			; (mov r8, r8)
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	b004      	add	sp, #16
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	40012c00 	.word	0x40012c00
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40002000 	.word	0x40002000
 8004ff4:	40014400 	.word	0x40014400
 8004ff8:	40014800 	.word	0x40014800
 8004ffc:	fffffcff 	.word	0xfffffcff

08005000 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	2201      	movs	r2, #1
 8005014:	4393      	bics	r3, r2
 8005016:	001a      	movs	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4a1c      	ldr	r2, [pc, #112]	; (800509c <TIM_TI1_SetConfig+0x9c>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d003      	beq.n	8005038 <TIM_TI1_SetConfig+0x38>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4a1b      	ldr	r2, [pc, #108]	; (80050a0 <TIM_TI1_SetConfig+0xa0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d101      	bne.n	800503c <TIM_TI1_SetConfig+0x3c>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <TIM_TI1_SetConfig+0x3e>
 800503c:	2300      	movs	r3, #0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <TIM_TI1_SetConfig+0x54>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2203      	movs	r2, #3
 8005046:	4393      	bics	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4313      	orrs	r3, r2
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	e003      	b.n	800505c <TIM_TI1_SetConfig+0x5c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	2201      	movs	r2, #1
 8005058:	4313      	orrs	r3, r2
 800505a:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	22f0      	movs	r2, #240	; 0xf0
 8005060:	4393      	bics	r3, r2
 8005062:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	011b      	lsls	r3, r3, #4
 8005068:	22ff      	movs	r2, #255	; 0xff
 800506a:	4013      	ands	r3, r2
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	4313      	orrs	r3, r2
 8005070:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	220a      	movs	r2, #10
 8005076:	4393      	bics	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	220a      	movs	r2, #10
 800507e:	4013      	ands	r3, r2
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	4313      	orrs	r3, r2
 8005084:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	621a      	str	r2, [r3, #32]
}
 8005092:	46c0      	nop			; (mov r8, r8)
 8005094:	46bd      	mov	sp, r7
 8005096:	b006      	add	sp, #24
 8005098:	bd80      	pop	{r7, pc}
 800509a:	46c0      	nop			; (mov r8, r8)
 800509c:	40012c00 	.word	0x40012c00
 80050a0:	40000400 	.word	0x40000400

080050a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	2201      	movs	r2, #1
 80050bc:	4393      	bics	r3, r2
 80050be:	001a      	movs	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	22f0      	movs	r2, #240	; 0xf0
 80050ce:	4393      	bics	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	011b      	lsls	r3, r3, #4
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	220a      	movs	r2, #10
 80050e0:	4393      	bics	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	621a      	str	r2, [r3, #32]
}
 80050f8:	46c0      	nop			; (mov r8, r8)
 80050fa:	46bd      	mov	sp, r7
 80050fc:	b006      	add	sp, #24
 80050fe:	bd80      	pop	{r7, pc}

08005100 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	2210      	movs	r2, #16
 8005114:	4393      	bics	r3, r2
 8005116:	001a      	movs	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	4a14      	ldr	r2, [pc, #80]	; (800517c <TIM_TI2_SetConfig+0x7c>)
 800512c:	4013      	ands	r3, r2
 800512e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	021b      	lsls	r3, r3, #8
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	4313      	orrs	r3, r2
 8005138:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	4a10      	ldr	r2, [pc, #64]	; (8005180 <TIM_TI2_SetConfig+0x80>)
 800513e:	4013      	ands	r3, r2
 8005140:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	031b      	lsls	r3, r3, #12
 8005146:	041b      	lsls	r3, r3, #16
 8005148:	0c1b      	lsrs	r3, r3, #16
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	4313      	orrs	r3, r2
 800514e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	22a0      	movs	r2, #160	; 0xa0
 8005154:	4393      	bics	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	22a0      	movs	r2, #160	; 0xa0
 800515e:	4013      	ands	r3, r2
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	46bd      	mov	sp, r7
 8005176:	b006      	add	sp, #24
 8005178:	bd80      	pop	{r7, pc}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	fffffcff 	.word	0xfffffcff
 8005180:	ffff0fff 	.word	0xffff0fff

08005184 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	2210      	movs	r2, #16
 8005196:	4393      	bics	r3, r2
 8005198:	001a      	movs	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	4a0d      	ldr	r2, [pc, #52]	; (80051e4 <TIM_TI2_ConfigInputStage+0x60>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	031b      	lsls	r3, r3, #12
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	22a0      	movs	r2, #160	; 0xa0
 80051c0:	4393      	bics	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	46bd      	mov	sp, r7
 80051de:	b006      	add	sp, #24
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	ffff0fff 	.word	0xffff0fff

080051e8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
 80051f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	4a19      	ldr	r2, [pc, #100]	; (8005260 <TIM_TI3_SetConfig+0x78>)
 80051fc:	401a      	ands	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2203      	movs	r2, #3
 8005212:	4393      	bics	r3, r2
 8005214:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	22f0      	movs	r2, #240	; 0xf0
 8005222:	4393      	bics	r3, r2
 8005224:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	011b      	lsls	r3, r3, #4
 800522a:	22ff      	movs	r2, #255	; 0xff
 800522c:	4013      	ands	r3, r2
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	4313      	orrs	r3, r2
 8005232:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	4a0b      	ldr	r2, [pc, #44]	; (8005264 <TIM_TI3_SetConfig+0x7c>)
 8005238:	4013      	ands	r3, r2
 800523a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	021a      	lsls	r2, r3, #8
 8005240:	23a0      	movs	r3, #160	; 0xa0
 8005242:	011b      	lsls	r3, r3, #4
 8005244:	4013      	ands	r3, r2
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	621a      	str	r2, [r3, #32]
}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	46bd      	mov	sp, r7
 800525c:	b006      	add	sp, #24
 800525e:	bd80      	pop	{r7, pc}
 8005260:	fffffeff 	.word	0xfffffeff
 8005264:	fffff5ff 	.word	0xfffff5ff

08005268 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
 8005274:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	4a1a      	ldr	r2, [pc, #104]	; (80052e4 <TIM_TI4_SetConfig+0x7c>)
 800527c:	401a      	ands	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	4a15      	ldr	r2, [pc, #84]	; (80052e8 <TIM_TI4_SetConfig+0x80>)
 8005292:	4013      	ands	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	021b      	lsls	r3, r3, #8
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	4313      	orrs	r3, r2
 800529e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	4a12      	ldr	r2, [pc, #72]	; (80052ec <TIM_TI4_SetConfig+0x84>)
 80052a4:	4013      	ands	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	031b      	lsls	r3, r3, #12
 80052ac:	041b      	lsls	r3, r3, #16
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	4a0d      	ldr	r2, [pc, #52]	; (80052f0 <TIM_TI4_SetConfig+0x88>)
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	031a      	lsls	r2, r3, #12
 80052c2:	23a0      	movs	r3, #160	; 0xa0
 80052c4:	021b      	lsls	r3, r3, #8
 80052c6:	4013      	ands	r3, r2
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	621a      	str	r2, [r3, #32]
}
 80052da:	46c0      	nop			; (mov r8, r8)
 80052dc:	46bd      	mov	sp, r7
 80052de:	b006      	add	sp, #24
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	ffffefff 	.word	0xffffefff
 80052e8:	fffffcff 	.word	0xfffffcff
 80052ec:	ffff0fff 	.word	0xffff0fff
 80052f0:	ffff5fff 	.word	0xffff5fff

080052f4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2270      	movs	r2, #112	; 0x70
 8005308:	4393      	bics	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800530c:	683a      	ldr	r2, [r7, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4313      	orrs	r3, r2
 8005312:	2207      	movs	r2, #7
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	609a      	str	r2, [r3, #8]
}
 800531e:	46c0      	nop			; (mov r8, r8)
 8005320:	46bd      	mov	sp, r7
 8005322:	b004      	add	sp, #16
 8005324:	bd80      	pop	{r7, pc}
	...

08005328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	4a09      	ldr	r2, [pc, #36]	; (8005364 <TIM_ETR_SetConfig+0x3c>)
 8005340:	4013      	ands	r3, r2
 8005342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	021a      	lsls	r2, r3, #8
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	431a      	orrs	r2, r3
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	4313      	orrs	r3, r2
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	4313      	orrs	r3, r2
 8005354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	609a      	str	r2, [r3, #8]
}
 800535c:	46c0      	nop			; (mov r8, r8)
 800535e:	46bd      	mov	sp, r7
 8005360:	b006      	add	sp, #24
 8005362:	bd80      	pop	{r7, pc}
 8005364:	ffff00ff 	.word	0xffff00ff

08005368 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	221f      	movs	r2, #31
 8005378:	4013      	ands	r3, r2
 800537a:	2201      	movs	r2, #1
 800537c:	409a      	lsls	r2, r3
 800537e:	0013      	movs	r3, r2
 8005380:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	43d2      	mvns	r2, r2
 800538a:	401a      	ands	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a1a      	ldr	r2, [r3, #32]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	211f      	movs	r1, #31
 8005398:	400b      	ands	r3, r1
 800539a:	6879      	ldr	r1, [r7, #4]
 800539c:	4099      	lsls	r1, r3
 800539e:	000b      	movs	r3, r1
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	621a      	str	r2, [r3, #32]
}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	46bd      	mov	sp, r7
 80053aa:	b006      	add	sp, #24
 80053ac:	bd80      	pop	{r7, pc}
	...

080053b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	223c      	movs	r2, #60	; 0x3c
 80053be:	5c9b      	ldrb	r3, [r3, r2]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d101      	bne.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053c4:	2302      	movs	r3, #2
 80053c6:	e03c      	b.n	8005442 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	223c      	movs	r2, #60	; 0x3c
 80053cc:	2101      	movs	r1, #1
 80053ce:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	223d      	movs	r2, #61	; 0x3d
 80053d4:	2102      	movs	r1, #2
 80053d6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2270      	movs	r2, #112	; 0x70
 80053ec:	4393      	bics	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a11      	ldr	r2, [pc, #68]	; (800544c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d004      	beq.n	8005416 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a0f      	ldr	r2, [pc, #60]	; (8005450 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d10c      	bne.n	8005430 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2280      	movs	r2, #128	; 0x80
 800541a:	4393      	bics	r3, r2
 800541c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	4313      	orrs	r3, r2
 8005426:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	223d      	movs	r2, #61	; 0x3d
 8005434:	2101      	movs	r1, #1
 8005436:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	223c      	movs	r2, #60	; 0x3c
 800543c:	2100      	movs	r1, #0
 800543e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	0018      	movs	r0, r3
 8005444:	46bd      	mov	sp, r7
 8005446:	b004      	add	sp, #16
 8005448:	bd80      	pop	{r7, pc}
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40000400 	.word	0x40000400

08005454 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800545c:	46c0      	nop			; (mov r8, r8)
 800545e:	46bd      	mov	sp, r7
 8005460:	b002      	add	sp, #8
 8005462:	bd80      	pop	{r7, pc}

08005464 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800546c:	46c0      	nop			; (mov r8, r8)
 800546e:	46bd      	mov	sp, r7
 8005470:	b002      	add	sp, #8
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e044      	b.n	8005510 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800548a:	2b00      	cmp	r3, #0
 800548c:	d107      	bne.n	800549e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2278      	movs	r2, #120	; 0x78
 8005492:	2100      	movs	r1, #0
 8005494:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	0018      	movs	r0, r3
 800549a:	f7fc fd2d 	bl	8001ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2224      	movs	r2, #36	; 0x24
 80054a2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2101      	movs	r1, #1
 80054b0:	438a      	bics	r2, r1
 80054b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	0018      	movs	r0, r3
 80054b8:	f000 fba4 	bl	8005c04 <UART_SetConfig>
 80054bc:	0003      	movs	r3, r0
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e024      	b.n	8005510 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	0018      	movs	r0, r3
 80054d2:	f000 fcbf 	bl	8005e54 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	490d      	ldr	r1, [pc, #52]	; (8005518 <HAL_UART_Init+0xa4>)
 80054e2:	400a      	ands	r2, r1
 80054e4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2108      	movs	r1, #8
 80054f2:	438a      	bics	r2, r1
 80054f4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2101      	movs	r1, #1
 8005502:	430a      	orrs	r2, r1
 8005504:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	0018      	movs	r0, r3
 800550a:	f000 fd57 	bl	8005fbc <UART_CheckIdleState>
 800550e:	0003      	movs	r3, r0
}
 8005510:	0018      	movs	r0, r3
 8005512:	46bd      	mov	sp, r7
 8005514:	b002      	add	sp, #8
 8005516:	bd80      	pop	{r7, pc}
 8005518:	fffff7ff 	.word	0xfffff7ff

0800551c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b088      	sub	sp, #32
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	1dbb      	adds	r3, r7, #6
 8005528:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800552e:	2b20      	cmp	r3, #32
 8005530:	d000      	beq.n	8005534 <HAL_UART_Transmit_DMA+0x18>
 8005532:	e077      	b.n	8005624 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_Transmit_DMA+0x26>
 800553a:	1dbb      	adds	r3, r7, #6
 800553c:	881b      	ldrh	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e06f      	b.n	8005626 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689a      	ldr	r2, [r3, #8]
 800554a:	2380      	movs	r3, #128	; 0x80
 800554c:	015b      	lsls	r3, r3, #5
 800554e:	429a      	cmp	r2, r3
 8005550:	d109      	bne.n	8005566 <HAL_UART_Transmit_DMA+0x4a>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d105      	bne.n	8005566 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	2201      	movs	r2, #1
 800555e:	4013      	ands	r3, r2
 8005560:	d001      	beq.n	8005566 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e05f      	b.n	8005626 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	1dba      	adds	r2, r7, #6
 8005570:	2150      	movs	r1, #80	; 0x50
 8005572:	8812      	ldrh	r2, [r2, #0]
 8005574:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	1dba      	adds	r2, r7, #6
 800557a:	2152      	movs	r1, #82	; 0x52
 800557c:	8812      	ldrh	r2, [r2, #0]
 800557e:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2284      	movs	r2, #132	; 0x84
 8005584:	2100      	movs	r1, #0
 8005586:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2221      	movs	r2, #33	; 0x21
 800558c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005592:	2b00      	cmp	r3, #0
 8005594:	d027      	beq.n	80055e6 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559a:	4a25      	ldr	r2, [pc, #148]	; (8005630 <HAL_UART_Transmit_DMA+0x114>)
 800559c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a2:	4a24      	ldr	r2, [pc, #144]	; (8005634 <HAL_UART_Transmit_DMA+0x118>)
 80055a4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055aa:	4a23      	ldr	r2, [pc, #140]	; (8005638 <HAL_UART_Transmit_DMA+0x11c>)
 80055ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b2:	2200      	movs	r2, #0
 80055b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055be:	0019      	movs	r1, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3328      	adds	r3, #40	; 0x28
 80055c6:	001a      	movs	r2, r3
 80055c8:	1dbb      	adds	r3, r7, #6
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	f7fd fcee 	bl	8002fac <HAL_DMA_Start_IT>
 80055d0:	1e03      	subs	r3, r0, #0
 80055d2:	d008      	beq.n	80055e6 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2284      	movs	r2, #132	; 0x84
 80055d8:	2110      	movs	r1, #16
 80055da:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2220      	movs	r2, #32
 80055e0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e01f      	b.n	8005626 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2240      	movs	r2, #64	; 0x40
 80055ec:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ee:	f3ef 8310 	mrs	r3, PRIMASK
 80055f2:	613b      	str	r3, [r7, #16]
  return(result);
 80055f4:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80055f6:	61fb      	str	r3, [r7, #28]
 80055f8:	2301      	movs	r3, #1
 80055fa:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	f383 8810 	msr	PRIMASK, r3
}
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689a      	ldr	r2, [r3, #8]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2180      	movs	r1, #128	; 0x80
 8005610:	430a      	orrs	r2, r1
 8005612:	609a      	str	r2, [r3, #8]
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	f383 8810 	msr	PRIMASK, r3
}
 800561e:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	e000      	b.n	8005626 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005624:	2302      	movs	r3, #2
  }
}
 8005626:	0018      	movs	r0, r3
 8005628:	46bd      	mov	sp, r7
 800562a:	b008      	add	sp, #32
 800562c:	bd80      	pop	{r7, pc}
 800562e:	46c0      	nop			; (mov r8, r8)
 8005630:	080062f1 	.word	0x080062f1
 8005634:	08006385 	.word	0x08006385
 8005638:	080063a3 	.word	0x080063a3

0800563c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800563c:	b590      	push	{r4, r7, lr}
 800563e:	b0ab      	sub	sp, #172	; 0xac
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	22a4      	movs	r2, #164	; 0xa4
 800564c:	18b9      	adds	r1, r7, r2
 800564e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	20a0      	movs	r0, #160	; 0xa0
 8005658:	1839      	adds	r1, r7, r0
 800565a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	219c      	movs	r1, #156	; 0x9c
 8005664:	1879      	adds	r1, r7, r1
 8005666:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005668:	0011      	movs	r1, r2
 800566a:	18bb      	adds	r3, r7, r2
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a99      	ldr	r2, [pc, #612]	; (80058d4 <HAL_UART_IRQHandler+0x298>)
 8005670:	4013      	ands	r3, r2
 8005672:	2298      	movs	r2, #152	; 0x98
 8005674:	18bc      	adds	r4, r7, r2
 8005676:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005678:	18bb      	adds	r3, r7, r2
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d114      	bne.n	80056aa <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005680:	187b      	adds	r3, r7, r1
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2220      	movs	r2, #32
 8005686:	4013      	ands	r3, r2
 8005688:	d00f      	beq.n	80056aa <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800568a:	183b      	adds	r3, r7, r0
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2220      	movs	r2, #32
 8005690:	4013      	ands	r3, r2
 8005692:	d00a      	beq.n	80056aa <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005698:	2b00      	cmp	r3, #0
 800569a:	d100      	bne.n	800569e <HAL_UART_IRQHandler+0x62>
 800569c:	e286      	b.n	8005bac <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	0010      	movs	r0, r2
 80056a6:	4798      	blx	r3
      }
      return;
 80056a8:	e280      	b.n	8005bac <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80056aa:	2398      	movs	r3, #152	; 0x98
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d100      	bne.n	80056b6 <HAL_UART_IRQHandler+0x7a>
 80056b4:	e114      	b.n	80058e0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80056b6:	239c      	movs	r3, #156	; 0x9c
 80056b8:	18fb      	adds	r3, r7, r3
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2201      	movs	r2, #1
 80056be:	4013      	ands	r3, r2
 80056c0:	d106      	bne.n	80056d0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80056c2:	23a0      	movs	r3, #160	; 0xa0
 80056c4:	18fb      	adds	r3, r7, r3
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a83      	ldr	r2, [pc, #524]	; (80058d8 <HAL_UART_IRQHandler+0x29c>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	d100      	bne.n	80056d0 <HAL_UART_IRQHandler+0x94>
 80056ce:	e107      	b.n	80058e0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80056d0:	23a4      	movs	r3, #164	; 0xa4
 80056d2:	18fb      	adds	r3, r7, r3
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2201      	movs	r2, #1
 80056d8:	4013      	ands	r3, r2
 80056da:	d012      	beq.n	8005702 <HAL_UART_IRQHandler+0xc6>
 80056dc:	23a0      	movs	r3, #160	; 0xa0
 80056de:	18fb      	adds	r3, r7, r3
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	2380      	movs	r3, #128	; 0x80
 80056e4:	005b      	lsls	r3, r3, #1
 80056e6:	4013      	ands	r3, r2
 80056e8:	d00b      	beq.n	8005702 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2201      	movs	r2, #1
 80056f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2284      	movs	r2, #132	; 0x84
 80056f6:	589b      	ldr	r3, [r3, r2]
 80056f8:	2201      	movs	r2, #1
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2184      	movs	r1, #132	; 0x84
 8005700:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005702:	23a4      	movs	r3, #164	; 0xa4
 8005704:	18fb      	adds	r3, r7, r3
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2202      	movs	r2, #2
 800570a:	4013      	ands	r3, r2
 800570c:	d011      	beq.n	8005732 <HAL_UART_IRQHandler+0xf6>
 800570e:	239c      	movs	r3, #156	; 0x9c
 8005710:	18fb      	adds	r3, r7, r3
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2201      	movs	r2, #1
 8005716:	4013      	ands	r3, r2
 8005718:	d00b      	beq.n	8005732 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2202      	movs	r2, #2
 8005720:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2284      	movs	r2, #132	; 0x84
 8005726:	589b      	ldr	r3, [r3, r2]
 8005728:	2204      	movs	r2, #4
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2184      	movs	r1, #132	; 0x84
 8005730:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005732:	23a4      	movs	r3, #164	; 0xa4
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2204      	movs	r2, #4
 800573a:	4013      	ands	r3, r2
 800573c:	d011      	beq.n	8005762 <HAL_UART_IRQHandler+0x126>
 800573e:	239c      	movs	r3, #156	; 0x9c
 8005740:	18fb      	adds	r3, r7, r3
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2201      	movs	r2, #1
 8005746:	4013      	ands	r3, r2
 8005748:	d00b      	beq.n	8005762 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2204      	movs	r2, #4
 8005750:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2284      	movs	r2, #132	; 0x84
 8005756:	589b      	ldr	r3, [r3, r2]
 8005758:	2202      	movs	r2, #2
 800575a:	431a      	orrs	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2184      	movs	r1, #132	; 0x84
 8005760:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005762:	23a4      	movs	r3, #164	; 0xa4
 8005764:	18fb      	adds	r3, r7, r3
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2208      	movs	r2, #8
 800576a:	4013      	ands	r3, r2
 800576c:	d017      	beq.n	800579e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800576e:	23a0      	movs	r3, #160	; 0xa0
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2220      	movs	r2, #32
 8005776:	4013      	ands	r3, r2
 8005778:	d105      	bne.n	8005786 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800577a:	239c      	movs	r3, #156	; 0x9c
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2201      	movs	r2, #1
 8005782:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005784:	d00b      	beq.n	800579e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2208      	movs	r2, #8
 800578c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2284      	movs	r2, #132	; 0x84
 8005792:	589b      	ldr	r3, [r3, r2]
 8005794:	2208      	movs	r2, #8
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2184      	movs	r1, #132	; 0x84
 800579c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800579e:	23a4      	movs	r3, #164	; 0xa4
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	2380      	movs	r3, #128	; 0x80
 80057a6:	011b      	lsls	r3, r3, #4
 80057a8:	4013      	ands	r3, r2
 80057aa:	d013      	beq.n	80057d4 <HAL_UART_IRQHandler+0x198>
 80057ac:	23a0      	movs	r3, #160	; 0xa0
 80057ae:	18fb      	adds	r3, r7, r3
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	2380      	movs	r3, #128	; 0x80
 80057b4:	04db      	lsls	r3, r3, #19
 80057b6:	4013      	ands	r3, r2
 80057b8:	d00c      	beq.n	80057d4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2280      	movs	r2, #128	; 0x80
 80057c0:	0112      	lsls	r2, r2, #4
 80057c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2284      	movs	r2, #132	; 0x84
 80057c8:	589b      	ldr	r3, [r3, r2]
 80057ca:	2220      	movs	r2, #32
 80057cc:	431a      	orrs	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2184      	movs	r1, #132	; 0x84
 80057d2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2284      	movs	r2, #132	; 0x84
 80057d8:	589b      	ldr	r3, [r3, r2]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d100      	bne.n	80057e0 <HAL_UART_IRQHandler+0x1a4>
 80057de:	e1e7      	b.n	8005bb0 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80057e0:	23a4      	movs	r3, #164	; 0xa4
 80057e2:	18fb      	adds	r3, r7, r3
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2220      	movs	r2, #32
 80057e8:	4013      	ands	r3, r2
 80057ea:	d00e      	beq.n	800580a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057ec:	23a0      	movs	r3, #160	; 0xa0
 80057ee:	18fb      	adds	r3, r7, r3
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2220      	movs	r2, #32
 80057f4:	4013      	ands	r3, r2
 80057f6:	d008      	beq.n	800580a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d004      	beq.n	800580a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	0010      	movs	r0, r2
 8005808:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2284      	movs	r2, #132	; 0x84
 800580e:	589b      	ldr	r3, [r3, r2]
 8005810:	2194      	movs	r1, #148	; 0x94
 8005812:	187a      	adds	r2, r7, r1
 8005814:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	2240      	movs	r2, #64	; 0x40
 800581e:	4013      	ands	r3, r2
 8005820:	2b40      	cmp	r3, #64	; 0x40
 8005822:	d004      	beq.n	800582e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005824:	187b      	adds	r3, r7, r1
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2228      	movs	r2, #40	; 0x28
 800582a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800582c:	d047      	beq.n	80058be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	0018      	movs	r0, r3
 8005832:	f000 fcf9 	bl	8006228 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	2240      	movs	r2, #64	; 0x40
 800583e:	4013      	ands	r3, r2
 8005840:	2b40      	cmp	r3, #64	; 0x40
 8005842:	d137      	bne.n	80058b4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005844:	f3ef 8310 	mrs	r3, PRIMASK
 8005848:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800584a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800584c:	2090      	movs	r0, #144	; 0x90
 800584e:	183a      	adds	r2, r7, r0
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	2301      	movs	r3, #1
 8005854:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005856:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005858:	f383 8810 	msr	PRIMASK, r3
}
 800585c:	46c0      	nop			; (mov r8, r8)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2140      	movs	r1, #64	; 0x40
 800586a:	438a      	bics	r2, r1
 800586c:	609a      	str	r2, [r3, #8]
 800586e:	183b      	adds	r3, r7, r0
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005876:	f383 8810 	msr	PRIMASK, r3
}
 800587a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005880:	2b00      	cmp	r3, #0
 8005882:	d012      	beq.n	80058aa <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005888:	4a14      	ldr	r2, [pc, #80]	; (80058dc <HAL_UART_IRQHandler+0x2a0>)
 800588a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005890:	0018      	movs	r0, r3
 8005892:	f7fd fc29 	bl	80030e8 <HAL_DMA_Abort_IT>
 8005896:	1e03      	subs	r3, r0, #0
 8005898:	d01a      	beq.n	80058d0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800589e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058a4:	0018      	movs	r0, r3
 80058a6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a8:	e012      	b.n	80058d0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	0018      	movs	r0, r3
 80058ae:	f000 f995 	bl	8005bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b2:	e00d      	b.n	80058d0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	0018      	movs	r0, r3
 80058b8:	f000 f990 	bl	8005bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058bc:	e008      	b.n	80058d0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	0018      	movs	r0, r3
 80058c2:	f000 f98b 	bl	8005bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2284      	movs	r2, #132	; 0x84
 80058ca:	2100      	movs	r1, #0
 80058cc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80058ce:	e16f      	b.n	8005bb0 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058d0:	46c0      	nop			; (mov r8, r8)
    return;
 80058d2:	e16d      	b.n	8005bb0 <HAL_UART_IRQHandler+0x574>
 80058d4:	0000080f 	.word	0x0000080f
 80058d8:	04000120 	.word	0x04000120
 80058dc:	08006427 	.word	0x08006427

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d000      	beq.n	80058ea <HAL_UART_IRQHandler+0x2ae>
 80058e8:	e139      	b.n	8005b5e <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80058ea:	23a4      	movs	r3, #164	; 0xa4
 80058ec:	18fb      	adds	r3, r7, r3
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2210      	movs	r2, #16
 80058f2:	4013      	ands	r3, r2
 80058f4:	d100      	bne.n	80058f8 <HAL_UART_IRQHandler+0x2bc>
 80058f6:	e132      	b.n	8005b5e <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80058f8:	23a0      	movs	r3, #160	; 0xa0
 80058fa:	18fb      	adds	r3, r7, r3
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2210      	movs	r2, #16
 8005900:	4013      	ands	r3, r2
 8005902:	d100      	bne.n	8005906 <HAL_UART_IRQHandler+0x2ca>
 8005904:	e12b      	b.n	8005b5e <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2210      	movs	r2, #16
 800590c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	2240      	movs	r2, #64	; 0x40
 8005916:	4013      	ands	r3, r2
 8005918:	2b40      	cmp	r3, #64	; 0x40
 800591a:	d000      	beq.n	800591e <HAL_UART_IRQHandler+0x2e2>
 800591c:	e09f      	b.n	8005a5e <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	217e      	movs	r1, #126	; 0x7e
 8005928:	187b      	adds	r3, r7, r1
 800592a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800592c:	187b      	adds	r3, r7, r1
 800592e:	881b      	ldrh	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d100      	bne.n	8005936 <HAL_UART_IRQHandler+0x2fa>
 8005934:	e13e      	b.n	8005bb4 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2258      	movs	r2, #88	; 0x58
 800593a:	5a9b      	ldrh	r3, [r3, r2]
 800593c:	187a      	adds	r2, r7, r1
 800593e:	8812      	ldrh	r2, [r2, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d300      	bcc.n	8005946 <HAL_UART_IRQHandler+0x30a>
 8005944:	e136      	b.n	8005bb4 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	187a      	adds	r2, r7, r1
 800594a:	215a      	movs	r1, #90	; 0x5a
 800594c:	8812      	ldrh	r2, [r2, #0]
 800594e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	2b20      	cmp	r3, #32
 8005958:	d06f      	beq.n	8005a3a <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800595a:	f3ef 8310 	mrs	r3, PRIMASK
 800595e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005962:	67bb      	str	r3, [r7, #120]	; 0x78
 8005964:	2301      	movs	r3, #1
 8005966:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800596a:	f383 8810 	msr	PRIMASK, r3
}
 800596e:	46c0      	nop			; (mov r8, r8)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4992      	ldr	r1, [pc, #584]	; (8005bc4 <HAL_UART_IRQHandler+0x588>)
 800597c:	400a      	ands	r2, r1
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005982:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005986:	f383 8810 	msr	PRIMASK, r3
}
 800598a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800598c:	f3ef 8310 	mrs	r3, PRIMASK
 8005990:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005992:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005994:	677b      	str	r3, [r7, #116]	; 0x74
 8005996:	2301      	movs	r3, #1
 8005998:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800599a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800599c:	f383 8810 	msr	PRIMASK, r3
}
 80059a0:	46c0      	nop			; (mov r8, r8)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2101      	movs	r1, #1
 80059ae:	438a      	bics	r2, r1
 80059b0:	609a      	str	r2, [r3, #8]
 80059b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059b4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b8:	f383 8810 	msr	PRIMASK, r3
}
 80059bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059be:	f3ef 8310 	mrs	r3, PRIMASK
 80059c2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80059c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059c6:	673b      	str	r3, [r7, #112]	; 0x70
 80059c8:	2301      	movs	r3, #1
 80059ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059ce:	f383 8810 	msr	PRIMASK, r3
}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689a      	ldr	r2, [r3, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2140      	movs	r1, #64	; 0x40
 80059e0:	438a      	bics	r2, r1
 80059e2:	609a      	str	r2, [r3, #8]
 80059e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059e6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059ea:	f383 8810 	msr	PRIMASK, r3
}
 80059ee:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2280      	movs	r2, #128	; 0x80
 80059f4:	2120      	movs	r1, #32
 80059f6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005a02:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005a04:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005a08:	2301      	movs	r3, #1
 8005a0a:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a0e:	f383 8810 	msr	PRIMASK, r3
}
 8005a12:	46c0      	nop			; (mov r8, r8)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2110      	movs	r1, #16
 8005a20:	438a      	bics	r2, r1
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a26:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a2a:	f383 8810 	msr	PRIMASK, r3
}
 8005a2e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a34:	0018      	movs	r0, r3
 8005a36:	f7fd fb1f 	bl	8003078 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2258      	movs	r2, #88	; 0x58
 8005a44:	5a9a      	ldrh	r2, [r3, r2]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	215a      	movs	r1, #90	; 0x5a
 8005a4a:	5a5b      	ldrh	r3, [r3, r1]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	0011      	movs	r1, r2
 8005a56:	0018      	movs	r0, r3
 8005a58:	f000 f8c8 	bl	8005bec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a5c:	e0aa      	b.n	8005bb4 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2258      	movs	r2, #88	; 0x58
 8005a62:	5a99      	ldrh	r1, [r3, r2]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	225a      	movs	r2, #90	; 0x5a
 8005a68:	5a9b      	ldrh	r3, [r3, r2]
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	208e      	movs	r0, #142	; 0x8e
 8005a6e:	183b      	adds	r3, r7, r0
 8005a70:	1a8a      	subs	r2, r1, r2
 8005a72:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	225a      	movs	r2, #90	; 0x5a
 8005a78:	5a9b      	ldrh	r3, [r3, r2]
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d100      	bne.n	8005a82 <HAL_UART_IRQHandler+0x446>
 8005a80:	e09a      	b.n	8005bb8 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8005a82:	183b      	adds	r3, r7, r0
 8005a84:	881b      	ldrh	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d100      	bne.n	8005a8c <HAL_UART_IRQHandler+0x450>
 8005a8a:	e095      	b.n	8005bb8 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a90:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a92:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a94:	2488      	movs	r4, #136	; 0x88
 8005a96:	193a      	adds	r2, r7, r4
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f383 8810 	msr	PRIMASK, r3
}
 8005aa4:	46c0      	nop			; (mov r8, r8)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4945      	ldr	r1, [pc, #276]	; (8005bc8 <HAL_UART_IRQHandler+0x58c>)
 8005ab2:	400a      	ands	r2, r1
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	193b      	adds	r3, r7, r4
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f383 8810 	msr	PRIMASK, r3
}
 8005ac2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ac4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ac8:	61bb      	str	r3, [r7, #24]
  return(result);
 8005aca:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005acc:	2484      	movs	r4, #132	; 0x84
 8005ace:	193a      	adds	r2, r7, r4
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	f383 8810 	msr	PRIMASK, r3
}
 8005adc:	46c0      	nop			; (mov r8, r8)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2101      	movs	r1, #1
 8005aea:	438a      	bics	r2, r1
 8005aec:	609a      	str	r2, [r3, #8]
 8005aee:	193b      	adds	r3, r7, r4
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af4:	6a3b      	ldr	r3, [r7, #32]
 8005af6:	f383 8810 	msr	PRIMASK, r3
}
 8005afa:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2280      	movs	r2, #128	; 0x80
 8005b00:	2120      	movs	r1, #32
 8005b02:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b10:	f3ef 8310 	mrs	r3, PRIMASK
 8005b14:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b18:	2480      	movs	r4, #128	; 0x80
 8005b1a:	193a      	adds	r2, r7, r4
 8005b1c:	6013      	str	r3, [r2, #0]
 8005b1e:	2301      	movs	r3, #1
 8005b20:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b24:	f383 8810 	msr	PRIMASK, r3
}
 8005b28:	46c0      	nop			; (mov r8, r8)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2110      	movs	r1, #16
 8005b36:	438a      	bics	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	193b      	adds	r3, r7, r4
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b42:	f383 8810 	msr	PRIMASK, r3
}
 8005b46:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b4e:	183b      	adds	r3, r7, r0
 8005b50:	881a      	ldrh	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	0011      	movs	r1, r2
 8005b56:	0018      	movs	r0, r3
 8005b58:	f000 f848 	bl	8005bec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b5c:	e02c      	b.n	8005bb8 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005b5e:	23a4      	movs	r3, #164	; 0xa4
 8005b60:	18fb      	adds	r3, r7, r3
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2280      	movs	r2, #128	; 0x80
 8005b66:	4013      	ands	r3, r2
 8005b68:	d00f      	beq.n	8005b8a <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005b6a:	23a0      	movs	r3, #160	; 0xa0
 8005b6c:	18fb      	adds	r3, r7, r3
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2280      	movs	r2, #128	; 0x80
 8005b72:	4013      	ands	r3, r2
 8005b74:	d009      	beq.n	8005b8a <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d01e      	beq.n	8005bbc <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	0010      	movs	r0, r2
 8005b86:	4798      	blx	r3
    }
    return;
 8005b88:	e018      	b.n	8005bbc <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005b8a:	23a4      	movs	r3, #164	; 0xa4
 8005b8c:	18fb      	adds	r3, r7, r3
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2240      	movs	r2, #64	; 0x40
 8005b92:	4013      	ands	r3, r2
 8005b94:	d013      	beq.n	8005bbe <HAL_UART_IRQHandler+0x582>
 8005b96:	23a0      	movs	r3, #160	; 0xa0
 8005b98:	18fb      	adds	r3, r7, r3
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2240      	movs	r2, #64	; 0x40
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	d00d      	beq.n	8005bbe <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	0018      	movs	r0, r3
 8005ba6:	f000 fc55 	bl	8006454 <UART_EndTransmit_IT>
    return;
 8005baa:	e008      	b.n	8005bbe <HAL_UART_IRQHandler+0x582>
      return;
 8005bac:	46c0      	nop			; (mov r8, r8)
 8005bae:	e006      	b.n	8005bbe <HAL_UART_IRQHandler+0x582>
    return;
 8005bb0:	46c0      	nop			; (mov r8, r8)
 8005bb2:	e004      	b.n	8005bbe <HAL_UART_IRQHandler+0x582>
      return;
 8005bb4:	46c0      	nop			; (mov r8, r8)
 8005bb6:	e002      	b.n	8005bbe <HAL_UART_IRQHandler+0x582>
      return;
 8005bb8:	46c0      	nop			; (mov r8, r8)
 8005bba:	e000      	b.n	8005bbe <HAL_UART_IRQHandler+0x582>
    return;
 8005bbc:	46c0      	nop			; (mov r8, r8)
  }

}
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	b02b      	add	sp, #172	; 0xac
 8005bc2:	bd90      	pop	{r4, r7, pc}
 8005bc4:	fffffeff 	.word	0xfffffeff
 8005bc8:	fffffedf 	.word	0xfffffedf

08005bcc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005bd4:	46c0      	nop			; (mov r8, r8)
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	b002      	add	sp, #8
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005be4:	46c0      	nop			; (mov r8, r8)
 8005be6:	46bd      	mov	sp, r7
 8005be8:	b002      	add	sp, #8
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	000a      	movs	r2, r1
 8005bf6:	1cbb      	adds	r3, r7, #2
 8005bf8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bfa:	46c0      	nop			; (mov r8, r8)
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	b002      	add	sp, #8
 8005c00:	bd80      	pop	{r7, pc}
	...

08005c04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b088      	sub	sp, #32
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c0c:	231e      	movs	r3, #30
 8005c0e:	18fb      	adds	r3, r7, r3
 8005c10:	2200      	movs	r2, #0
 8005c12:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	69db      	ldr	r3, [r3, #28]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a83      	ldr	r2, [pc, #524]	; (8005e40 <UART_SetConfig+0x23c>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	0019      	movs	r1, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	4a7e      	ldr	r2, [pc, #504]	; (8005e44 <UART_SetConfig+0x240>)
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	0019      	movs	r1, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	4a75      	ldr	r2, [pc, #468]	; (8005e48 <UART_SetConfig+0x244>)
 8005c72:	4013      	ands	r3, r2
 8005c74:	0019      	movs	r1, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c80:	4b72      	ldr	r3, [pc, #456]	; (8005e4c <UART_SetConfig+0x248>)
 8005c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c84:	2203      	movs	r2, #3
 8005c86:	4013      	ands	r3, r2
 8005c88:	2b03      	cmp	r3, #3
 8005c8a:	d00d      	beq.n	8005ca8 <UART_SetConfig+0xa4>
 8005c8c:	d81b      	bhi.n	8005cc6 <UART_SetConfig+0xc2>
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d014      	beq.n	8005cbc <UART_SetConfig+0xb8>
 8005c92:	d818      	bhi.n	8005cc6 <UART_SetConfig+0xc2>
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <UART_SetConfig+0x9a>
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d00a      	beq.n	8005cb2 <UART_SetConfig+0xae>
 8005c9c:	e013      	b.n	8005cc6 <UART_SetConfig+0xc2>
 8005c9e:	231f      	movs	r3, #31
 8005ca0:	18fb      	adds	r3, r7, r3
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	701a      	strb	r2, [r3, #0]
 8005ca6:	e012      	b.n	8005cce <UART_SetConfig+0xca>
 8005ca8:	231f      	movs	r3, #31
 8005caa:	18fb      	adds	r3, r7, r3
 8005cac:	2202      	movs	r2, #2
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	e00d      	b.n	8005cce <UART_SetConfig+0xca>
 8005cb2:	231f      	movs	r3, #31
 8005cb4:	18fb      	adds	r3, r7, r3
 8005cb6:	2204      	movs	r2, #4
 8005cb8:	701a      	strb	r2, [r3, #0]
 8005cba:	e008      	b.n	8005cce <UART_SetConfig+0xca>
 8005cbc:	231f      	movs	r3, #31
 8005cbe:	18fb      	adds	r3, r7, r3
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	701a      	strb	r2, [r3, #0]
 8005cc4:	e003      	b.n	8005cce <UART_SetConfig+0xca>
 8005cc6:	231f      	movs	r3, #31
 8005cc8:	18fb      	adds	r3, r7, r3
 8005cca:	2210      	movs	r2, #16
 8005ccc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69da      	ldr	r2, [r3, #28]
 8005cd2:	2380      	movs	r3, #128	; 0x80
 8005cd4:	021b      	lsls	r3, r3, #8
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d15c      	bne.n	8005d94 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 8005cda:	231f      	movs	r3, #31
 8005cdc:	18fb      	adds	r3, r7, r3
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	2b08      	cmp	r3, #8
 8005ce2:	d015      	beq.n	8005d10 <UART_SetConfig+0x10c>
 8005ce4:	dc18      	bgt.n	8005d18 <UART_SetConfig+0x114>
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d00d      	beq.n	8005d06 <UART_SetConfig+0x102>
 8005cea:	dc15      	bgt.n	8005d18 <UART_SetConfig+0x114>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d002      	beq.n	8005cf6 <UART_SetConfig+0xf2>
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d005      	beq.n	8005d00 <UART_SetConfig+0xfc>
 8005cf4:	e010      	b.n	8005d18 <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cf6:	f7fe fba7 	bl	8004448 <HAL_RCC_GetPCLK1Freq>
 8005cfa:	0003      	movs	r3, r0
 8005cfc:	61bb      	str	r3, [r7, #24]
        break;
 8005cfe:	e012      	b.n	8005d26 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d00:	4b53      	ldr	r3, [pc, #332]	; (8005e50 <UART_SetConfig+0x24c>)
 8005d02:	61bb      	str	r3, [r7, #24]
        break;
 8005d04:	e00f      	b.n	8005d26 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d06:	f7fe fb3f 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8005d0a:	0003      	movs	r3, r0
 8005d0c:	61bb      	str	r3, [r7, #24]
        break;
 8005d0e:	e00a      	b.n	8005d26 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d10:	2380      	movs	r3, #128	; 0x80
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	61bb      	str	r3, [r7, #24]
        break;
 8005d16:	e006      	b.n	8005d26 <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d1c:	231e      	movs	r3, #30
 8005d1e:	18fb      	adds	r3, r7, r3
 8005d20:	2201      	movs	r2, #1
 8005d22:	701a      	strb	r2, [r3, #0]
        break;
 8005d24:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d100      	bne.n	8005d2e <UART_SetConfig+0x12a>
 8005d2c:	e07a      	b.n	8005e24 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	005a      	lsls	r2, r3, #1
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	085b      	lsrs	r3, r3, #1
 8005d38:	18d2      	adds	r2, r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	0019      	movs	r1, r3
 8005d40:	0010      	movs	r0, r2
 8005d42:	f7fa f9eb 	bl	800011c <__udivsi3>
 8005d46:	0003      	movs	r3, r0
 8005d48:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	2b0f      	cmp	r3, #15
 8005d4e:	d91c      	bls.n	8005d8a <UART_SetConfig+0x186>
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	2380      	movs	r3, #128	; 0x80
 8005d54:	025b      	lsls	r3, r3, #9
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d217      	bcs.n	8005d8a <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	200e      	movs	r0, #14
 8005d60:	183b      	adds	r3, r7, r0
 8005d62:	210f      	movs	r1, #15
 8005d64:	438a      	bics	r2, r1
 8005d66:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2207      	movs	r2, #7
 8005d70:	4013      	ands	r3, r2
 8005d72:	b299      	uxth	r1, r3
 8005d74:	183b      	adds	r3, r7, r0
 8005d76:	183a      	adds	r2, r7, r0
 8005d78:	8812      	ldrh	r2, [r2, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	183a      	adds	r2, r7, r0
 8005d84:	8812      	ldrh	r2, [r2, #0]
 8005d86:	60da      	str	r2, [r3, #12]
 8005d88:	e04c      	b.n	8005e24 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8005d8a:	231e      	movs	r3, #30
 8005d8c:	18fb      	adds	r3, r7, r3
 8005d8e:	2201      	movs	r2, #1
 8005d90:	701a      	strb	r2, [r3, #0]
 8005d92:	e047      	b.n	8005e24 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d94:	231f      	movs	r3, #31
 8005d96:	18fb      	adds	r3, r7, r3
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	2b08      	cmp	r3, #8
 8005d9c:	d015      	beq.n	8005dca <UART_SetConfig+0x1c6>
 8005d9e:	dc18      	bgt.n	8005dd2 <UART_SetConfig+0x1ce>
 8005da0:	2b04      	cmp	r3, #4
 8005da2:	d00d      	beq.n	8005dc0 <UART_SetConfig+0x1bc>
 8005da4:	dc15      	bgt.n	8005dd2 <UART_SetConfig+0x1ce>
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <UART_SetConfig+0x1ac>
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d005      	beq.n	8005dba <UART_SetConfig+0x1b6>
 8005dae:	e010      	b.n	8005dd2 <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db0:	f7fe fb4a 	bl	8004448 <HAL_RCC_GetPCLK1Freq>
 8005db4:	0003      	movs	r3, r0
 8005db6:	61bb      	str	r3, [r7, #24]
        break;
 8005db8:	e012      	b.n	8005de0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dba:	4b25      	ldr	r3, [pc, #148]	; (8005e50 <UART_SetConfig+0x24c>)
 8005dbc:	61bb      	str	r3, [r7, #24]
        break;
 8005dbe:	e00f      	b.n	8005de0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dc0:	f7fe fae2 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8005dc4:	0003      	movs	r3, r0
 8005dc6:	61bb      	str	r3, [r7, #24]
        break;
 8005dc8:	e00a      	b.n	8005de0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	61bb      	str	r3, [r7, #24]
        break;
 8005dd0:	e006      	b.n	8005de0 <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005dd6:	231e      	movs	r3, #30
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	2201      	movs	r2, #1
 8005ddc:	701a      	strb	r2, [r3, #0]
        break;
 8005dde:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d01e      	beq.n	8005e24 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	085a      	lsrs	r2, r3, #1
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	18d2      	adds	r2, r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	0019      	movs	r1, r3
 8005df6:	0010      	movs	r0, r2
 8005df8:	f7fa f990 	bl	800011c <__udivsi3>
 8005dfc:	0003      	movs	r3, r0
 8005dfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b0f      	cmp	r3, #15
 8005e04:	d90a      	bls.n	8005e1c <UART_SetConfig+0x218>
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	2380      	movs	r3, #128	; 0x80
 8005e0a:	025b      	lsls	r3, r3, #9
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d205      	bcs.n	8005e1c <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	60da      	str	r2, [r3, #12]
 8005e1a:	e003      	b.n	8005e24 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8005e1c:	231e      	movs	r3, #30
 8005e1e:	18fb      	adds	r3, r7, r3
 8005e20:	2201      	movs	r2, #1
 8005e22:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005e30:	231e      	movs	r3, #30
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	781b      	ldrb	r3, [r3, #0]
}
 8005e36:	0018      	movs	r0, r3
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	b008      	add	sp, #32
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	46c0      	nop			; (mov r8, r8)
 8005e40:	ffff69f3 	.word	0xffff69f3
 8005e44:	ffffcfff 	.word	0xffffcfff
 8005e48:	fffff4ff 	.word	0xfffff4ff
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	007a1200 	.word	0x007a1200

08005e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	2201      	movs	r2, #1
 8005e62:	4013      	ands	r3, r2
 8005e64:	d00b      	beq.n	8005e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	4a4a      	ldr	r2, [pc, #296]	; (8005f98 <UART_AdvFeatureConfig+0x144>)
 8005e6e:	4013      	ands	r3, r2
 8005e70:	0019      	movs	r1, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e82:	2202      	movs	r2, #2
 8005e84:	4013      	ands	r3, r2
 8005e86:	d00b      	beq.n	8005ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	4a43      	ldr	r2, [pc, #268]	; (8005f9c <UART_AdvFeatureConfig+0x148>)
 8005e90:	4013      	ands	r3, r2
 8005e92:	0019      	movs	r1, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	2204      	movs	r2, #4
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	d00b      	beq.n	8005ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	4a3b      	ldr	r2, [pc, #236]	; (8005fa0 <UART_AdvFeatureConfig+0x14c>)
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	0019      	movs	r1, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec6:	2208      	movs	r2, #8
 8005ec8:	4013      	ands	r3, r2
 8005eca:	d00b      	beq.n	8005ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	4a34      	ldr	r2, [pc, #208]	; (8005fa4 <UART_AdvFeatureConfig+0x150>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	0019      	movs	r1, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	2210      	movs	r2, #16
 8005eea:	4013      	ands	r3, r2
 8005eec:	d00b      	beq.n	8005f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	4a2c      	ldr	r2, [pc, #176]	; (8005fa8 <UART_AdvFeatureConfig+0x154>)
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	0019      	movs	r1, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	d00b      	beq.n	8005f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	4a25      	ldr	r2, [pc, #148]	; (8005fac <UART_AdvFeatureConfig+0x158>)
 8005f18:	4013      	ands	r3, r2
 8005f1a:	0019      	movs	r1, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	2240      	movs	r2, #64	; 0x40
 8005f2e:	4013      	ands	r3, r2
 8005f30:	d01d      	beq.n	8005f6e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	4a1d      	ldr	r2, [pc, #116]	; (8005fb0 <UART_AdvFeatureConfig+0x15c>)
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	0019      	movs	r1, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	430a      	orrs	r2, r1
 8005f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f4e:	2380      	movs	r3, #128	; 0x80
 8005f50:	035b      	lsls	r3, r3, #13
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d10b      	bne.n	8005f6e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	4a15      	ldr	r2, [pc, #84]	; (8005fb4 <UART_AdvFeatureConfig+0x160>)
 8005f5e:	4013      	ands	r3, r2
 8005f60:	0019      	movs	r1, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	2280      	movs	r2, #128	; 0x80
 8005f74:	4013      	ands	r3, r2
 8005f76:	d00b      	beq.n	8005f90 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	4a0e      	ldr	r2, [pc, #56]	; (8005fb8 <UART_AdvFeatureConfig+0x164>)
 8005f80:	4013      	ands	r3, r2
 8005f82:	0019      	movs	r1, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	605a      	str	r2, [r3, #4]
  }
}
 8005f90:	46c0      	nop			; (mov r8, r8)
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b002      	add	sp, #8
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	fffdffff 	.word	0xfffdffff
 8005f9c:	fffeffff 	.word	0xfffeffff
 8005fa0:	fffbffff 	.word	0xfffbffff
 8005fa4:	ffff7fff 	.word	0xffff7fff
 8005fa8:	ffffefff 	.word	0xffffefff
 8005fac:	ffffdfff 	.word	0xffffdfff
 8005fb0:	ffefffff 	.word	0xffefffff
 8005fb4:	ff9fffff 	.word	0xff9fffff
 8005fb8:	fff7ffff 	.word	0xfff7ffff

08005fbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b092      	sub	sp, #72	; 0x48
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2284      	movs	r2, #132	; 0x84
 8005fc8:	2100      	movs	r1, #0
 8005fca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fcc:	f7fc f936 	bl	800223c <HAL_GetTick>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2208      	movs	r2, #8
 8005fdc:	4013      	ands	r3, r2
 8005fde:	2b08      	cmp	r3, #8
 8005fe0:	d12c      	bne.n	800603c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fe4:	2280      	movs	r2, #128	; 0x80
 8005fe6:	0391      	lsls	r1, r2, #14
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	4a46      	ldr	r2, [pc, #280]	; (8006104 <UART_CheckIdleState+0x148>)
 8005fec:	9200      	str	r2, [sp, #0]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f000 f88c 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 8005ff4:	1e03      	subs	r3, r0, #0
 8005ff6:	d021      	beq.n	800603c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ffc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006000:	63bb      	str	r3, [r7, #56]	; 0x38
 8006002:	2301      	movs	r3, #1
 8006004:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006008:	f383 8810 	msr	PRIMASK, r3
}
 800600c:	46c0      	nop			; (mov r8, r8)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2180      	movs	r1, #128	; 0x80
 800601a:	438a      	bics	r2, r1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006020:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006024:	f383 8810 	msr	PRIMASK, r3
}
 8006028:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2278      	movs	r2, #120	; 0x78
 8006034:	2100      	movs	r1, #0
 8006036:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e05f      	b.n	80060fc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2204      	movs	r2, #4
 8006044:	4013      	ands	r3, r2
 8006046:	2b04      	cmp	r3, #4
 8006048:	d146      	bne.n	80060d8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800604a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800604c:	2280      	movs	r2, #128	; 0x80
 800604e:	03d1      	lsls	r1, r2, #15
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	4a2c      	ldr	r2, [pc, #176]	; (8006104 <UART_CheckIdleState+0x148>)
 8006054:	9200      	str	r2, [sp, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	f000 f858 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 800605c:	1e03      	subs	r3, r0, #0
 800605e:	d03b      	beq.n	80060d8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006060:	f3ef 8310 	mrs	r3, PRIMASK
 8006064:	60fb      	str	r3, [r7, #12]
  return(result);
 8006066:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006068:	637b      	str	r3, [r7, #52]	; 0x34
 800606a:	2301      	movs	r3, #1
 800606c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f383 8810 	msr	PRIMASK, r3
}
 8006074:	46c0      	nop			; (mov r8, r8)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4921      	ldr	r1, [pc, #132]	; (8006108 <UART_CheckIdleState+0x14c>)
 8006082:	400a      	ands	r2, r1
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006088:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f383 8810 	msr	PRIMASK, r3
}
 8006090:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006092:	f3ef 8310 	mrs	r3, PRIMASK
 8006096:	61bb      	str	r3, [r7, #24]
  return(result);
 8006098:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800609a:	633b      	str	r3, [r7, #48]	; 0x30
 800609c:	2301      	movs	r3, #1
 800609e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	f383 8810 	msr	PRIMASK, r3
}
 80060a6:	46c0      	nop			; (mov r8, r8)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689a      	ldr	r2, [r3, #8]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2101      	movs	r1, #1
 80060b4:	438a      	bics	r2, r1
 80060b6:	609a      	str	r2, [r3, #8]
 80060b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060bc:	6a3b      	ldr	r3, [r7, #32]
 80060be:	f383 8810 	msr	PRIMASK, r3
}
 80060c2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2280      	movs	r2, #128	; 0x80
 80060c8:	2120      	movs	r1, #32
 80060ca:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2278      	movs	r2, #120	; 0x78
 80060d0:	2100      	movs	r1, #0
 80060d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e011      	b.n	80060fc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2220      	movs	r2, #32
 80060dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2280      	movs	r2, #128	; 0x80
 80060e2:	2120      	movs	r1, #32
 80060e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2278      	movs	r2, #120	; 0x78
 80060f6:	2100      	movs	r1, #0
 80060f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	0018      	movs	r0, r3
 80060fe:	46bd      	mov	sp, r7
 8006100:	b010      	add	sp, #64	; 0x40
 8006102:	bd80      	pop	{r7, pc}
 8006104:	01ffffff 	.word	0x01ffffff
 8006108:	fffffedf 	.word	0xfffffedf

0800610c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	1dfb      	adds	r3, r7, #7
 800611a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800611c:	e04b      	b.n	80061b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	3301      	adds	r3, #1
 8006122:	d048      	beq.n	80061b6 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006124:	f7fc f88a 	bl	800223c <HAL_GetTick>
 8006128:	0002      	movs	r2, r0
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	429a      	cmp	r2, r3
 8006132:	d302      	bcc.n	800613a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e04b      	b.n	80061d6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2204      	movs	r2, #4
 8006146:	4013      	ands	r3, r2
 8006148:	d035      	beq.n	80061b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	2208      	movs	r2, #8
 8006152:	4013      	ands	r3, r2
 8006154:	2b08      	cmp	r3, #8
 8006156:	d111      	bne.n	800617c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2208      	movs	r2, #8
 800615e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	0018      	movs	r0, r3
 8006164:	f000 f860 	bl	8006228 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2284      	movs	r2, #132	; 0x84
 800616c:	2108      	movs	r1, #8
 800616e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2278      	movs	r2, #120	; 0x78
 8006174:	2100      	movs	r1, #0
 8006176:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e02c      	b.n	80061d6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	69da      	ldr	r2, [r3, #28]
 8006182:	2380      	movs	r3, #128	; 0x80
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	401a      	ands	r2, r3
 8006188:	2380      	movs	r3, #128	; 0x80
 800618a:	011b      	lsls	r3, r3, #4
 800618c:	429a      	cmp	r2, r3
 800618e:	d112      	bne.n	80061b6 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2280      	movs	r2, #128	; 0x80
 8006196:	0112      	lsls	r2, r2, #4
 8006198:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	0018      	movs	r0, r3
 800619e:	f000 f843 	bl	8006228 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2284      	movs	r2, #132	; 0x84
 80061a6:	2120      	movs	r1, #32
 80061a8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2278      	movs	r2, #120	; 0x78
 80061ae:	2100      	movs	r1, #0
 80061b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e00f      	b.n	80061d6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	4013      	ands	r3, r2
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	425a      	negs	r2, r3
 80061c6:	4153      	adcs	r3, r2
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	001a      	movs	r2, r3
 80061cc:	1dfb      	adds	r3, r7, #7
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d0a4      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	0018      	movs	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	b004      	add	sp, #16
 80061dc:	bd80      	pop	{r7, pc}

080061de <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b086      	sub	sp, #24
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061e6:	f3ef 8310 	mrs	r3, PRIMASK
 80061ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80061ec:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	2301      	movs	r3, #1
 80061f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f383 8810 	msr	PRIMASK, r3
}
 80061fa:	46c0      	nop			; (mov r8, r8)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	21c0      	movs	r1, #192	; 0xc0
 8006208:	438a      	bics	r2, r1
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	f383 8810 	msr	PRIMASK, r3
}
 8006216:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800621e:	46c0      	nop			; (mov r8, r8)
 8006220:	46bd      	mov	sp, r7
 8006222:	b006      	add	sp, #24
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b08e      	sub	sp, #56	; 0x38
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006230:	f3ef 8310 	mrs	r3, PRIMASK
 8006234:	617b      	str	r3, [r7, #20]
  return(result);
 8006236:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006238:	637b      	str	r3, [r7, #52]	; 0x34
 800623a:	2301      	movs	r3, #1
 800623c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	f383 8810 	msr	PRIMASK, r3
}
 8006244:	46c0      	nop			; (mov r8, r8)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4926      	ldr	r1, [pc, #152]	; (80062ec <UART_EndRxTransfer+0xc4>)
 8006252:	400a      	ands	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
 8006256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006258:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	f383 8810 	msr	PRIMASK, r3
}
 8006260:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006262:	f3ef 8310 	mrs	r3, PRIMASK
 8006266:	623b      	str	r3, [r7, #32]
  return(result);
 8006268:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800626a:	633b      	str	r3, [r7, #48]	; 0x30
 800626c:	2301      	movs	r3, #1
 800626e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006272:	f383 8810 	msr	PRIMASK, r3
}
 8006276:	46c0      	nop			; (mov r8, r8)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689a      	ldr	r2, [r3, #8]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2101      	movs	r1, #1
 8006284:	438a      	bics	r2, r1
 8006286:	609a      	str	r2, [r3, #8]
 8006288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	f383 8810 	msr	PRIMASK, r3
}
 8006292:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006298:	2b01      	cmp	r3, #1
 800629a:	d118      	bne.n	80062ce <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800629c:	f3ef 8310 	mrs	r3, PRIMASK
 80062a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80062a2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062a6:	2301      	movs	r3, #1
 80062a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f383 8810 	msr	PRIMASK, r3
}
 80062b0:	46c0      	nop			; (mov r8, r8)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2110      	movs	r1, #16
 80062be:	438a      	bics	r2, r1
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f383 8810 	msr	PRIMASK, r3
}
 80062cc:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2280      	movs	r2, #128	; 0x80
 80062d2:	2120      	movs	r1, #32
 80062d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b00e      	add	sp, #56	; 0x38
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	fffffedf 	.word	0xfffffedf

080062f0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08c      	sub	sp, #48	; 0x30
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	2b20      	cmp	r3, #32
 8006304:	d035      	beq.n	8006372 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	2252      	movs	r2, #82	; 0x52
 800630a:	2100      	movs	r1, #0
 800630c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800630e:	f3ef 8310 	mrs	r3, PRIMASK
 8006312:	60fb      	str	r3, [r7, #12]
  return(result);
 8006314:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006316:	62bb      	str	r3, [r7, #40]	; 0x28
 8006318:	2301      	movs	r3, #1
 800631a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f383 8810 	msr	PRIMASK, r3
}
 8006322:	46c0      	nop			; (mov r8, r8)
 8006324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2180      	movs	r1, #128	; 0x80
 8006330:	438a      	bics	r2, r1
 8006332:	609a      	str	r2, [r3, #8]
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f383 8810 	msr	PRIMASK, r3
}
 800633e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006340:	f3ef 8310 	mrs	r3, PRIMASK
 8006344:	61bb      	str	r3, [r7, #24]
  return(result);
 8006346:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006348:	627b      	str	r3, [r7, #36]	; 0x24
 800634a:	2301      	movs	r3, #1
 800634c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	f383 8810 	msr	PRIMASK, r3
}
 8006354:	46c0      	nop			; (mov r8, r8)
 8006356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2140      	movs	r1, #64	; 0x40
 8006362:	430a      	orrs	r2, r1
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006368:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	f383 8810 	msr	PRIMASK, r3
}
 8006370:	e004      	b.n	800637c <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8006372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006374:	0018      	movs	r0, r3
 8006376:	f7fb fc9f 	bl	8001cb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	46c0      	nop			; (mov r8, r8)
 800637e:	46bd      	mov	sp, r7
 8006380:	b00c      	add	sp, #48	; 0x30
 8006382:	bd80      	pop	{r7, pc}

08006384 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006390:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	0018      	movs	r0, r3
 8006396:	f7ff fc19 	bl	8005bcc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	46bd      	mov	sp, r7
 800639e:	b004      	add	sp, #16
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80063a2:	b580      	push	{r7, lr}
 80063a4:	b086      	sub	sp, #24
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ae:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063b4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	2280      	movs	r2, #128	; 0x80
 80063ba:	589b      	ldr	r3, [r3, r2]
 80063bc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	2280      	movs	r2, #128	; 0x80
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b80      	cmp	r3, #128	; 0x80
 80063ca:	d10a      	bne.n	80063e2 <UART_DMAError+0x40>
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	2b21      	cmp	r3, #33	; 0x21
 80063d0:	d107      	bne.n	80063e2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2252      	movs	r2, #82	; 0x52
 80063d6:	2100      	movs	r1, #0
 80063d8:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	0018      	movs	r0, r3
 80063de:	f7ff fefe 	bl	80061de <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2240      	movs	r2, #64	; 0x40
 80063ea:	4013      	ands	r3, r2
 80063ec:	2b40      	cmp	r3, #64	; 0x40
 80063ee:	d10a      	bne.n	8006406 <UART_DMAError+0x64>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2b22      	cmp	r3, #34	; 0x22
 80063f4:	d107      	bne.n	8006406 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	225a      	movs	r2, #90	; 0x5a
 80063fa:	2100      	movs	r1, #0
 80063fc:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	0018      	movs	r0, r3
 8006402:	f7ff ff11 	bl	8006228 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2284      	movs	r2, #132	; 0x84
 800640a:	589b      	ldr	r3, [r3, r2]
 800640c:	2210      	movs	r2, #16
 800640e:	431a      	orrs	r2, r3
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	2184      	movs	r1, #132	; 0x84
 8006414:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	0018      	movs	r0, r3
 800641a:	f7ff fbdf 	bl	8005bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800641e:	46c0      	nop			; (mov r8, r8)
 8006420:	46bd      	mov	sp, r7
 8006422:	b006      	add	sp, #24
 8006424:	bd80      	pop	{r7, pc}

08006426 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	225a      	movs	r2, #90	; 0x5a
 8006438:	2100      	movs	r1, #0
 800643a:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2252      	movs	r2, #82	; 0x52
 8006440:	2100      	movs	r1, #0
 8006442:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	0018      	movs	r0, r3
 8006448:	f7ff fbc8 	bl	8005bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800644c:	46c0      	nop			; (mov r8, r8)
 800644e:	46bd      	mov	sp, r7
 8006450:	b004      	add	sp, #16
 8006452:	bd80      	pop	{r7, pc}

08006454 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800645c:	f3ef 8310 	mrs	r3, PRIMASK
 8006460:	60bb      	str	r3, [r7, #8]
  return(result);
 8006462:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	2301      	movs	r3, #1
 8006468:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f383 8810 	msr	PRIMASK, r3
}
 8006470:	46c0      	nop			; (mov r8, r8)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2140      	movs	r1, #64	; 0x40
 800647e:	438a      	bics	r2, r1
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	f383 8810 	msr	PRIMASK, r3
}
 800648c:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2220      	movs	r2, #32
 8006492:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	0018      	movs	r0, r3
 800649e:	f7fb fc0b 	bl	8001cb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064a2:	46c0      	nop			; (mov r8, r8)
 80064a4:	46bd      	mov	sp, r7
 80064a6:	b006      	add	sp, #24
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <siprintf>:
 80064ac:	b40e      	push	{r1, r2, r3}
 80064ae:	b500      	push	{lr}
 80064b0:	490b      	ldr	r1, [pc, #44]	; (80064e0 <siprintf+0x34>)
 80064b2:	b09c      	sub	sp, #112	; 0x70
 80064b4:	ab1d      	add	r3, sp, #116	; 0x74
 80064b6:	9002      	str	r0, [sp, #8]
 80064b8:	9006      	str	r0, [sp, #24]
 80064ba:	9107      	str	r1, [sp, #28]
 80064bc:	9104      	str	r1, [sp, #16]
 80064be:	4809      	ldr	r0, [pc, #36]	; (80064e4 <siprintf+0x38>)
 80064c0:	4909      	ldr	r1, [pc, #36]	; (80064e8 <siprintf+0x3c>)
 80064c2:	cb04      	ldmia	r3!, {r2}
 80064c4:	9105      	str	r1, [sp, #20]
 80064c6:	6800      	ldr	r0, [r0, #0]
 80064c8:	a902      	add	r1, sp, #8
 80064ca:	9301      	str	r3, [sp, #4]
 80064cc:	f000 f9a2 	bl	8006814 <_svfiprintf_r>
 80064d0:	2200      	movs	r2, #0
 80064d2:	9b02      	ldr	r3, [sp, #8]
 80064d4:	701a      	strb	r2, [r3, #0]
 80064d6:	b01c      	add	sp, #112	; 0x70
 80064d8:	bc08      	pop	{r3}
 80064da:	b003      	add	sp, #12
 80064dc:	4718      	bx	r3
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	7fffffff 	.word	0x7fffffff
 80064e4:	2000005c 	.word	0x2000005c
 80064e8:	ffff0208 	.word	0xffff0208

080064ec <memset>:
 80064ec:	0003      	movs	r3, r0
 80064ee:	1882      	adds	r2, r0, r2
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d100      	bne.n	80064f6 <memset+0xa>
 80064f4:	4770      	bx	lr
 80064f6:	7019      	strb	r1, [r3, #0]
 80064f8:	3301      	adds	r3, #1
 80064fa:	e7f9      	b.n	80064f0 <memset+0x4>

080064fc <__errno>:
 80064fc:	4b01      	ldr	r3, [pc, #4]	; (8006504 <__errno+0x8>)
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	4770      	bx	lr
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	2000005c 	.word	0x2000005c

08006508 <__libc_init_array>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	2600      	movs	r6, #0
 800650c:	4c0c      	ldr	r4, [pc, #48]	; (8006540 <__libc_init_array+0x38>)
 800650e:	4d0d      	ldr	r5, [pc, #52]	; (8006544 <__libc_init_array+0x3c>)
 8006510:	1b64      	subs	r4, r4, r5
 8006512:	10a4      	asrs	r4, r4, #2
 8006514:	42a6      	cmp	r6, r4
 8006516:	d109      	bne.n	800652c <__libc_init_array+0x24>
 8006518:	2600      	movs	r6, #0
 800651a:	f000 fc6d 	bl	8006df8 <_init>
 800651e:	4c0a      	ldr	r4, [pc, #40]	; (8006548 <__libc_init_array+0x40>)
 8006520:	4d0a      	ldr	r5, [pc, #40]	; (800654c <__libc_init_array+0x44>)
 8006522:	1b64      	subs	r4, r4, r5
 8006524:	10a4      	asrs	r4, r4, #2
 8006526:	42a6      	cmp	r6, r4
 8006528:	d105      	bne.n	8006536 <__libc_init_array+0x2e>
 800652a:	bd70      	pop	{r4, r5, r6, pc}
 800652c:	00b3      	lsls	r3, r6, #2
 800652e:	58eb      	ldr	r3, [r5, r3]
 8006530:	4798      	blx	r3
 8006532:	3601      	adds	r6, #1
 8006534:	e7ee      	b.n	8006514 <__libc_init_array+0xc>
 8006536:	00b3      	lsls	r3, r6, #2
 8006538:	58eb      	ldr	r3, [r5, r3]
 800653a:	4798      	blx	r3
 800653c:	3601      	adds	r6, #1
 800653e:	e7f2      	b.n	8006526 <__libc_init_array+0x1e>
 8006540:	08006f00 	.word	0x08006f00
 8006544:	08006f00 	.word	0x08006f00
 8006548:	08006f04 	.word	0x08006f04
 800654c:	08006f00 	.word	0x08006f00

08006550 <__retarget_lock_acquire_recursive>:
 8006550:	4770      	bx	lr

08006552 <__retarget_lock_release_recursive>:
 8006552:	4770      	bx	lr

08006554 <_free_r>:
 8006554:	b570      	push	{r4, r5, r6, lr}
 8006556:	0005      	movs	r5, r0
 8006558:	2900      	cmp	r1, #0
 800655a:	d010      	beq.n	800657e <_free_r+0x2a>
 800655c:	1f0c      	subs	r4, r1, #4
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	da00      	bge.n	8006566 <_free_r+0x12>
 8006564:	18e4      	adds	r4, r4, r3
 8006566:	0028      	movs	r0, r5
 8006568:	f000 f8e2 	bl	8006730 <__malloc_lock>
 800656c:	4a1d      	ldr	r2, [pc, #116]	; (80065e4 <_free_r+0x90>)
 800656e:	6813      	ldr	r3, [r2, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d105      	bne.n	8006580 <_free_r+0x2c>
 8006574:	6063      	str	r3, [r4, #4]
 8006576:	6014      	str	r4, [r2, #0]
 8006578:	0028      	movs	r0, r5
 800657a:	f000 f8e1 	bl	8006740 <__malloc_unlock>
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	42a3      	cmp	r3, r4
 8006582:	d908      	bls.n	8006596 <_free_r+0x42>
 8006584:	6820      	ldr	r0, [r4, #0]
 8006586:	1821      	adds	r1, r4, r0
 8006588:	428b      	cmp	r3, r1
 800658a:	d1f3      	bne.n	8006574 <_free_r+0x20>
 800658c:	6819      	ldr	r1, [r3, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	1809      	adds	r1, r1, r0
 8006592:	6021      	str	r1, [r4, #0]
 8006594:	e7ee      	b.n	8006574 <_free_r+0x20>
 8006596:	001a      	movs	r2, r3
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <_free_r+0x4e>
 800659e:	42a3      	cmp	r3, r4
 80065a0:	d9f9      	bls.n	8006596 <_free_r+0x42>
 80065a2:	6811      	ldr	r1, [r2, #0]
 80065a4:	1850      	adds	r0, r2, r1
 80065a6:	42a0      	cmp	r0, r4
 80065a8:	d10b      	bne.n	80065c2 <_free_r+0x6e>
 80065aa:	6820      	ldr	r0, [r4, #0]
 80065ac:	1809      	adds	r1, r1, r0
 80065ae:	1850      	adds	r0, r2, r1
 80065b0:	6011      	str	r1, [r2, #0]
 80065b2:	4283      	cmp	r3, r0
 80065b4:	d1e0      	bne.n	8006578 <_free_r+0x24>
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	1841      	adds	r1, r0, r1
 80065bc:	6011      	str	r1, [r2, #0]
 80065be:	6053      	str	r3, [r2, #4]
 80065c0:	e7da      	b.n	8006578 <_free_r+0x24>
 80065c2:	42a0      	cmp	r0, r4
 80065c4:	d902      	bls.n	80065cc <_free_r+0x78>
 80065c6:	230c      	movs	r3, #12
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	e7d5      	b.n	8006578 <_free_r+0x24>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	1821      	adds	r1, r4, r0
 80065d0:	428b      	cmp	r3, r1
 80065d2:	d103      	bne.n	80065dc <_free_r+0x88>
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	1809      	adds	r1, r1, r0
 80065da:	6021      	str	r1, [r4, #0]
 80065dc:	6063      	str	r3, [r4, #4]
 80065de:	6054      	str	r4, [r2, #4]
 80065e0:	e7ca      	b.n	8006578 <_free_r+0x24>
 80065e2:	46c0      	nop			; (mov r8, r8)
 80065e4:	200004d0 	.word	0x200004d0

080065e8 <sbrk_aligned>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	4e0f      	ldr	r6, [pc, #60]	; (8006628 <sbrk_aligned+0x40>)
 80065ec:	000d      	movs	r5, r1
 80065ee:	6831      	ldr	r1, [r6, #0]
 80065f0:	0004      	movs	r4, r0
 80065f2:	2900      	cmp	r1, #0
 80065f4:	d102      	bne.n	80065fc <sbrk_aligned+0x14>
 80065f6:	f000 fba1 	bl	8006d3c <_sbrk_r>
 80065fa:	6030      	str	r0, [r6, #0]
 80065fc:	0029      	movs	r1, r5
 80065fe:	0020      	movs	r0, r4
 8006600:	f000 fb9c 	bl	8006d3c <_sbrk_r>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d00a      	beq.n	800661e <sbrk_aligned+0x36>
 8006608:	2303      	movs	r3, #3
 800660a:	1cc5      	adds	r5, r0, #3
 800660c:	439d      	bics	r5, r3
 800660e:	42a8      	cmp	r0, r5
 8006610:	d007      	beq.n	8006622 <sbrk_aligned+0x3a>
 8006612:	1a29      	subs	r1, r5, r0
 8006614:	0020      	movs	r0, r4
 8006616:	f000 fb91 	bl	8006d3c <_sbrk_r>
 800661a:	3001      	adds	r0, #1
 800661c:	d101      	bne.n	8006622 <sbrk_aligned+0x3a>
 800661e:	2501      	movs	r5, #1
 8006620:	426d      	negs	r5, r5
 8006622:	0028      	movs	r0, r5
 8006624:	bd70      	pop	{r4, r5, r6, pc}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	200004d4 	.word	0x200004d4

0800662c <_malloc_r>:
 800662c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800662e:	2203      	movs	r2, #3
 8006630:	1ccb      	adds	r3, r1, #3
 8006632:	4393      	bics	r3, r2
 8006634:	3308      	adds	r3, #8
 8006636:	0006      	movs	r6, r0
 8006638:	001f      	movs	r7, r3
 800663a:	2b0c      	cmp	r3, #12
 800663c:	d238      	bcs.n	80066b0 <_malloc_r+0x84>
 800663e:	270c      	movs	r7, #12
 8006640:	42b9      	cmp	r1, r7
 8006642:	d837      	bhi.n	80066b4 <_malloc_r+0x88>
 8006644:	0030      	movs	r0, r6
 8006646:	f000 f873 	bl	8006730 <__malloc_lock>
 800664a:	4b38      	ldr	r3, [pc, #224]	; (800672c <_malloc_r+0x100>)
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	001c      	movs	r4, r3
 8006652:	2c00      	cmp	r4, #0
 8006654:	d133      	bne.n	80066be <_malloc_r+0x92>
 8006656:	0039      	movs	r1, r7
 8006658:	0030      	movs	r0, r6
 800665a:	f7ff ffc5 	bl	80065e8 <sbrk_aligned>
 800665e:	0004      	movs	r4, r0
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d15e      	bne.n	8006722 <_malloc_r+0xf6>
 8006664:	9b00      	ldr	r3, [sp, #0]
 8006666:	681c      	ldr	r4, [r3, #0]
 8006668:	0025      	movs	r5, r4
 800666a:	2d00      	cmp	r5, #0
 800666c:	d14e      	bne.n	800670c <_malloc_r+0xe0>
 800666e:	2c00      	cmp	r4, #0
 8006670:	d051      	beq.n	8006716 <_malloc_r+0xea>
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	0029      	movs	r1, r5
 8006676:	18e3      	adds	r3, r4, r3
 8006678:	0030      	movs	r0, r6
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	f000 fb5e 	bl	8006d3c <_sbrk_r>
 8006680:	9b01      	ldr	r3, [sp, #4]
 8006682:	4283      	cmp	r3, r0
 8006684:	d147      	bne.n	8006716 <_malloc_r+0xea>
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	0030      	movs	r0, r6
 800668a:	1aff      	subs	r7, r7, r3
 800668c:	0039      	movs	r1, r7
 800668e:	f7ff ffab 	bl	80065e8 <sbrk_aligned>
 8006692:	3001      	adds	r0, #1
 8006694:	d03f      	beq.n	8006716 <_malloc_r+0xea>
 8006696:	6823      	ldr	r3, [r4, #0]
 8006698:	19db      	adds	r3, r3, r7
 800669a:	6023      	str	r3, [r4, #0]
 800669c:	9b00      	ldr	r3, [sp, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d040      	beq.n	8006726 <_malloc_r+0xfa>
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	42a2      	cmp	r2, r4
 80066a8:	d133      	bne.n	8006712 <_malloc_r+0xe6>
 80066aa:	2200      	movs	r2, #0
 80066ac:	605a      	str	r2, [r3, #4]
 80066ae:	e014      	b.n	80066da <_malloc_r+0xae>
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	dac5      	bge.n	8006640 <_malloc_r+0x14>
 80066b4:	230c      	movs	r3, #12
 80066b6:	2500      	movs	r5, #0
 80066b8:	6033      	str	r3, [r6, #0]
 80066ba:	0028      	movs	r0, r5
 80066bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066be:	6821      	ldr	r1, [r4, #0]
 80066c0:	1bc9      	subs	r1, r1, r7
 80066c2:	d420      	bmi.n	8006706 <_malloc_r+0xda>
 80066c4:	290b      	cmp	r1, #11
 80066c6:	d918      	bls.n	80066fa <_malloc_r+0xce>
 80066c8:	19e2      	adds	r2, r4, r7
 80066ca:	6027      	str	r7, [r4, #0]
 80066cc:	42a3      	cmp	r3, r4
 80066ce:	d112      	bne.n	80066f6 <_malloc_r+0xca>
 80066d0:	9b00      	ldr	r3, [sp, #0]
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	6863      	ldr	r3, [r4, #4]
 80066d6:	6011      	str	r1, [r2, #0]
 80066d8:	6053      	str	r3, [r2, #4]
 80066da:	0030      	movs	r0, r6
 80066dc:	0025      	movs	r5, r4
 80066de:	f000 f82f 	bl	8006740 <__malloc_unlock>
 80066e2:	2207      	movs	r2, #7
 80066e4:	350b      	adds	r5, #11
 80066e6:	1d23      	adds	r3, r4, #4
 80066e8:	4395      	bics	r5, r2
 80066ea:	1aea      	subs	r2, r5, r3
 80066ec:	429d      	cmp	r5, r3
 80066ee:	d0e4      	beq.n	80066ba <_malloc_r+0x8e>
 80066f0:	1b5b      	subs	r3, r3, r5
 80066f2:	50a3      	str	r3, [r4, r2]
 80066f4:	e7e1      	b.n	80066ba <_malloc_r+0x8e>
 80066f6:	605a      	str	r2, [r3, #4]
 80066f8:	e7ec      	b.n	80066d4 <_malloc_r+0xa8>
 80066fa:	6862      	ldr	r2, [r4, #4]
 80066fc:	42a3      	cmp	r3, r4
 80066fe:	d1d5      	bne.n	80066ac <_malloc_r+0x80>
 8006700:	9b00      	ldr	r3, [sp, #0]
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	e7e9      	b.n	80066da <_malloc_r+0xae>
 8006706:	0023      	movs	r3, r4
 8006708:	6864      	ldr	r4, [r4, #4]
 800670a:	e7a2      	b.n	8006652 <_malloc_r+0x26>
 800670c:	002c      	movs	r4, r5
 800670e:	686d      	ldr	r5, [r5, #4]
 8006710:	e7ab      	b.n	800666a <_malloc_r+0x3e>
 8006712:	0013      	movs	r3, r2
 8006714:	e7c4      	b.n	80066a0 <_malloc_r+0x74>
 8006716:	230c      	movs	r3, #12
 8006718:	0030      	movs	r0, r6
 800671a:	6033      	str	r3, [r6, #0]
 800671c:	f000 f810 	bl	8006740 <__malloc_unlock>
 8006720:	e7cb      	b.n	80066ba <_malloc_r+0x8e>
 8006722:	6027      	str	r7, [r4, #0]
 8006724:	e7d9      	b.n	80066da <_malloc_r+0xae>
 8006726:	605b      	str	r3, [r3, #4]
 8006728:	deff      	udf	#255	; 0xff
 800672a:	46c0      	nop			; (mov r8, r8)
 800672c:	200004d0 	.word	0x200004d0

08006730 <__malloc_lock>:
 8006730:	b510      	push	{r4, lr}
 8006732:	4802      	ldr	r0, [pc, #8]	; (800673c <__malloc_lock+0xc>)
 8006734:	f7ff ff0c 	bl	8006550 <__retarget_lock_acquire_recursive>
 8006738:	bd10      	pop	{r4, pc}
 800673a:	46c0      	nop			; (mov r8, r8)
 800673c:	200004cc 	.word	0x200004cc

08006740 <__malloc_unlock>:
 8006740:	b510      	push	{r4, lr}
 8006742:	4802      	ldr	r0, [pc, #8]	; (800674c <__malloc_unlock+0xc>)
 8006744:	f7ff ff05 	bl	8006552 <__retarget_lock_release_recursive>
 8006748:	bd10      	pop	{r4, pc}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	200004cc 	.word	0x200004cc

08006750 <__ssputs_r>:
 8006750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006752:	b085      	sub	sp, #20
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	9203      	str	r2, [sp, #12]
 8006758:	688e      	ldr	r6, [r1, #8]
 800675a:	9a01      	ldr	r2, [sp, #4]
 800675c:	0007      	movs	r7, r0
 800675e:	000c      	movs	r4, r1
 8006760:	680b      	ldr	r3, [r1, #0]
 8006762:	4296      	cmp	r6, r2
 8006764:	d831      	bhi.n	80067ca <__ssputs_r+0x7a>
 8006766:	898a      	ldrh	r2, [r1, #12]
 8006768:	2190      	movs	r1, #144	; 0x90
 800676a:	00c9      	lsls	r1, r1, #3
 800676c:	420a      	tst	r2, r1
 800676e:	d029      	beq.n	80067c4 <__ssputs_r+0x74>
 8006770:	2003      	movs	r0, #3
 8006772:	6921      	ldr	r1, [r4, #16]
 8006774:	1a5b      	subs	r3, r3, r1
 8006776:	9302      	str	r3, [sp, #8]
 8006778:	6963      	ldr	r3, [r4, #20]
 800677a:	4343      	muls	r3, r0
 800677c:	0fdd      	lsrs	r5, r3, #31
 800677e:	18ed      	adds	r5, r5, r3
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	9802      	ldr	r0, [sp, #8]
 8006784:	3301      	adds	r3, #1
 8006786:	181b      	adds	r3, r3, r0
 8006788:	106d      	asrs	r5, r5, #1
 800678a:	42ab      	cmp	r3, r5
 800678c:	d900      	bls.n	8006790 <__ssputs_r+0x40>
 800678e:	001d      	movs	r5, r3
 8006790:	0552      	lsls	r2, r2, #21
 8006792:	d529      	bpl.n	80067e8 <__ssputs_r+0x98>
 8006794:	0029      	movs	r1, r5
 8006796:	0038      	movs	r0, r7
 8006798:	f7ff ff48 	bl	800662c <_malloc_r>
 800679c:	1e06      	subs	r6, r0, #0
 800679e:	d02d      	beq.n	80067fc <__ssputs_r+0xac>
 80067a0:	9a02      	ldr	r2, [sp, #8]
 80067a2:	6921      	ldr	r1, [r4, #16]
 80067a4:	f000 fae7 	bl	8006d76 <memcpy>
 80067a8:	89a2      	ldrh	r2, [r4, #12]
 80067aa:	4b19      	ldr	r3, [pc, #100]	; (8006810 <__ssputs_r+0xc0>)
 80067ac:	401a      	ands	r2, r3
 80067ae:	2380      	movs	r3, #128	; 0x80
 80067b0:	4313      	orrs	r3, r2
 80067b2:	81a3      	strh	r3, [r4, #12]
 80067b4:	9b02      	ldr	r3, [sp, #8]
 80067b6:	6126      	str	r6, [r4, #16]
 80067b8:	18f6      	adds	r6, r6, r3
 80067ba:	6026      	str	r6, [r4, #0]
 80067bc:	6165      	str	r5, [r4, #20]
 80067be:	9e01      	ldr	r6, [sp, #4]
 80067c0:	1aed      	subs	r5, r5, r3
 80067c2:	60a5      	str	r5, [r4, #8]
 80067c4:	9b01      	ldr	r3, [sp, #4]
 80067c6:	429e      	cmp	r6, r3
 80067c8:	d900      	bls.n	80067cc <__ssputs_r+0x7c>
 80067ca:	9e01      	ldr	r6, [sp, #4]
 80067cc:	0032      	movs	r2, r6
 80067ce:	9903      	ldr	r1, [sp, #12]
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	f000 fa9f 	bl	8006d14 <memmove>
 80067d6:	2000      	movs	r0, #0
 80067d8:	68a3      	ldr	r3, [r4, #8]
 80067da:	1b9b      	subs	r3, r3, r6
 80067dc:	60a3      	str	r3, [r4, #8]
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	199b      	adds	r3, r3, r6
 80067e2:	6023      	str	r3, [r4, #0]
 80067e4:	b005      	add	sp, #20
 80067e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e8:	002a      	movs	r2, r5
 80067ea:	0038      	movs	r0, r7
 80067ec:	f000 facc 	bl	8006d88 <_realloc_r>
 80067f0:	1e06      	subs	r6, r0, #0
 80067f2:	d1df      	bne.n	80067b4 <__ssputs_r+0x64>
 80067f4:	0038      	movs	r0, r7
 80067f6:	6921      	ldr	r1, [r4, #16]
 80067f8:	f7ff feac 	bl	8006554 <_free_r>
 80067fc:	230c      	movs	r3, #12
 80067fe:	2001      	movs	r0, #1
 8006800:	603b      	str	r3, [r7, #0]
 8006802:	89a2      	ldrh	r2, [r4, #12]
 8006804:	3334      	adds	r3, #52	; 0x34
 8006806:	4313      	orrs	r3, r2
 8006808:	81a3      	strh	r3, [r4, #12]
 800680a:	4240      	negs	r0, r0
 800680c:	e7ea      	b.n	80067e4 <__ssputs_r+0x94>
 800680e:	46c0      	nop			; (mov r8, r8)
 8006810:	fffffb7f 	.word	0xfffffb7f

08006814 <_svfiprintf_r>:
 8006814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006816:	b0a1      	sub	sp, #132	; 0x84
 8006818:	9003      	str	r0, [sp, #12]
 800681a:	001d      	movs	r5, r3
 800681c:	898b      	ldrh	r3, [r1, #12]
 800681e:	000f      	movs	r7, r1
 8006820:	0016      	movs	r6, r2
 8006822:	061b      	lsls	r3, r3, #24
 8006824:	d511      	bpl.n	800684a <_svfiprintf_r+0x36>
 8006826:	690b      	ldr	r3, [r1, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10e      	bne.n	800684a <_svfiprintf_r+0x36>
 800682c:	2140      	movs	r1, #64	; 0x40
 800682e:	f7ff fefd 	bl	800662c <_malloc_r>
 8006832:	6038      	str	r0, [r7, #0]
 8006834:	6138      	str	r0, [r7, #16]
 8006836:	2800      	cmp	r0, #0
 8006838:	d105      	bne.n	8006846 <_svfiprintf_r+0x32>
 800683a:	230c      	movs	r3, #12
 800683c:	9a03      	ldr	r2, [sp, #12]
 800683e:	3801      	subs	r0, #1
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	b021      	add	sp, #132	; 0x84
 8006844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006846:	2340      	movs	r3, #64	; 0x40
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	2300      	movs	r3, #0
 800684c:	ac08      	add	r4, sp, #32
 800684e:	6163      	str	r3, [r4, #20]
 8006850:	3320      	adds	r3, #32
 8006852:	7663      	strb	r3, [r4, #25]
 8006854:	3310      	adds	r3, #16
 8006856:	76a3      	strb	r3, [r4, #26]
 8006858:	9507      	str	r5, [sp, #28]
 800685a:	0035      	movs	r5, r6
 800685c:	782b      	ldrb	r3, [r5, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <_svfiprintf_r+0x52>
 8006862:	2b25      	cmp	r3, #37	; 0x25
 8006864:	d148      	bne.n	80068f8 <_svfiprintf_r+0xe4>
 8006866:	1bab      	subs	r3, r5, r6
 8006868:	9305      	str	r3, [sp, #20]
 800686a:	42b5      	cmp	r5, r6
 800686c:	d00b      	beq.n	8006886 <_svfiprintf_r+0x72>
 800686e:	0032      	movs	r2, r6
 8006870:	0039      	movs	r1, r7
 8006872:	9803      	ldr	r0, [sp, #12]
 8006874:	f7ff ff6c 	bl	8006750 <__ssputs_r>
 8006878:	3001      	adds	r0, #1
 800687a:	d100      	bne.n	800687e <_svfiprintf_r+0x6a>
 800687c:	e0af      	b.n	80069de <_svfiprintf_r+0x1ca>
 800687e:	6963      	ldr	r3, [r4, #20]
 8006880:	9a05      	ldr	r2, [sp, #20]
 8006882:	189b      	adds	r3, r3, r2
 8006884:	6163      	str	r3, [r4, #20]
 8006886:	782b      	ldrb	r3, [r5, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d100      	bne.n	800688e <_svfiprintf_r+0x7a>
 800688c:	e0a7      	b.n	80069de <_svfiprintf_r+0x1ca>
 800688e:	2201      	movs	r2, #1
 8006890:	2300      	movs	r3, #0
 8006892:	4252      	negs	r2, r2
 8006894:	6062      	str	r2, [r4, #4]
 8006896:	a904      	add	r1, sp, #16
 8006898:	3254      	adds	r2, #84	; 0x54
 800689a:	1852      	adds	r2, r2, r1
 800689c:	1c6e      	adds	r6, r5, #1
 800689e:	6023      	str	r3, [r4, #0]
 80068a0:	60e3      	str	r3, [r4, #12]
 80068a2:	60a3      	str	r3, [r4, #8]
 80068a4:	7013      	strb	r3, [r2, #0]
 80068a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80068a8:	4b55      	ldr	r3, [pc, #340]	; (8006a00 <_svfiprintf_r+0x1ec>)
 80068aa:	2205      	movs	r2, #5
 80068ac:	0018      	movs	r0, r3
 80068ae:	7831      	ldrb	r1, [r6, #0]
 80068b0:	9305      	str	r3, [sp, #20]
 80068b2:	f000 fa55 	bl	8006d60 <memchr>
 80068b6:	1c75      	adds	r5, r6, #1
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d11f      	bne.n	80068fc <_svfiprintf_r+0xe8>
 80068bc:	6822      	ldr	r2, [r4, #0]
 80068be:	06d3      	lsls	r3, r2, #27
 80068c0:	d504      	bpl.n	80068cc <_svfiprintf_r+0xb8>
 80068c2:	2353      	movs	r3, #83	; 0x53
 80068c4:	a904      	add	r1, sp, #16
 80068c6:	185b      	adds	r3, r3, r1
 80068c8:	2120      	movs	r1, #32
 80068ca:	7019      	strb	r1, [r3, #0]
 80068cc:	0713      	lsls	r3, r2, #28
 80068ce:	d504      	bpl.n	80068da <_svfiprintf_r+0xc6>
 80068d0:	2353      	movs	r3, #83	; 0x53
 80068d2:	a904      	add	r1, sp, #16
 80068d4:	185b      	adds	r3, r3, r1
 80068d6:	212b      	movs	r1, #43	; 0x2b
 80068d8:	7019      	strb	r1, [r3, #0]
 80068da:	7833      	ldrb	r3, [r6, #0]
 80068dc:	2b2a      	cmp	r3, #42	; 0x2a
 80068de:	d016      	beq.n	800690e <_svfiprintf_r+0xfa>
 80068e0:	0035      	movs	r5, r6
 80068e2:	2100      	movs	r1, #0
 80068e4:	200a      	movs	r0, #10
 80068e6:	68e3      	ldr	r3, [r4, #12]
 80068e8:	782a      	ldrb	r2, [r5, #0]
 80068ea:	1c6e      	adds	r6, r5, #1
 80068ec:	3a30      	subs	r2, #48	; 0x30
 80068ee:	2a09      	cmp	r2, #9
 80068f0:	d94e      	bls.n	8006990 <_svfiprintf_r+0x17c>
 80068f2:	2900      	cmp	r1, #0
 80068f4:	d111      	bne.n	800691a <_svfiprintf_r+0x106>
 80068f6:	e017      	b.n	8006928 <_svfiprintf_r+0x114>
 80068f8:	3501      	adds	r5, #1
 80068fa:	e7af      	b.n	800685c <_svfiprintf_r+0x48>
 80068fc:	9b05      	ldr	r3, [sp, #20]
 80068fe:	6822      	ldr	r2, [r4, #0]
 8006900:	1ac0      	subs	r0, r0, r3
 8006902:	2301      	movs	r3, #1
 8006904:	4083      	lsls	r3, r0
 8006906:	4313      	orrs	r3, r2
 8006908:	002e      	movs	r6, r5
 800690a:	6023      	str	r3, [r4, #0]
 800690c:	e7cc      	b.n	80068a8 <_svfiprintf_r+0x94>
 800690e:	9b07      	ldr	r3, [sp, #28]
 8006910:	1d19      	adds	r1, r3, #4
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	9107      	str	r1, [sp, #28]
 8006916:	2b00      	cmp	r3, #0
 8006918:	db01      	blt.n	800691e <_svfiprintf_r+0x10a>
 800691a:	930b      	str	r3, [sp, #44]	; 0x2c
 800691c:	e004      	b.n	8006928 <_svfiprintf_r+0x114>
 800691e:	425b      	negs	r3, r3
 8006920:	60e3      	str	r3, [r4, #12]
 8006922:	2302      	movs	r3, #2
 8006924:	4313      	orrs	r3, r2
 8006926:	6023      	str	r3, [r4, #0]
 8006928:	782b      	ldrb	r3, [r5, #0]
 800692a:	2b2e      	cmp	r3, #46	; 0x2e
 800692c:	d10a      	bne.n	8006944 <_svfiprintf_r+0x130>
 800692e:	786b      	ldrb	r3, [r5, #1]
 8006930:	2b2a      	cmp	r3, #42	; 0x2a
 8006932:	d135      	bne.n	80069a0 <_svfiprintf_r+0x18c>
 8006934:	9b07      	ldr	r3, [sp, #28]
 8006936:	3502      	adds	r5, #2
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	9207      	str	r2, [sp, #28]
 800693e:	2b00      	cmp	r3, #0
 8006940:	db2b      	blt.n	800699a <_svfiprintf_r+0x186>
 8006942:	9309      	str	r3, [sp, #36]	; 0x24
 8006944:	4e2f      	ldr	r6, [pc, #188]	; (8006a04 <_svfiprintf_r+0x1f0>)
 8006946:	2203      	movs	r2, #3
 8006948:	0030      	movs	r0, r6
 800694a:	7829      	ldrb	r1, [r5, #0]
 800694c:	f000 fa08 	bl	8006d60 <memchr>
 8006950:	2800      	cmp	r0, #0
 8006952:	d006      	beq.n	8006962 <_svfiprintf_r+0x14e>
 8006954:	2340      	movs	r3, #64	; 0x40
 8006956:	1b80      	subs	r0, r0, r6
 8006958:	4083      	lsls	r3, r0
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	3501      	adds	r5, #1
 800695e:	4313      	orrs	r3, r2
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	7829      	ldrb	r1, [r5, #0]
 8006964:	2206      	movs	r2, #6
 8006966:	4828      	ldr	r0, [pc, #160]	; (8006a08 <_svfiprintf_r+0x1f4>)
 8006968:	1c6e      	adds	r6, r5, #1
 800696a:	7621      	strb	r1, [r4, #24]
 800696c:	f000 f9f8 	bl	8006d60 <memchr>
 8006970:	2800      	cmp	r0, #0
 8006972:	d03c      	beq.n	80069ee <_svfiprintf_r+0x1da>
 8006974:	4b25      	ldr	r3, [pc, #148]	; (8006a0c <_svfiprintf_r+0x1f8>)
 8006976:	2b00      	cmp	r3, #0
 8006978:	d125      	bne.n	80069c6 <_svfiprintf_r+0x1b2>
 800697a:	2207      	movs	r2, #7
 800697c:	9b07      	ldr	r3, [sp, #28]
 800697e:	3307      	adds	r3, #7
 8006980:	4393      	bics	r3, r2
 8006982:	3308      	adds	r3, #8
 8006984:	9307      	str	r3, [sp, #28]
 8006986:	6963      	ldr	r3, [r4, #20]
 8006988:	9a04      	ldr	r2, [sp, #16]
 800698a:	189b      	adds	r3, r3, r2
 800698c:	6163      	str	r3, [r4, #20]
 800698e:	e764      	b.n	800685a <_svfiprintf_r+0x46>
 8006990:	4343      	muls	r3, r0
 8006992:	0035      	movs	r5, r6
 8006994:	2101      	movs	r1, #1
 8006996:	189b      	adds	r3, r3, r2
 8006998:	e7a6      	b.n	80068e8 <_svfiprintf_r+0xd4>
 800699a:	2301      	movs	r3, #1
 800699c:	425b      	negs	r3, r3
 800699e:	e7d0      	b.n	8006942 <_svfiprintf_r+0x12e>
 80069a0:	2300      	movs	r3, #0
 80069a2:	200a      	movs	r0, #10
 80069a4:	001a      	movs	r2, r3
 80069a6:	3501      	adds	r5, #1
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	7829      	ldrb	r1, [r5, #0]
 80069ac:	1c6e      	adds	r6, r5, #1
 80069ae:	3930      	subs	r1, #48	; 0x30
 80069b0:	2909      	cmp	r1, #9
 80069b2:	d903      	bls.n	80069bc <_svfiprintf_r+0x1a8>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0c5      	beq.n	8006944 <_svfiprintf_r+0x130>
 80069b8:	9209      	str	r2, [sp, #36]	; 0x24
 80069ba:	e7c3      	b.n	8006944 <_svfiprintf_r+0x130>
 80069bc:	4342      	muls	r2, r0
 80069be:	0035      	movs	r5, r6
 80069c0:	2301      	movs	r3, #1
 80069c2:	1852      	adds	r2, r2, r1
 80069c4:	e7f1      	b.n	80069aa <_svfiprintf_r+0x196>
 80069c6:	aa07      	add	r2, sp, #28
 80069c8:	9200      	str	r2, [sp, #0]
 80069ca:	0021      	movs	r1, r4
 80069cc:	003a      	movs	r2, r7
 80069ce:	4b10      	ldr	r3, [pc, #64]	; (8006a10 <_svfiprintf_r+0x1fc>)
 80069d0:	9803      	ldr	r0, [sp, #12]
 80069d2:	e000      	b.n	80069d6 <_svfiprintf_r+0x1c2>
 80069d4:	bf00      	nop
 80069d6:	9004      	str	r0, [sp, #16]
 80069d8:	9b04      	ldr	r3, [sp, #16]
 80069da:	3301      	adds	r3, #1
 80069dc:	d1d3      	bne.n	8006986 <_svfiprintf_r+0x172>
 80069de:	89bb      	ldrh	r3, [r7, #12]
 80069e0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80069e2:	065b      	lsls	r3, r3, #25
 80069e4:	d400      	bmi.n	80069e8 <_svfiprintf_r+0x1d4>
 80069e6:	e72c      	b.n	8006842 <_svfiprintf_r+0x2e>
 80069e8:	2001      	movs	r0, #1
 80069ea:	4240      	negs	r0, r0
 80069ec:	e729      	b.n	8006842 <_svfiprintf_r+0x2e>
 80069ee:	aa07      	add	r2, sp, #28
 80069f0:	9200      	str	r2, [sp, #0]
 80069f2:	0021      	movs	r1, r4
 80069f4:	003a      	movs	r2, r7
 80069f6:	4b06      	ldr	r3, [pc, #24]	; (8006a10 <_svfiprintf_r+0x1fc>)
 80069f8:	9803      	ldr	r0, [sp, #12]
 80069fa:	f000 f87b 	bl	8006af4 <_printf_i>
 80069fe:	e7ea      	b.n	80069d6 <_svfiprintf_r+0x1c2>
 8006a00:	08006ecc 	.word	0x08006ecc
 8006a04:	08006ed2 	.word	0x08006ed2
 8006a08:	08006ed6 	.word	0x08006ed6
 8006a0c:	00000000 	.word	0x00000000
 8006a10:	08006751 	.word	0x08006751

08006a14 <_printf_common>:
 8006a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a16:	0016      	movs	r6, r2
 8006a18:	9301      	str	r3, [sp, #4]
 8006a1a:	688a      	ldr	r2, [r1, #8]
 8006a1c:	690b      	ldr	r3, [r1, #16]
 8006a1e:	000c      	movs	r4, r1
 8006a20:	9000      	str	r0, [sp, #0]
 8006a22:	4293      	cmp	r3, r2
 8006a24:	da00      	bge.n	8006a28 <_printf_common+0x14>
 8006a26:	0013      	movs	r3, r2
 8006a28:	0022      	movs	r2, r4
 8006a2a:	6033      	str	r3, [r6, #0]
 8006a2c:	3243      	adds	r2, #67	; 0x43
 8006a2e:	7812      	ldrb	r2, [r2, #0]
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d001      	beq.n	8006a38 <_printf_common+0x24>
 8006a34:	3301      	adds	r3, #1
 8006a36:	6033      	str	r3, [r6, #0]
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	069b      	lsls	r3, r3, #26
 8006a3c:	d502      	bpl.n	8006a44 <_printf_common+0x30>
 8006a3e:	6833      	ldr	r3, [r6, #0]
 8006a40:	3302      	adds	r3, #2
 8006a42:	6033      	str	r3, [r6, #0]
 8006a44:	6822      	ldr	r2, [r4, #0]
 8006a46:	2306      	movs	r3, #6
 8006a48:	0015      	movs	r5, r2
 8006a4a:	401d      	ands	r5, r3
 8006a4c:	421a      	tst	r2, r3
 8006a4e:	d027      	beq.n	8006aa0 <_printf_common+0x8c>
 8006a50:	0023      	movs	r3, r4
 8006a52:	3343      	adds	r3, #67	; 0x43
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	1e5a      	subs	r2, r3, #1
 8006a58:	4193      	sbcs	r3, r2
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	0692      	lsls	r2, r2, #26
 8006a5e:	d430      	bmi.n	8006ac2 <_printf_common+0xae>
 8006a60:	0022      	movs	r2, r4
 8006a62:	9901      	ldr	r1, [sp, #4]
 8006a64:	9800      	ldr	r0, [sp, #0]
 8006a66:	9d08      	ldr	r5, [sp, #32]
 8006a68:	3243      	adds	r2, #67	; 0x43
 8006a6a:	47a8      	blx	r5
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d025      	beq.n	8006abc <_printf_common+0xa8>
 8006a70:	2206      	movs	r2, #6
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	2500      	movs	r5, #0
 8006a76:	4013      	ands	r3, r2
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	d105      	bne.n	8006a88 <_printf_common+0x74>
 8006a7c:	6833      	ldr	r3, [r6, #0]
 8006a7e:	68e5      	ldr	r5, [r4, #12]
 8006a80:	1aed      	subs	r5, r5, r3
 8006a82:	43eb      	mvns	r3, r5
 8006a84:	17db      	asrs	r3, r3, #31
 8006a86:	401d      	ands	r5, r3
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	6922      	ldr	r2, [r4, #16]
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	dd01      	ble.n	8006a94 <_printf_common+0x80>
 8006a90:	1a9b      	subs	r3, r3, r2
 8006a92:	18ed      	adds	r5, r5, r3
 8006a94:	2600      	movs	r6, #0
 8006a96:	42b5      	cmp	r5, r6
 8006a98:	d120      	bne.n	8006adc <_printf_common+0xc8>
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	e010      	b.n	8006ac0 <_printf_common+0xac>
 8006a9e:	3501      	adds	r5, #1
 8006aa0:	68e3      	ldr	r3, [r4, #12]
 8006aa2:	6832      	ldr	r2, [r6, #0]
 8006aa4:	1a9b      	subs	r3, r3, r2
 8006aa6:	42ab      	cmp	r3, r5
 8006aa8:	ddd2      	ble.n	8006a50 <_printf_common+0x3c>
 8006aaa:	0022      	movs	r2, r4
 8006aac:	2301      	movs	r3, #1
 8006aae:	9901      	ldr	r1, [sp, #4]
 8006ab0:	9800      	ldr	r0, [sp, #0]
 8006ab2:	9f08      	ldr	r7, [sp, #32]
 8006ab4:	3219      	adds	r2, #25
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d1f0      	bne.n	8006a9e <_printf_common+0x8a>
 8006abc:	2001      	movs	r0, #1
 8006abe:	4240      	negs	r0, r0
 8006ac0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ac2:	2030      	movs	r0, #48	; 0x30
 8006ac4:	18e1      	adds	r1, r4, r3
 8006ac6:	3143      	adds	r1, #67	; 0x43
 8006ac8:	7008      	strb	r0, [r1, #0]
 8006aca:	0021      	movs	r1, r4
 8006acc:	1c5a      	adds	r2, r3, #1
 8006ace:	3145      	adds	r1, #69	; 0x45
 8006ad0:	7809      	ldrb	r1, [r1, #0]
 8006ad2:	18a2      	adds	r2, r4, r2
 8006ad4:	3243      	adds	r2, #67	; 0x43
 8006ad6:	3302      	adds	r3, #2
 8006ad8:	7011      	strb	r1, [r2, #0]
 8006ada:	e7c1      	b.n	8006a60 <_printf_common+0x4c>
 8006adc:	0022      	movs	r2, r4
 8006ade:	2301      	movs	r3, #1
 8006ae0:	9901      	ldr	r1, [sp, #4]
 8006ae2:	9800      	ldr	r0, [sp, #0]
 8006ae4:	9f08      	ldr	r7, [sp, #32]
 8006ae6:	321a      	adds	r2, #26
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	d0e6      	beq.n	8006abc <_printf_common+0xa8>
 8006aee:	3601      	adds	r6, #1
 8006af0:	e7d1      	b.n	8006a96 <_printf_common+0x82>
	...

08006af4 <_printf_i>:
 8006af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006af6:	b08b      	sub	sp, #44	; 0x2c
 8006af8:	9206      	str	r2, [sp, #24]
 8006afa:	000a      	movs	r2, r1
 8006afc:	3243      	adds	r2, #67	; 0x43
 8006afe:	9307      	str	r3, [sp, #28]
 8006b00:	9005      	str	r0, [sp, #20]
 8006b02:	9204      	str	r2, [sp, #16]
 8006b04:	7e0a      	ldrb	r2, [r1, #24]
 8006b06:	000c      	movs	r4, r1
 8006b08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b0a:	2a78      	cmp	r2, #120	; 0x78
 8006b0c:	d809      	bhi.n	8006b22 <_printf_i+0x2e>
 8006b0e:	2a62      	cmp	r2, #98	; 0x62
 8006b10:	d80b      	bhi.n	8006b2a <_printf_i+0x36>
 8006b12:	2a00      	cmp	r2, #0
 8006b14:	d100      	bne.n	8006b18 <_printf_i+0x24>
 8006b16:	e0be      	b.n	8006c96 <_printf_i+0x1a2>
 8006b18:	497c      	ldr	r1, [pc, #496]	; (8006d0c <_printf_i+0x218>)
 8006b1a:	9103      	str	r1, [sp, #12]
 8006b1c:	2a58      	cmp	r2, #88	; 0x58
 8006b1e:	d100      	bne.n	8006b22 <_printf_i+0x2e>
 8006b20:	e093      	b.n	8006c4a <_printf_i+0x156>
 8006b22:	0026      	movs	r6, r4
 8006b24:	3642      	adds	r6, #66	; 0x42
 8006b26:	7032      	strb	r2, [r6, #0]
 8006b28:	e022      	b.n	8006b70 <_printf_i+0x7c>
 8006b2a:	0010      	movs	r0, r2
 8006b2c:	3863      	subs	r0, #99	; 0x63
 8006b2e:	2815      	cmp	r0, #21
 8006b30:	d8f7      	bhi.n	8006b22 <_printf_i+0x2e>
 8006b32:	f7f9 fae9 	bl	8000108 <__gnu_thumb1_case_shi>
 8006b36:	0016      	.short	0x0016
 8006b38:	fff6001f 	.word	0xfff6001f
 8006b3c:	fff6fff6 	.word	0xfff6fff6
 8006b40:	001ffff6 	.word	0x001ffff6
 8006b44:	fff6fff6 	.word	0xfff6fff6
 8006b48:	fff6fff6 	.word	0xfff6fff6
 8006b4c:	003600a3 	.word	0x003600a3
 8006b50:	fff60083 	.word	0xfff60083
 8006b54:	00b4fff6 	.word	0x00b4fff6
 8006b58:	0036fff6 	.word	0x0036fff6
 8006b5c:	fff6fff6 	.word	0xfff6fff6
 8006b60:	0087      	.short	0x0087
 8006b62:	0026      	movs	r6, r4
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	3642      	adds	r6, #66	; 0x42
 8006b68:	1d11      	adds	r1, r2, #4
 8006b6a:	6019      	str	r1, [r3, #0]
 8006b6c:	6813      	ldr	r3, [r2, #0]
 8006b6e:	7033      	strb	r3, [r6, #0]
 8006b70:	2301      	movs	r3, #1
 8006b72:	e0a2      	b.n	8006cba <_printf_i+0x1c6>
 8006b74:	6818      	ldr	r0, [r3, #0]
 8006b76:	6809      	ldr	r1, [r1, #0]
 8006b78:	1d02      	adds	r2, r0, #4
 8006b7a:	060d      	lsls	r5, r1, #24
 8006b7c:	d50b      	bpl.n	8006b96 <_printf_i+0xa2>
 8006b7e:	6805      	ldr	r5, [r0, #0]
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	2d00      	cmp	r5, #0
 8006b84:	da03      	bge.n	8006b8e <_printf_i+0x9a>
 8006b86:	232d      	movs	r3, #45	; 0x2d
 8006b88:	9a04      	ldr	r2, [sp, #16]
 8006b8a:	426d      	negs	r5, r5
 8006b8c:	7013      	strb	r3, [r2, #0]
 8006b8e:	4b5f      	ldr	r3, [pc, #380]	; (8006d0c <_printf_i+0x218>)
 8006b90:	270a      	movs	r7, #10
 8006b92:	9303      	str	r3, [sp, #12]
 8006b94:	e01b      	b.n	8006bce <_printf_i+0xda>
 8006b96:	6805      	ldr	r5, [r0, #0]
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	0649      	lsls	r1, r1, #25
 8006b9c:	d5f1      	bpl.n	8006b82 <_printf_i+0x8e>
 8006b9e:	b22d      	sxth	r5, r5
 8006ba0:	e7ef      	b.n	8006b82 <_printf_i+0x8e>
 8006ba2:	680d      	ldr	r5, [r1, #0]
 8006ba4:	6819      	ldr	r1, [r3, #0]
 8006ba6:	1d08      	adds	r0, r1, #4
 8006ba8:	6018      	str	r0, [r3, #0]
 8006baa:	062e      	lsls	r6, r5, #24
 8006bac:	d501      	bpl.n	8006bb2 <_printf_i+0xbe>
 8006bae:	680d      	ldr	r5, [r1, #0]
 8006bb0:	e003      	b.n	8006bba <_printf_i+0xc6>
 8006bb2:	066d      	lsls	r5, r5, #25
 8006bb4:	d5fb      	bpl.n	8006bae <_printf_i+0xba>
 8006bb6:	680d      	ldr	r5, [r1, #0]
 8006bb8:	b2ad      	uxth	r5, r5
 8006bba:	4b54      	ldr	r3, [pc, #336]	; (8006d0c <_printf_i+0x218>)
 8006bbc:	2708      	movs	r7, #8
 8006bbe:	9303      	str	r3, [sp, #12]
 8006bc0:	2a6f      	cmp	r2, #111	; 0x6f
 8006bc2:	d000      	beq.n	8006bc6 <_printf_i+0xd2>
 8006bc4:	3702      	adds	r7, #2
 8006bc6:	0023      	movs	r3, r4
 8006bc8:	2200      	movs	r2, #0
 8006bca:	3343      	adds	r3, #67	; 0x43
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	6863      	ldr	r3, [r4, #4]
 8006bd0:	60a3      	str	r3, [r4, #8]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	db03      	blt.n	8006bde <_printf_i+0xea>
 8006bd6:	2104      	movs	r1, #4
 8006bd8:	6822      	ldr	r2, [r4, #0]
 8006bda:	438a      	bics	r2, r1
 8006bdc:	6022      	str	r2, [r4, #0]
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	d102      	bne.n	8006be8 <_printf_i+0xf4>
 8006be2:	9e04      	ldr	r6, [sp, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00c      	beq.n	8006c02 <_printf_i+0x10e>
 8006be8:	9e04      	ldr	r6, [sp, #16]
 8006bea:	0028      	movs	r0, r5
 8006bec:	0039      	movs	r1, r7
 8006bee:	f7f9 fb1b 	bl	8000228 <__aeabi_uidivmod>
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	3e01      	subs	r6, #1
 8006bf6:	5c5b      	ldrb	r3, [r3, r1]
 8006bf8:	7033      	strb	r3, [r6, #0]
 8006bfa:	002b      	movs	r3, r5
 8006bfc:	0005      	movs	r5, r0
 8006bfe:	429f      	cmp	r7, r3
 8006c00:	d9f3      	bls.n	8006bea <_printf_i+0xf6>
 8006c02:	2f08      	cmp	r7, #8
 8006c04:	d109      	bne.n	8006c1a <_printf_i+0x126>
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	07db      	lsls	r3, r3, #31
 8006c0a:	d506      	bpl.n	8006c1a <_printf_i+0x126>
 8006c0c:	6862      	ldr	r2, [r4, #4]
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	dc02      	bgt.n	8006c1a <_printf_i+0x126>
 8006c14:	2330      	movs	r3, #48	; 0x30
 8006c16:	3e01      	subs	r6, #1
 8006c18:	7033      	strb	r3, [r6, #0]
 8006c1a:	9b04      	ldr	r3, [sp, #16]
 8006c1c:	1b9b      	subs	r3, r3, r6
 8006c1e:	6123      	str	r3, [r4, #16]
 8006c20:	9b07      	ldr	r3, [sp, #28]
 8006c22:	0021      	movs	r1, r4
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	9805      	ldr	r0, [sp, #20]
 8006c28:	9b06      	ldr	r3, [sp, #24]
 8006c2a:	aa09      	add	r2, sp, #36	; 0x24
 8006c2c:	f7ff fef2 	bl	8006a14 <_printf_common>
 8006c30:	3001      	adds	r0, #1
 8006c32:	d147      	bne.n	8006cc4 <_printf_i+0x1d0>
 8006c34:	2001      	movs	r0, #1
 8006c36:	4240      	negs	r0, r0
 8006c38:	b00b      	add	sp, #44	; 0x2c
 8006c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c3c:	2220      	movs	r2, #32
 8006c3e:	6809      	ldr	r1, [r1, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	6022      	str	r2, [r4, #0]
 8006c44:	2278      	movs	r2, #120	; 0x78
 8006c46:	4932      	ldr	r1, [pc, #200]	; (8006d10 <_printf_i+0x21c>)
 8006c48:	9103      	str	r1, [sp, #12]
 8006c4a:	0021      	movs	r1, r4
 8006c4c:	3145      	adds	r1, #69	; 0x45
 8006c4e:	700a      	strb	r2, [r1, #0]
 8006c50:	6819      	ldr	r1, [r3, #0]
 8006c52:	6822      	ldr	r2, [r4, #0]
 8006c54:	c920      	ldmia	r1!, {r5}
 8006c56:	0610      	lsls	r0, r2, #24
 8006c58:	d402      	bmi.n	8006c60 <_printf_i+0x16c>
 8006c5a:	0650      	lsls	r0, r2, #25
 8006c5c:	d500      	bpl.n	8006c60 <_printf_i+0x16c>
 8006c5e:	b2ad      	uxth	r5, r5
 8006c60:	6019      	str	r1, [r3, #0]
 8006c62:	07d3      	lsls	r3, r2, #31
 8006c64:	d502      	bpl.n	8006c6c <_printf_i+0x178>
 8006c66:	2320      	movs	r3, #32
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	6023      	str	r3, [r4, #0]
 8006c6c:	2710      	movs	r7, #16
 8006c6e:	2d00      	cmp	r5, #0
 8006c70:	d1a9      	bne.n	8006bc6 <_printf_i+0xd2>
 8006c72:	2220      	movs	r2, #32
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	4393      	bics	r3, r2
 8006c78:	6023      	str	r3, [r4, #0]
 8006c7a:	e7a4      	b.n	8006bc6 <_printf_i+0xd2>
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	680d      	ldr	r5, [r1, #0]
 8006c80:	1d10      	adds	r0, r2, #4
 8006c82:	6949      	ldr	r1, [r1, #20]
 8006c84:	6018      	str	r0, [r3, #0]
 8006c86:	6813      	ldr	r3, [r2, #0]
 8006c88:	062e      	lsls	r6, r5, #24
 8006c8a:	d501      	bpl.n	8006c90 <_printf_i+0x19c>
 8006c8c:	6019      	str	r1, [r3, #0]
 8006c8e:	e002      	b.n	8006c96 <_printf_i+0x1a2>
 8006c90:	066d      	lsls	r5, r5, #25
 8006c92:	d5fb      	bpl.n	8006c8c <_printf_i+0x198>
 8006c94:	8019      	strh	r1, [r3, #0]
 8006c96:	2300      	movs	r3, #0
 8006c98:	9e04      	ldr	r6, [sp, #16]
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	e7c0      	b.n	8006c20 <_printf_i+0x12c>
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	1d11      	adds	r1, r2, #4
 8006ca2:	6019      	str	r1, [r3, #0]
 8006ca4:	6816      	ldr	r6, [r2, #0]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	0030      	movs	r0, r6
 8006caa:	6862      	ldr	r2, [r4, #4]
 8006cac:	f000 f858 	bl	8006d60 <memchr>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d001      	beq.n	8006cb8 <_printf_i+0x1c4>
 8006cb4:	1b80      	subs	r0, r0, r6
 8006cb6:	6060      	str	r0, [r4, #4]
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	6123      	str	r3, [r4, #16]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9a04      	ldr	r2, [sp, #16]
 8006cc0:	7013      	strb	r3, [r2, #0]
 8006cc2:	e7ad      	b.n	8006c20 <_printf_i+0x12c>
 8006cc4:	0032      	movs	r2, r6
 8006cc6:	6923      	ldr	r3, [r4, #16]
 8006cc8:	9906      	ldr	r1, [sp, #24]
 8006cca:	9805      	ldr	r0, [sp, #20]
 8006ccc:	9d07      	ldr	r5, [sp, #28]
 8006cce:	47a8      	blx	r5
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	d0af      	beq.n	8006c34 <_printf_i+0x140>
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	079b      	lsls	r3, r3, #30
 8006cd8:	d415      	bmi.n	8006d06 <_printf_i+0x212>
 8006cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cdc:	68e0      	ldr	r0, [r4, #12]
 8006cde:	4298      	cmp	r0, r3
 8006ce0:	daaa      	bge.n	8006c38 <_printf_i+0x144>
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	e7a8      	b.n	8006c38 <_printf_i+0x144>
 8006ce6:	0022      	movs	r2, r4
 8006ce8:	2301      	movs	r3, #1
 8006cea:	9906      	ldr	r1, [sp, #24]
 8006cec:	9805      	ldr	r0, [sp, #20]
 8006cee:	9e07      	ldr	r6, [sp, #28]
 8006cf0:	3219      	adds	r2, #25
 8006cf2:	47b0      	blx	r6
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d09d      	beq.n	8006c34 <_printf_i+0x140>
 8006cf8:	3501      	adds	r5, #1
 8006cfa:	68e3      	ldr	r3, [r4, #12]
 8006cfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cfe:	1a9b      	subs	r3, r3, r2
 8006d00:	42ab      	cmp	r3, r5
 8006d02:	dcf0      	bgt.n	8006ce6 <_printf_i+0x1f2>
 8006d04:	e7e9      	b.n	8006cda <_printf_i+0x1e6>
 8006d06:	2500      	movs	r5, #0
 8006d08:	e7f7      	b.n	8006cfa <_printf_i+0x206>
 8006d0a:	46c0      	nop			; (mov r8, r8)
 8006d0c:	08006edd 	.word	0x08006edd
 8006d10:	08006eee 	.word	0x08006eee

08006d14 <memmove>:
 8006d14:	b510      	push	{r4, lr}
 8006d16:	4288      	cmp	r0, r1
 8006d18:	d902      	bls.n	8006d20 <memmove+0xc>
 8006d1a:	188b      	adds	r3, r1, r2
 8006d1c:	4298      	cmp	r0, r3
 8006d1e:	d303      	bcc.n	8006d28 <memmove+0x14>
 8006d20:	2300      	movs	r3, #0
 8006d22:	e007      	b.n	8006d34 <memmove+0x20>
 8006d24:	5c8b      	ldrb	r3, [r1, r2]
 8006d26:	5483      	strb	r3, [r0, r2]
 8006d28:	3a01      	subs	r2, #1
 8006d2a:	d2fb      	bcs.n	8006d24 <memmove+0x10>
 8006d2c:	bd10      	pop	{r4, pc}
 8006d2e:	5ccc      	ldrb	r4, [r1, r3]
 8006d30:	54c4      	strb	r4, [r0, r3]
 8006d32:	3301      	adds	r3, #1
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d1fa      	bne.n	8006d2e <memmove+0x1a>
 8006d38:	e7f8      	b.n	8006d2c <memmove+0x18>
	...

08006d3c <_sbrk_r>:
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	b570      	push	{r4, r5, r6, lr}
 8006d40:	4d06      	ldr	r5, [pc, #24]	; (8006d5c <_sbrk_r+0x20>)
 8006d42:	0004      	movs	r4, r0
 8006d44:	0008      	movs	r0, r1
 8006d46:	602b      	str	r3, [r5, #0]
 8006d48:	f7fb f9b8 	bl	80020bc <_sbrk>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d103      	bne.n	8006d58 <_sbrk_r+0x1c>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d000      	beq.n	8006d58 <_sbrk_r+0x1c>
 8006d56:	6023      	str	r3, [r4, #0]
 8006d58:	bd70      	pop	{r4, r5, r6, pc}
 8006d5a:	46c0      	nop			; (mov r8, r8)
 8006d5c:	200004c8 	.word	0x200004c8

08006d60 <memchr>:
 8006d60:	b2c9      	uxtb	r1, r1
 8006d62:	1882      	adds	r2, r0, r2
 8006d64:	4290      	cmp	r0, r2
 8006d66:	d101      	bne.n	8006d6c <memchr+0xc>
 8006d68:	2000      	movs	r0, #0
 8006d6a:	4770      	bx	lr
 8006d6c:	7803      	ldrb	r3, [r0, #0]
 8006d6e:	428b      	cmp	r3, r1
 8006d70:	d0fb      	beq.n	8006d6a <memchr+0xa>
 8006d72:	3001      	adds	r0, #1
 8006d74:	e7f6      	b.n	8006d64 <memchr+0x4>

08006d76 <memcpy>:
 8006d76:	2300      	movs	r3, #0
 8006d78:	b510      	push	{r4, lr}
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d100      	bne.n	8006d80 <memcpy+0xa>
 8006d7e:	bd10      	pop	{r4, pc}
 8006d80:	5ccc      	ldrb	r4, [r1, r3]
 8006d82:	54c4      	strb	r4, [r0, r3]
 8006d84:	3301      	adds	r3, #1
 8006d86:	e7f8      	b.n	8006d7a <memcpy+0x4>

08006d88 <_realloc_r>:
 8006d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d8a:	0007      	movs	r7, r0
 8006d8c:	000e      	movs	r6, r1
 8006d8e:	0014      	movs	r4, r2
 8006d90:	2900      	cmp	r1, #0
 8006d92:	d105      	bne.n	8006da0 <_realloc_r+0x18>
 8006d94:	0011      	movs	r1, r2
 8006d96:	f7ff fc49 	bl	800662c <_malloc_r>
 8006d9a:	0005      	movs	r5, r0
 8006d9c:	0028      	movs	r0, r5
 8006d9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	d103      	bne.n	8006dac <_realloc_r+0x24>
 8006da4:	f7ff fbd6 	bl	8006554 <_free_r>
 8006da8:	0025      	movs	r5, r4
 8006daa:	e7f7      	b.n	8006d9c <_realloc_r+0x14>
 8006dac:	f000 f81b 	bl	8006de6 <_malloc_usable_size_r>
 8006db0:	9001      	str	r0, [sp, #4]
 8006db2:	4284      	cmp	r4, r0
 8006db4:	d803      	bhi.n	8006dbe <_realloc_r+0x36>
 8006db6:	0035      	movs	r5, r6
 8006db8:	0843      	lsrs	r3, r0, #1
 8006dba:	42a3      	cmp	r3, r4
 8006dbc:	d3ee      	bcc.n	8006d9c <_realloc_r+0x14>
 8006dbe:	0021      	movs	r1, r4
 8006dc0:	0038      	movs	r0, r7
 8006dc2:	f7ff fc33 	bl	800662c <_malloc_r>
 8006dc6:	1e05      	subs	r5, r0, #0
 8006dc8:	d0e8      	beq.n	8006d9c <_realloc_r+0x14>
 8006dca:	9b01      	ldr	r3, [sp, #4]
 8006dcc:	0022      	movs	r2, r4
 8006dce:	429c      	cmp	r4, r3
 8006dd0:	d900      	bls.n	8006dd4 <_realloc_r+0x4c>
 8006dd2:	001a      	movs	r2, r3
 8006dd4:	0031      	movs	r1, r6
 8006dd6:	0028      	movs	r0, r5
 8006dd8:	f7ff ffcd 	bl	8006d76 <memcpy>
 8006ddc:	0031      	movs	r1, r6
 8006dde:	0038      	movs	r0, r7
 8006de0:	f7ff fbb8 	bl	8006554 <_free_r>
 8006de4:	e7da      	b.n	8006d9c <_realloc_r+0x14>

08006de6 <_malloc_usable_size_r>:
 8006de6:	1f0b      	subs	r3, r1, #4
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	1f18      	subs	r0, r3, #4
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	da01      	bge.n	8006df4 <_malloc_usable_size_r+0xe>
 8006df0:	580b      	ldr	r3, [r1, r0]
 8006df2:	18c0      	adds	r0, r0, r3
 8006df4:	4770      	bx	lr
	...

08006df8 <_init>:
 8006df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfa:	46c0      	nop			; (mov r8, r8)
 8006dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dfe:	bc08      	pop	{r3}
 8006e00:	469e      	mov	lr, r3
 8006e02:	4770      	bx	lr

08006e04 <_fini>:
 8006e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e06:	46c0      	nop			; (mov r8, r8)
 8006e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e0a:	bc08      	pop	{r3}
 8006e0c:	469e      	mov	lr, r3
 8006e0e:	4770      	bx	lr
