// Seed: 3094650360
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2 = 1;
  assign module_1.id_20 = 0;
  wire  id_3 = id_3;
  uwire id_4 = (id_1), id_5 = 1, id_6 = id_1, id_7 = (id_4);
  wor   id_8 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd96,
    parameter id_7  = 32'd75
) (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    input wire id_5,
    output tri1 id_6,
    output uwire _id_7,
    input uwire id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12
    , id_24,
    output uwire id_13,
    output supply1 id_14,
    output tri1 id_15[id_16 : id_7],
    input wor _id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input tri0 id_22
);
  logic id_25;
  ;
  module_0 modCall_1 (id_25);
  logic id_26, id_27;
endmodule
