<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="part1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu_IPCore.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_IPCore.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_IPCore.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_IPCore.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_IPCore.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu_IPCore.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_IPCore.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu_IPCore.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu_IPCore.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu_IPCore.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_IPCore.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu_IPCore.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_IPCore.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_IPCore.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu_IPCore.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu_IPCore.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu_IPCore.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu_IPCore.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_IPCore.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu_IPCore_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_IPCore_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_IPCore_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_IPCore_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu_IPCore_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_IPCore_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_IPCore_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu_IPCore_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu_IPCore_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_IPCore_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_IPCore_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu_IPCore_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu_IPCore_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_IPCore_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712295339" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295339" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4048829086203054580" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295339" xil_pn:in_ck="-6769225967482957131" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8045003170714328342" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Addition_Subtraction.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Addition_Subtraction.v"/>
      <outfile xil_pn:name="ipcore_dir/Multiplication.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Multiplication.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295339" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2433151146926903398" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295339" xil_pn:in_ck="1760073162703481459" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-470298230647405499" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295339" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2101341622187857376" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295348" xil_pn:in_ck="5311012782353864563" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6055960136955166899" xil_pn:start_ts="1712295339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_IPCore.lso"/>
      <outfile xil_pn:name="alu_IPCore.ngc"/>
      <outfile xil_pn:name="alu_IPCore.ngr"/>
      <outfile xil_pn:name="alu_IPCore.prj"/>
      <outfile xil_pn:name="alu_IPCore.stx"/>
      <outfile xil_pn:name="alu_IPCore.syr"/>
      <outfile xil_pn:name="alu_IPCore.xst"/>
      <outfile xil_pn:name="alu_IPCore_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712295348" xil_pn:in_ck="4755689536646469" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767104430880564549" xil_pn:start_ts="1712295348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295354" xil_pn:in_ck="5691327397908930975" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7589618271207805633" xil_pn:start_ts="1712295348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu_IPCore.bld"/>
      <outfile xil_pn:name="alu_IPCore.ngd"/>
      <outfile xil_pn:name="alu_IPCore_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712295402" xil_pn:in_ck="-39157244886148721" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="4125496531959015145" xil_pn:start_ts="1712295354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu_IPCore.pcf"/>
      <outfile xil_pn:name="alu_IPCore_map.map"/>
      <outfile xil_pn:name="alu_IPCore_map.mrp"/>
      <outfile xil_pn:name="alu_IPCore_map.ncd"/>
      <outfile xil_pn:name="alu_IPCore_map.ngm"/>
      <outfile xil_pn:name="alu_IPCore_map.xrpt"/>
      <outfile xil_pn:name="alu_IPCore_summary.xml"/>
      <outfile xil_pn:name="alu_IPCore_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712295452" xil_pn:in_ck="607351065436745960" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-1045558837770552960" xil_pn:start_ts="1712295402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu_IPCore.ncd"/>
      <outfile xil_pn:name="alu_IPCore.pad"/>
      <outfile xil_pn:name="alu_IPCore.par"/>
      <outfile xil_pn:name="alu_IPCore.ptwx"/>
      <outfile xil_pn:name="alu_IPCore.unroutes"/>
      <outfile xil_pn:name="alu_IPCore.xpi"/>
      <outfile xil_pn:name="alu_IPCore_pad.csv"/>
      <outfile xil_pn:name="alu_IPCore_pad.txt"/>
      <outfile xil_pn:name="alu_IPCore_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712335628" xil_pn:in_ck="-8914387113309673658" xil_pn:name="TRAN_XPower_virtex6" xil_pn:prop_ck="-6466296427045857004" xil_pn:start_ts="1712335627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712295452" xil_pn:in_ck="-241325670941055989" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1712295438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu_IPCore.twr"/>
      <outfile xil_pn:name="alu_IPCore.twx"/>
    </transform>
  </transforms>

</generated_project>
