#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  6 09:18:23 2020
# Process ID: 11016
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_adv7511
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11720 E:\FPGA_DEMO\zedboard\hdmi_adv7511\hdmi.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_adv7511/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_adv7511\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.820 ; gain = 0.000
update_compile_order -fileset sources_1
ERROR: [Common 17-69] Command failed: Port 'clk_out74_25' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/Xilinx/Vivado/2020.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_out74_25' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out74_25} CONFIG.CLK_OUT2_PORT {clk_out74_25} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {74.25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {11.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.CLKOUT1_JITTER {123.264} CONFIG.CLKOUT1_PHASE_ERROR {87.466} CONFIG.CLKOUT2_JITTER {123.264} CONFIG.CLKOUT2_PHASE_ERROR {87.466} CONFIG.CLKOUT3_JITTER {116.618} CONFIG.CLKOUT3_PHASE_ERROR {87.466}] [get_ips clk_wiz_0]
ERROR: [Common 17-69] Command failed: Port 'clk_out74_25' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/Xilinx/Vivado/2020.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_out74_25' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
INFO: [IP_Flow 19-3438] Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out74_25} CONFIG.CLK_OUT2_PORT {clk_out74_25} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {74.25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {11.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.CLKOUT1_JITTER {123.264} CONFIG.CLKOUT1_PHASE_ERROR {87.466} CONFIG.CLKOUT2_JITTER {123.264} CONFIG.CLKOUT2_PHASE_ERROR {87.466} CONFIG.CLKOUT3_JITTER {116.618} CONFIG.CLKOUT3_PHASE_ERROR {87.466}] [get_ips clk_wiz_0]'
0
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out74_25} CONFIG.CLK_OUT2_PORT {clk_out74_25_90} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {74.25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {11.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.CLKOUT1_JITTER {123.264} CONFIG.CLKOUT1_PHASE_ERROR {87.466} CONFIG.CLKOUT2_JITTER {123.264} CONFIG.CLKOUT2_PHASE_ERROR {87.466} CONFIG.CLKOUT3_JITTER {116.618} CONFIG.CLKOUT3_PHASE_ERROR {87.466}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = e57be1a5778ba2f6; cache size = 17.827 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
INFO: [Project 1-386] Moving file 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov  6 10:00:56 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:00:56 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov  6 10:12:26 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:12:26 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = e57be1a5778ba2f6; cache size = 17.827 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Nov  6 10:15:28 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:15:28 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property generate_synth_checkpoint false [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:18:06 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:18:06 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out74} CONFIG.CLK_OUT2_PORT {clk_out74_90}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:23:57 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:23:57 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:28:52 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:31:12 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:31:12 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:33:16 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:33:17 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Nov  6 10:36:47 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov  6 10:37:33 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Nov  6 10:38:55 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:40:32 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:40:32 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:46:53 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 10:52:42 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 10:52:42 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.828 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.348 ; gain = 606.520
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov  6 14:25:23 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2897.953 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Nov  6 14:27:07 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov  6 14:27:59 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 14:29:34 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {50400} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
generate_target {instantiation_template} [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.031 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
[Fri Nov  6 14:35:17 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 14:48:29 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 14:48:29 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3117.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 3759.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 3759.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3759.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3884.871 ; gain = 926.840
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3885.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553016
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 14:53:07 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553016
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov  6 14:56:27 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Nov  6 14:58:22 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov  6 14:59:29 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 15:01:24 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553016
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov  6 15:09:23 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 15:13:05 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Fri Nov  6 15:13:05 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Nov  6 15:17:04 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov  6 15:17:50 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 15:19:18 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 15:21:58 2020...
