Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Nov  9 14:36:12 2017
| Host         : i83pc10 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_methodology -file leon3mp_methodology_drc_routed.rpt -rpx leon3mp_methodology_drc_routed.rpx
| Design       : leon3mp
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 247
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 26         |
| SYNTH-12  | Warning  | DSP input not registered                               | 1          |
| TIMING-3  | Warning  | Invalid primary clock on Clock Modifying Block         | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 1          |
| TIMING-7  | Warning  | No common node between related clocks                  | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-11 | Warning  | Inappropriate max delay with datapath only option      | 114        |
| TIMING-13 | Warning  | Timing paths ignored due to path segmentation          | 12         |
| TIMING-18 | Warning  | Missing input or output delay                          | 59         |
| XDCB-1    | Warning  | Runtime intensive exceptions                           | 5          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 24         |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X48Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X51Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X50Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X49Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X47Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X50Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X48Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X56Y97 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X56Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X56Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X49Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X49Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X37Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X37Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X97Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X94Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X98Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X95Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X97Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X96Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X92Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X93Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X92Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X96Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X95Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X93Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-3#1 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock phy_gtxclk is created on the output pin or net eth0.ibufds_gtrefclk/O of a Clock Modifying Block
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks phy_rxclk and clk_nobuf_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks phy_rxclk] -to [get_clocks clk_nobuf_1]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks phy_rxclk and clk_nobuf_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks phy_rxclk] -to [get_clocks clk_nobuf_1]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-11#1 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][10]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#2 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][11]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#3 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][12]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#4 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][12]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#5 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][13]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#6 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][13]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#7 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][14]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#8 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][14]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#9 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][15]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#10 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][15]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#11 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][16]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#12 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][16]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#13 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][17]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#14 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][17]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#15 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][18]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#16 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][18]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#17 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][19]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#18 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][19]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#19 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__1/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#20 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__1/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#21 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#22 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#23 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#24 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_rep__0/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#25 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][5]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#26 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][5]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#27 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][6]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#28 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][6]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#29 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][7]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[9]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#30 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][7]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[9]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#31 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][8]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[10]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#32 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][8]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[10]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#33 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][9]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[11]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#34 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][haddr][9]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRBWRADDR[11]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#35 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][psel]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#36 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between apb0/apbx/syncrregs.r_reg[p][0][psel]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENBWREN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#37 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[0]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#38 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[1]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#39 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[2]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#40 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[3]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#41 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[4]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#42 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[5]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[9]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#43 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[6]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[10]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#44 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[7]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[11]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#45 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[8]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[12]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#46 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiAddr_reg[9]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[13]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#47 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[0]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[0]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#48 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[12]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[12]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#49 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[1]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[1]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#50 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[2]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[2]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#51 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[3]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[3]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#52 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[4]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#53 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[5]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#54 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[6]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#55 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[7]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#56 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiData_reg[8]/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#57 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiWrEn_reg/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENARDEN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#58 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiWrEn_reg/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/WEA[0]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#59 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiiiWrEn_reg/C and eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/WEA[1]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#60 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[0]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#61 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[1]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#62 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[2]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#63 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[3]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#64 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[4]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#65 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[5]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[9]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#66 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[6]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[10]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#67 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[7]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[11]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#68 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[8]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[12]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#69 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioAddr_reg[9]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ADDRARDADDR[13]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#70 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[12]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[12]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#71 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[12]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[8]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#72 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[4]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[0]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#73 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[4]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[4]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#74 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[5]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[1]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#75 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[5]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[5]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#76 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[6]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[2]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#77 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[6]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[6]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#78 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[7]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[3]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#79 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioData_reg[7]/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/DIADI[7]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#80 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioWrEn_reg/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/ENARDEN. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#81 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioWrEn_reg/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/WEA[0]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#82 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.WMemRgmiioWrEn_reg/C and eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/WEA[1]. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#83 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#84 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#85 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#86 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#87 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#88 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#89 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#90 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#91 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#92 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#93 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#94 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#95 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#96 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#97 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#98 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.gmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#99 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][0]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#100 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][10]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#101 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][11]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#102 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][12]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#103 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][13]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#104 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][14]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#105 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][15]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#106 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][1]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#107 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][2]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#108 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][3]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#109 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][4]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#110 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][5]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#111 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][6]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#112 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][7]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#113 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][8]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-11#114 Warning
Inappropriate max delay with datapath only option  
A max delay constraint with -datapath_only has been applied between eth0.rgmii0/debugmem1.rgmiii0/xc2v.x0/a6.x0/a10.x[0].r0/CLKBWRCLK and apb0/apbx/syncrregs.r_reg[p][0][prdata][9]/D. The startpoint(s) and endpoint(s) either belong to the same clock domain or belong to two clock domains that can safely be timed together (without valid synchronizer). It is only recommended to use the -datapath_only option on paths between clocks that do not have a known phase relationship. This DRC is waived when a synchronizer is found on the path endpoint
Related violations: <none>

TIMING-13#1 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#2 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#3 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#4 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#5 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#6 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#7 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#8 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#9 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#10 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#11 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#12 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[12] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data[13] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data[14] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data[15] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on data[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on data[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on data[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on data[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on data[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on data[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on dsuctsn relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on dsurx relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on phy_mdio relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on address[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on address[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on address[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on address[12] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on address[13] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on address[14] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on address[15] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on address[16] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on address[17] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on address[18] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on address[19] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on address[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on address[20] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on address[21] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on address[22] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on address[23] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on address[24] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on address[25] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on address[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on address[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on address[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on address[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on address[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on address[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on address[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on address[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on ddr3_reset_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on dsurtsn relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on dsutx relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on oen relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on phy_mdc relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on phy_txctl_txen relative to clock(s) phy_gtxclk 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on phy_txd[0] relative to clock(s) phy_gtxclk 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on phy_txd[1] relative to clock(s) phy_gtxclk 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on phy_txd[2] relative to clock(s) phy_gtxclk 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on phy_txd[3] relative to clock(s) phy_gtxclk 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on romsn relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on writen relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 1112 design objects. 
set_false_path -from [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*...
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 41)
Related violations: <none>

XDCB-1#2 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 19374 design objects. 
set_max_delay -datapath_only -from [all_registers -clock [get_clocks -include_generated_clocks clk200]] -to [all_registers -clock [get_clocks -include...
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc (Line: 111)
Related violations: <none>

XDCB-1#3 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 19374 design objects. 
set_max_delay -datapath_only -from [all_registers -clock [get_clocks -include_generated_clocks clk200]] -to [all_registers -clock [get_clocks phy_rxcl...
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc (Line: 110)
Related violations: <none>

XDCB-1#4 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 19374 design objects. 
set_max_delay -datapath_only -from [all_registers -clock [get_clocks -include_generated_clocks phy_gtxclk]] -to [all_registers -clock [get_clocks -inc...
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc (Line: 113)
Related violations: <none>

XDCB-1#5 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 19374 design objects. 
set_max_delay -datapath_only -from [all_registers -clock [get_clocks phy_rxclk]] -to [all_registers -clock [get_clocks -include_generated_clocks clk20...
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc (Line: 112)
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '89' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 80)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '90' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '91' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '76' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '84' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '85' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '86' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 77)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '73' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 60)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '87' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 78)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '75' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 62)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '74' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 61)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '88' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 79)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '81' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '82' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '78' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 69)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '80' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '77' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 68)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '79' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 41)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc (Line: 812)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/.Xil/Vivado-25348-i83pc10/u_ila_0_CV.0/out/ila.xdc (Line: 41)
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p] (Source: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc (Line: 2))
Previous: create_clock -period 5.000 [get_ports clk200p] (Source: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc (Line: 26))
Related violations: <none>


