[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SI53306-B-GM production of SILICON LABORATORIES from the text:Si5330x Data Sheet\nUltra-Low Additive Jitter Fanout Clock Buffers with up to 10\nUniversal Outputs from Any-Format Input and Wide Frequency\nRange from 1 MHz to 725 MHz\nThe Si5330x family of Universal/Any-format fanout buf fers is ideal for clock distribution\n(1 MHz minimum) and redundant clocking applications. These devices feature typical\nultra-low jitter characteristics of 50 fs and operate over a wide frequency range. Built-in\nLDOs deliver high PSRR performance and reduce the need for external components,\nsimplifying low-jitter clock distribution in noisy environments.\nThe Si5330x family is available in multiple configurations, with some versions of fering\na selectable input clock using a 2:1 input mux. Other features include independent\n(synchronous) output enable, glitchless switching, LOS monitor of input clocks, output\nclock division, and built-in format translation. These buf\nfers can be paired with the\nSi534x clocks and jitter attenuators, the Si5332 clocks, and the Si5xx oscillators to\ndeliver end-to-end clock tree performance.KEY FEATURES\n• Ultra-low additive jitter: 50 fs rms\n•Built-in LDOs for high PSRR performance\n•\nUp to 10 outputs\n• Any-format Inputs (LVPECL, Low-power\nLVPECL, LVDS, CML, HCSL, LVCMOS)\n• Wide frequency range\n• Output Enable option\n• Multiple configuration options\n• Dual Bank option\n• 2:1 Input Mux operation\n• Synchronous output enable\n• Loss of signal (LOS) monitors for loss of\ninput clock\n• Output clock division: /1, /2, /4\n• RoHS compliant, Pb-free\n• Temperature range: –40 to +85 °C\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n1 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 1\n1.  Ordering Guide\nTable 1.1.  Product Family Overview\nPart\nNumberDescription Input\nMUXInput Output Glitch-\nless\nSwitch1LOS\nOutputOE\nOptionSynchro-\nnous OE1Clk Divid-\ner Option\nSi53301-B-GM 6 output universal buffer\nwith 2:1 input muxYes 2 6 Diff / 12\nSEYes Yes Per Bank Yes Per Bank\nSi53302-B-GM 10 output universal buffer\nwith 2:1 input muxYes 2 10 Diff / 20\nSEYes Yes Per Bank Yes Per Bank\nSi53303-B-GM Dual 1:5 universal buffer No 2 5 Diff / 10\nSENo No Per Bank Yes Per Bank\nSi53304-B-GM 6 output universal buffer\nwith 2:1 input muxYes 2 6 Diff / 12\nSEYes No Individual Yes No\nSi53305-B-GM 10 output universal buffer\nwith 2:1 input muxYes 2 10 Diff / 20\nSEYes No Individual Yes No\nSi53306-B-GM 4 output universal buffer,\nsingle inputNo 1 4 Diff / 8 SE No No Single Yes No\nSi53307-B-GM 2 output universal buffer\nwith 2:1 input muxYes 2 2 Diff / 4 SE Yes No Single Yes No\nSi53308-B-GM Dual 1:3 universal buffer No 2 3 Diff / 6 SE No Yes Per Bank Yes Per Bank\nNote:\n1.The synchronous features (Glitch-less switching and Synchronous OE) of the Si533xx family require a minimum input clock\nfrequency of 1 MHz. If the selected input clock stops, pauses, or is gapped such that the 1 MHz minimum is not met for any\ntime interval, then the output clock(s) will be disabled (turned of\nf). Once the paused input clock restarts, the output clock may\nNOT start up immediately. Output start-up (turning back on) may be delayed for several input clock cycles until the internal\nsynchronizer determines the input clock is once again valid.\n2. Click on the part number above to see a block diagram for each corresponding part number.\n \nTable 1.2.  Si5330x Ordering Guide\nPart Number Package Pb-Free, ROHS-6 Temperature\nSi53301-B-GM1 32-QFN Yes –40 to 85 °C\nSi53302-B-GM1 44-QFN Yes –40 to 85 °C\nSi53303-B-GM1 44-QFN Yes –40 to 85 °C\nSi53304-B-GM1 32-QFN Yes –40 to 85 °C\nSi53305-B-GM1 44-QFN Yes –40 to 85 °C\nSi53306-B-GM1 16-QFN Yes –40 to 85 °C\nSi53307-B-GM1 16-QFN Yes –40 to 85 °C\nSi53308-B-GM1 32-QFN Yes –40 to 85 °C\nSi53301/4-EVB Evaluation Board — —\nNote:\n1.Add an "R" at the end of the OPN to denote tape and reel ordering options.Si5330x Data Sheet • Ordering Guide\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n2 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 2\nTable of Contents\n1.  Ordering Guide ..............................\n2\n2.  Functional Description ............................ 5\n2.1  Universal, Any-Format Input Termination ..................... 5\n2.2  Internal Input Bias Resistors ......................... 8\n2.3  Voltage Reference (V REF).......................... 9\n2.4  Universal, Any-Format Output Buffer ...................... 9\n2.5  Input Mux (Si53301/02/04/05/07 Only) ...................... 10\n2.6  Glitchless Clock Input Switching ........................ 10\n2.7  Synchronous Output Enable ......................... 10\n2.8  Loss of Signal (LOS) Indicator ......................... 11\n2.9  Flexible Output Divider ........................... 11\n2.10  Power Supply (V DD and V DDOX )........................ 11\n2.11  Output Clock Termination Options ....................... 12\n2.12  LVCMOS Output Termination to Support 1.5 V and 1.2 V ............... 14\n2.13  AC Timing Waveforms ........................... 15\n2.14  Typical Phase Noise Performance (Differential Input Clock) .............. 16\n2.15  Typical Phase Noise Performance (Single-Ended Input Clock) ............. 18\n2.16  Input Mux Noise Isolation .......................... 19\n2.17  Power Supply Noise Rejection ........................ 19\n3.  Electrical Specifications .......................... 20\n4.  Detailed Block Diagrams .......................... 29\n5.  Pin Descriptions ............................. 36\n5.1  Si53301 Pin Descriptions .......................... 36\n5.2  Si53302 Pin Descriptions .......................... 39\n5.3  Si53303 Pin Descriptions .......................... 42\n5.4  Si53304 Pin Descriptions .......................... 45\n5.5  Si53305 Pin Descriptions .......................... 48\n5.6  Si53306 Pin Descriptions .......................... 52\n5.7  Si53307 Pin Descriptions .......................... 54\n5.8  Si53308 Pin Descriptions .......................... 56\n6.  Package Outlines ............................. 59\n6.1  16-QFN Package Diagram .......................... 59\n6.2  32-QFN Package Diagram .......................... 60\n6.3  44-QFN Package Diagram .......................... 61\n7.  Land Patterns .............................. 62\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n3 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 3\n7.1  16-QFN Land Pattern ............................ 62\n7.2  32-QFN Land Pattern ............................ 63\n7.3  44-QFN Land Pattern ............................ 64\n8.  Top Markings .............................. 65\n8.1  Si53301/04/08 T\nop Markings ......................... 65\n8.2  Si53302/03/05 Top Markings ......................... 66\n8.3  Si53306/07 Top Markings .......................... 67\n9.  Revision History ............................. 68\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n4 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 4\n2.  Functional Description\nThe Si5330x \nfamily of low-jitter, low-skew, universal/any-format buffers accepts most common differential or LVCMOS input signals.\nThese devices are available in multiple configurations customized for the end application (refer to 1. Ordering Guide  for more details on\nconfigurations).\n2.1  Universal, Any-Format Input Termination\nThe universal input stage enables simple interfacing to a wide variety of clock formats, including LVPECL, low-power LVPECL,\nLVCMOS, LVDS, HCSL, and CML. The simplified tables below summarize the various ac- and dc-coupling options supported by the\ndevice. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential\ninput clocks, the fastest possible slew rate is recommended since low slew rates can increase the noise floor and degrade jitter\nperformance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for\nsingle-ended formats. See AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance  for more information.\nTable 2.1.  AC-Coupled Clock Input Options\nClock Format 1.8 V 2.5/3.3 V\nLVPECL/Low-power LVPECL N/A Yes\nLVCMOS No Yes\nLVDS Yes Yes\nHCSL No Yes\nCML Yes Yes\nTable 2.2.  DC-Coupled Clock Input Options\nClock Format 1.8 V 2.5/3.3 V\nLVPECL/Low-power LVPECL N/A Yes\nLVCMOS No Yes\nLVDS No Yes\nHCSL No Yes\nCML No NoSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n5 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 5\nSi5330x\n0.1 µF0.1 µF\nCLKx\nCLKxbVDD\n100  \nFigure 2.1.  Differential (HCSL, LVPECL, Low-Power LVPECL, LVDS, CML) AC-Coupled Input Termination\nNote:\nValue for Rs should be chosen so that the total \nsource impedance matches the characteristic \nimpedance of the PCB trace.VDD\nSi5330xVDD\nCMOS\nDriver\nVTERM = V DD/2CLKxVDD = 3.3 V or 2.5 V\nCLKxbRs\n1 k1 k\n50\nFigure 2.2.  DC-Coupled, Single-Ended (LVCMOS) Input Termination\nVDD\nSi5330xVDD\nCMOS\nDriver\nVTERM = V DD/2CLKxVDD = 3.3 V or 2.5 V\nCLKxb50\nRsVDD\nVBIAS = V DD/2\nNotes:\n1. Assumes all VDDs are at the same level.\n2. Value for Rs should be chosen so that the total              1 k\n1 k\n1 k\n1 k\nsource impedance matches the characteristic \nimpedance of the PCB trace.\nFigure 2.3.  AC-Coupled, Single-Ended (LVCMOS) Input TerminationSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n6 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 6\nVDD\nSi5330xR1VDD\nR2R1\nR2“Standard”\nLVPECL \nDriver\nVTERM = V DD – 2V\nR1 // R 2 = 50 OhmCLKx= 3.3 V or 2.5 VVDD\n3.3 V LVPECL: R 1 = 127 Ohm, R 2 = 82.5 Ohm            \n2.5 V L\nVPECL: R 1 = 250 Ohm, R 2 = 62.5 Ohm            DC Coupled LVPECL Input Termination Scheme 1\nCLKxb\nVDD\nSi5330x= 3.3 V or 2.5 VVDD\n“Standard”\nLVPECL \nDriverCLKx\nCLKxbDC Coupled LVPECL Input Termination Scheme 2\nVDD\nSi5330xDC Coupled LVDS Input Termination\n= 3.3 V or 2.5 VVDD\nStandard\nLVDS \nDriverCLKx\nCLKxb\nVDD\nSi5330xDC Coupled HCSL Input Termination\n= 3.3 V or 2.5 VVDD\nStandard\nHCSL DriverCLKx\nCLKxb\nNote: 33 Ohm series termination is optional depending on the location of the receiver.                                VTERM = V DD – 2 V50\n50\n50\n5050 50\n50\n50100\n50\n50\n50 5033\n33\nFigure 2.4.  Differential DC-Coupled Input TerminationsSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n7 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 7\nTable 2.3.  AC/DC-Coupled Clock Input Requirements for Glitchless, Non-Continuous Clocks1, 2, 3\nClock Input TypeInput Clock Driver Stop State\nLow High High-Z\nDC-Coupled Yes Yes No\nAC-Coupled Yes No No\nNote:\n1."Non-continuous clocks” means any clock that can be stopped, disabled, or gapped.\n2.\n“Yes” means this configuration is supported.\n3. “No” indicates that the configuration is not supported. Operating under a "No" condition can result in erroneous clock outputs\nand/or erroneous LOS indications. Operating the device in unsupported configurations is not recommended.\n \n2.2  Internal Input Bias Resistors\nInternal bias \nresistors ensure a differential output low condition in the event that the clock inputs are not connected. The clock input\nshould not be actively driven when power is not applied to the device. The non-inverting input is biased with a 18.75 kΩ pull-down to\nGND and a 75 kΩ pull-up to V DD. The inverting input is biased with a 75 kΩ pull-up to V DD.\nRPU\nCLK0 or \nCLK1RPU\nRPU = 75\nRPD = 18.75RPD+\n– VDD\nSi5330x\nkk\nFigure 2.5.  Internal Input Bias ResistorsSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n8 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 8\n2.3  Voltage Reference (V REF)\nThe V REF pin can \nbe used to bias the input receiver, as shown in the figure below, when a single-ended input clock (such as LVCMOS)\nis used. Note that V REF = V DD/2 and should be compatible with the Vcm rating of the single-ended input clock driving the CLK0 or\nCLK1 inputs. To optimize jitter and duty cycle performance, use the circuit in Figure 2.3 AC-Coupled, Single-Ended (LVCMOS) Input\nTermination on page 6. V REF pin should be left floating when differential clocks are used.\nSi5330x\nCLKx\nCLKxb\nVREF\n100                nF=                3.3V,                2.5V VDDO\nRs\nCMOS Driver 50\nFigure 2.6.  Using Voltage Reference with Single-Ended Input Clock\n2.4  Universal, Any-Format Output Buffer\nThe highly \nflexible output drivers support a wide range of clock signal formats, including LVPECL, low power LVPECL, LVDS, CML,\nHCSL, and LVCMOS. SFOUTx[1] and SFOUTx[0] are 3-level inputs that can be pinstrapped to select the Bank A and Bank B clock\nsignal formats independently. This feature enables the device to be used for format/level translation in addition to clock distribution,\nminimizing the number of unique buffer part numbers required in a typical application and simplifying design reuse. For EMI reduction\napplications, four LVCMOS drive strength options are available for each V DDO setting.\nTable 2.4.  Output Signal Format Selection\nSFOUTx[1] SFOUTx[0] VDDOX = 3.3 V VDDOX = 2.5 V VDDOX = 1.8 V\nOpen1Open1 LVPECL LVPECL N/A\n0 0 LVDS LVDS LVDS\n0 1 LVCMOS, 24 mA drive LVCMOS, 18 mA drive LVCMOS, 12 mA drive\n1 0 LVCMOS, 18 mA drive LVCMOS, 12 mA drive LVCMOS, 9 mA drive\n1 1 LVCMOS, 12 mA drive LVCMOS, 9 mA drive LVCMOS, 6 mA drive\nOpen1 0 LVCMOS, 6 mA drive LVCMOS, 4 mA drive LVCMOS, 2 mA drive\nOpen1 1 LVPECL Low power LVPECL Low power N/A\n0 Open1 CML CML CML\n1 Open1 HCSL HCSL N/A\nNote:\n1.SFOUTx[1:0] are 3-level input pins. T\nie low for “0” setting. Tie high for “1” setting. When left open, the pin is internally biased to\nVDD/2.Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n9 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 9\n2.5  Input Mux (Si53301/02/04/05/07 Only)\nThe Si53301/02/04/05/07 \nprovide two clock inputs for applications that need to select between one of two clock sources. The CLK_SEL\npin selects the active clock input and has an internal pulldown resistor. The following table summarizes the input and output clock\nbased on the input mux pin settings.\nTable 2.5.  Input Mux Logic\nCLK_SEL CLK0 CLK1 Q1 Qb\nL L X L H\nL H X H L\nH X L L H\nH X H H L\nNote:\n1.On the next negative transition of CLK0 or CLK1.\n \n2.6  Glitchless Clock Input Switching\nThe Si53301/2/4/5/7 \nfeature glitchless switching between two valid input clocks. The following figure illustrates that switching between\ninput clocks does not generate runt pulses or glitches at the output.\nCLK1\nCLK0\nCLK_SEL\nQnNote 1 Note 2\nNotes:\n1.  Q n continues with CLK0 for 2-3 falling edges of CLK0.\n2.  Q n is disabled low for 2-3 falling edges of CLK1  .\n3.  Q n starts on the first rising edge after 1 + 2.Note 3\nFigure 2.7.  Glitchless Input Clock Switch\nThe Si53301/2/4/5/7 support glitchless switching between clock inputs with a frequency variance up to 10x. When a switchover to a\nnew clock \nis made, the output will disable low after two or three clock cycles of the previously selected input clock. The outputs will\nremain low for up to three clock cycles of the newly-selected clock, after which the outputs will start from the newly-selected input. If a\nswitchover to an absent clock is made, the output will glitchlessly stop low and wait for edges of the newly-selected clock. A switchover\nfrom an absent clock to a live clock will also be glitchless. Note that the CLK_SEL input should not be toggled faster than 1/250th the\nfrequency of the slower input clock.\n2.7  Synchronous Output Enable\nThe Si5330x features a synchronous output enable (disable) feature. The output enable pin is sampled and synchronized to the falling\nedge of the input clock. This feature prevents runt pulses from being generated when the outputs are enabled or disabled.\nWhen OE is low, Q is held low and Qb is held high for differential output formats. For LVCMOS output format options, both Q and Qb\nare held low when OE is set low. The output enable pin has an internal pull-up that enables the outputs when left unconnected. See\nTable 3.10 AC Characteristics on page 24 for output enable and output disable times.Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n10 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 10\n2.8  Loss of Signal (LOS) Indicator\nSi53301/2/8 feature \na Loss of Signal (LOS) indicator. The LOS0 and LOS1 indicators are used to check for the presence of input clocks\nCLK0 and CLK1. The LOS0 and LOS1 pins must be checked prior to selecting the clock input or should be polled to check for the\npresence of the currently selected input clock. In the event that an input clock is not present, the associated LOSx pin will assume a\nlogic high (LOSx = 1) state. When a clock is present at the associated input clock pin, the LOSx pin will assume a logic low (LOSx = 0)\nstate.\n2.9  Flexible Output Divider\nThe Si53301/02/03/08 provide optional clock division in addition to clock distribution. The divider setting for each bank of output clocks\nis selected via 3-level control pins as shown in the table below. Leaving the DIVx pins open will force a divider value of 1, which is the\ndefault mode of operation.\nTable 2.6.  Divider Selection\nDIVx1 Divider Value\nOpen ÷1 (default)\n0 ÷2\n1 ÷4\nNotes:\n1.DIVx are 3-level input pins. T\nie low for “0” setting. Tie high for “1” setting. When left open, the pin is internally biased to V DD/2.\n2.10  Power Supply (V DD and V DDOX )\nThe device \nincludes separate core (V DD) and output driver supplies (V DDOX ). This feature allows the core to operate at a lower voltage\nthan V DDO, reducing current consumption in mixed supply applications. The core V DD supports 3.3, 2.5, or 1.8 V. Control signals, such\nas CLK_SEL, DIV, and OE, are in the VDD domain. Each output bank has its own V DDOX  supply, supporting 3.3, 2.5, or 1.8 V.Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n11 Rev\n. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 11\n2.11  Output Clock Termination Options\nThe recommended output clock termination options for ac and dc are shown below . Unused outputs should be left unconnected.\nNote: V DDOX = V DDOA or V DDOB = 3.3 V, 2.5 VSi5330xVDDOX\nQ\nQb\nSi5330xVDDOX\nQ\nQbAC-Coupled LVPECL Output Termination Scheme 1\nR1VDD\nR2R1\nR2VBIAS = V DD – 1.3 V\nR1 // R 2 =  Rb Rb0.1 uF0.1 uF\nLVPECL \nReceiverVDD = 3.3 V or 2.5 V\n3.3 V LVPECL: R 1 = 82.5    ; R 2 = 127    ; Rb = 120        \n2.5 V LVPECL: R 1 = 62.5    ; R 2 = 250    ; Rb = 90                  \nRb Rb0.1 uFAC-Coupled LVPECL Output Termination Scheme 2\n0.1 uF\nLVPECL \nReceiver\nVBIAS = V DD – 1.3 V                                VDD = 3.3 V or 2.5 V\nSi5330xVDDOX\nQ\nQb\nSi5330xVDDOX\nQ\nQbR1VDDO\nR2R1\nR2LVPECL \nReceiver\nVTERM = V DDO – 2 V\nR1 // R2 =  DC-Coupled LVPECL Output Termination Scheme 1\nLVPECL \nReceiver\nVTERM = V DDO – 2 VDC-Coupled LVPECL Output Termination Scheme 2\nNote:  V DDOX = V DDOA or V DDOB = 3.3 V, 2.5 V                                3.3 V LVPECL: R 1 = 127    ;  R2 = 82.5 \n2.5 V LVPECL: R 1 = 250    ; R 2 = 62.5  \nVDD = VDDOXVDD = VDDOX50\n50\n50\n50\n50\n50\n50\n50\n50 505050\n50 50\n3.3 V LVPECL: Rb = 120   \n2.5 V LVPECL: Rb = 90        \nFigure 2.8.  LVPECL AC and DC Output TerminationsSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n12 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 12\nDC Coupled LVDS and Low-Power LVPECL Termination\nVDD\nStandard\nLVDS \nReceiverSi5330xQ\nQnVDDOX = 3.3 V or 2.5 V, or 1.8 V (LVDS only)\n0.1 uFAC Coupled LVDS and Low-Power LVPECL Termination\n0.1 uFVDD\nSi5330xQ\nQnVDDOX = 3.3 V or 2.5 V or 1.8 V (LVDS only)\nStandard\nLVDS \nReceiver\n0.1 uFAC Coupled CML Termination\n0.1 uFVDD\nSi5330xQ\nQn= 3.3V or 2.5V or 1.8V VDDOX\nStandard\nCML \nReceiver\nDC Coupled HCSL Receiver Termination        \nStandard\nHCSL \nReceiverSi5330x Q\nQnVDDOX = 3.3 V or 2.5 V\nDC Coupled HCSL Source Termination        \nVDD\nStandard\nHCSL \nReceiverSi5330x Q\nQn= 3.3V VDDO50\n50\n50\n50\n50\n50\n50\n50\n50\n50100100\n100\nVDD (3.3 V or 2.5 V only)\n50 50\n86.6 86.642.2\n42.2\nFigure 2.9.  LVDS, CML, HCSL, and Low-Power LVPECL Output Terminations\n50RsSi5330x \nCMOS Driver\nZoutCMOS \nReceivers\nZo\nFigure 2.10.  LVCMOS Output Termination\nTable 2.7.  Recommended LVCMOS R S Series Termination\nSFOUTX[1] SFOUTX[0] RS (Ω)\n3.3 V 2.5 V 1.8 V\n0 1 33 33 33Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n13 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 13\nSFOUTX[1] SFOUTX[0] RS (Ω)\n1 0 33 33 33\n1 1 33 33 0\nOpen 0 0 0 0\n2.12  LVCMOS Output Termination to Support 1.5 V and 1.2 V\nLVCMOS \nclock outputs are natively supported at 1.8, 2.5, and 3.3 V. However, 1.2 V and 1.5 V LVCMOS clock outputs can be\nsupported via a simple resistor divider network that will translate the buffer’s 1.8 V output to a lower voltage as shown in the following\nfigure.\nR1 VDDO = 1.8 V\n1.5V LVCMOS: R 1 = 43    ,  R2 = 300    , IOUT = 12 mA\n1.2V LVCMOS: R 1 = 58    , R 2 = 150    , I OUT = 12 mA\nR1LVCMOSR2\nR250\n50\nFigure 2.11.  1.5 V and 1.2 V LVCMOS Low-Voltage Output TerminationSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n14 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 14\n2.13  AC Timing Waveforms\nQN\nQM\nTSKTSK\nTPLHQCLKTPHL\nOutput-Output Skew Propagation Delay                \nRise/Fall TimeVPP/2\nVPP/2VPP/2\nVPP/2\nQ\nTF80% VPP\n20% VPP\nTRQ\n20% VPP80% VPP                \nFigure 2.12.  AC-Coupled Timing WaveformsSi5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n15 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 15\n2.14  Typical Phase Noise Performance (Differential Input Clock)\nEach of the phase noise plots superimposes Source Jitter , T\notal SE Jitter, and Total Diff Jitter on the same diagram.\n•Source Jitter —Reference clock phase noise (measured Single-ended to PNA).\n•Total Jitter (SE)—Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer\nand integrated from 12 kHz to 20 MHz.\n•Total Jitter (Diff) —Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer\nand integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. For more\ninformation, see 3. Electrical Specifications .\nNote: To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).\n \nPSPL 5310ACLKx\nCLKxb50\n50\nBalun50ohmAG E5052 Phase Noise \nAnalyzer\nSi5330xPSPL 5310A\nCLK SYNTH\nSMA103A\nBalun\nFigure 2.13.  Differential Measurement Method Using a Balun\nFrequency\n(MHz)Differential\nInput Slew Rate (V/ns)Source Jitter\n(fs)Total Jitter\n(SE) (fs)Additive Jitter\n(SE) (fs)Total Jitter\n(Differential) (fs)Additive Jitter\n(Differential) (fs)\n156.25 1.0 38.2 147.8 142.8 118.3 112.0\nFigure 2.14.  Total Jitter Differential Input (156.25 MHz)Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n16 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 16\nFrequency\n(MHz)Differential\nInput Slew Rate (V/ns)Source Jitter\n(fs)Total Jitter\n(SE) (fs)Additive Jitter\n(SE) (fs)Total Jitter\n(Differential) (fs)Additive Jitter\n(Differential) (fs)\n312.5 1.0 33.10 94.39 88.39 83.80 76.99\nFigure 2.15.  Total Jitter Differential Input (312.5 MHz)\nFrequency\n(MHz)Differential\nInput Slew Rate (V/ns)Source Jitter\n(fs)Total Jitter\n(SE) (fs)Additive Jitter\n(SE) (fs)Total Jitter\n(Differential) (fs)Additive Jitter\n(Differential) (fs)\n625 1.0 23 57 52 59 54\nFigure 2.16.  Total Jitter Differential Input (625 MHz)Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n17 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 17\n2.15  Typical Phase Noise Performance (Single-Ended Input Clock)\nFor single-ended phase noise measurements, the phase noise analyzer was connected directly without the use of a balun.\nThe following figure shows three phase noise plots superimposed on the same diagram.\nFrequency\n(MHz)Single-Ended\nInput Slew Rate (V/ns)Source Jitter\n(fs)Total Jitter\n(SE) (fs)Additive Jitter\n(SE) (fs)Total Jitter\n(Differential) (fs)Additive Jitter\n(Differential) (fs)\n156.25 1.0 40.74 182.12 177.51 125.22 118.41\nFigure 2.17.  Total Jitter Single-Ended Input (156.25 MHz)Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n18 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 18\n2.16  Input Mux Noise Isolation\nThe input \nclock mux is designed to minimize crosstalk between CLK0 and CLK1. This improves phase jitter performance when clocks\nare present at both the CLK0 and CLK1 inputs. The following figure shows a measurement of the input mux’ s noise isolation.\nFigure 2.18.  Input Mux Noise Isolation (Differential Input Clock, 44-QFN Package)\nFigure 2.19.  Input Mux Noise Isolation (Single-Ended Input Clock, 44-QFN Package)\n2.17  Power Supply Noise Rejection\nThe device \nsupports on-chip supply voltage regulation to reject power supply noise and simplify low-jitter operation in real-world envi-\nronments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements.\nSee AN491: Power Supply Rejection for Low-Jitter Clocks  for more information.Si5330x Data Sheet • Functional Description\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n19 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 19\n3.  Electrical Specifications\nTable 3.1.  Recommended Operating Conditions\nParameter Symbol Test Condition Min Typ Max Unit\nAmbient Operating Temperature TA –40 — 85 °C\nSupply Voltage Range1 VDDLVDS, CML1.71 1.8 1.89 V\n2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nLVPECL, low power LVPECL,\nLVCMOS2.382.5 2.63 V\n2.97 3.3 3.63 V\nHCSL 2.97 3.3 3.63 V\nOutput Buffer Supply Voltage1 VDDOXLVDS, CML, LVCMOS1.71 1.8 1.89 V\n2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nLVPECL, low power LVPECL,\nLVCMOS2.382.5 2.63 V\n2.97 3.3 3.63 V\nHCSL 2.97 3.3 3.63 V\nNote:\n1.Core supply V DD and output buf\nfer supplies V DDO are independent. LVCMOS clock input is not supported for V DD = 1.8 V but\nis supported for LVCMOS clock output for V DDOX  = 1.8 V. LVCMOS outputs at 1.5 V and 1.2 V can be supported via a simple\nresistor divider network.\n2. See 2.12 LVCMOS Output Termination to Support 1.5 V and 1.2 V.\nTable 3.2.  Input Clock Specifications\n(VDD=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T A= –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nDifferential Input Common\nMode V oltageVCM VDD = 2.5 V ± 5%, 3.3 V ± 10% 0.05— — V\nDifferential Input Swing\n(peak-to-peak)VIN 0.2 — 2.2 V\nLVCMOS Input High Voltage VIH VDD = 2.5 V ± 5%, 3.3 V ± 10% V DD × 0.7 — — V\nLVCMOS Input Low Voltage VIL VDD = 2.5 V ± 5%, 3.3 V ± 10% — — VDD × 0.3 V\nInput Capacitance CINCLK0 and CLK1 pins with\nrespect to GND— 5 — pFSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n20 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 20\nTable 3.3.  DC Common Characteristics\n(VDD = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSupply Current IDD — 65 100 mA\nOutput Buffer Supply Current\n(Per Clock Output)\n@ 100 MHz (dif ferential)\n@ 200MHz (CMOS)IDDOXL\nVPECL (3.3 V)\nSi53301/2/3/4/5/6/8— 35 — mA\nLVPECL (3.3 V) Si53307 — 40 — mA\nLow Power LVPECL (3.3 V)\nSi53301/2/4/5/6/7/8— 35 — mA\nLow Power LVPECL (3.3 V)\nSi53303— 30 — mA\nLVDS (3.3 V) — 20 — mA\nCML (3.3V), Si53301/4/8 — 35 — mA\nCML (3.3V), Si53302/3/5 — 30 — mA\nCML (3.3V), Si53306 — 40 — mA\nCML (3.3V), Si53307 — 60 — mA\nHCSL, 100 MHz, 2 pF load\n(3.3 V)— 35 — mA\nCMOS (1.8 V, SFOUT =\nOpen/0), per output, C L = 5 pF ,\n200 MHz— 5 —\nmA\nCMOS (2.5 V, SFOUT =\nOpen/0), per output, C L = 5 pF ,\n200 MHz— 8 —\nmA\nCMOS (3.3 V, SFOUT = 0/1),\nper output, C L = 5 pF , 200 MHz\nSi53306/7— 20 —\nmA\nCMOS (3.3 V, SFOUT = 0/1),\nper output, C L = 5 pF , 200 MHz\nSi53301/2/3/4/5/8— 15 —\nmA\nVoltage Reference VREF VREF pin, I REF = ±500 µA — VDD/2 — V\nInput High Voltage VIHSFOUTx, DIVx, CLK_SEL, OEx\nSi533030.85 × V DD — — V\nSFOUTx, DIVx, CLK_SEL, OEx\nSi53301/2/4/5/6/7/80.8 × V DD — — V\nInput Mid Voltage VIMSFOUTx, DIVx\n3-level input pins0.45 × V DD 0.5 × V DD 0.55 × V DD V\nInput Low Voltage VILSFOUTx, DIVx, CLK_SEL, OEx\nSi53301/2/4/5/6/7/8— — 0.2 × V DD V\nSFOUTx, DIVx, CLK_SEL, OEx\nSi53303— — 0.15 × V DD V\nOutput Voltage High (LOSx) VOH IDD = –1 mA 0.8 x V DD — — V\nOutput Voltage Low (LOSx) VOL IDD = 1 mA — — 0.2 x V DD V\nInternal Pull-down Resistor RDOWN CLK_SEL, DIVx, SFOUTx, — 25 — kΩSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n21 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 21\nParameter Symbol Test Condition Min Typ Max Unit\nInternal Pull-up Resistor RUP OEx, DIVx, SFOUTx — 25 — kΩ\nTable 3.4.  Output Characteristics (LVPECL)\n(VDDOX  = 2.5 V ± 5%, or 3.3 V ± 10%, T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput DC Common Mode\nVoltageVCOM VDDOX  – 1.595 — VDDOX  – 1.245 V\nSingle-Ended Output Swing VSE 0.55\n0.80 1.050 V\nNote:\n1.Unused outputs can be left floating. Do not short unused outputs to ground.\nTable 3.5.  Output Characteristics (Low Power LVPECL)\n(VDDOX  = 2.5 V ± 5%, or 3.3 V ± 10%, T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput DC Common Mode\nVoltageVCOMRL = 100 Ω across Qn\nand QnVDDOX  – 1.895 VDDOX  – 1.275 V\nSingle-Ended Output Swing VSERL = 100 Ω across Qn\nand Qn0.25\n0.60 0.85 V\nTable 3.6.  Output Characteristics (CML)\n(VDDOX  = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSingle-Ended Output Swing VSETerminated as shown in Figure\n2.9 L VDS, CML, HCSL, and Low-\nPower L\nVPECL Output Terminations\non page 13 (CML termination).300 400 550 mVSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n22 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 22\nTable 3.7.  Output Characteristics (LVDS)\n(VDDOX  = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSingle-Ended Output Swing VSERL = 100 Ω across Q N and Q N\nSi53301/2/4/5/6/7/8247 — 490 mV\nRL = 100 Ω across Q N and Q N\nSi53303247 — 454 mV\nOutput Common Mode Voltage\n(VDDO = 2.5 V or 3.3V)VCOM1VDDOX  = 2.38 to 2.63 V , 2.97 to 3.63 V ,\nRL = 100 Ω across Q N and Q N1.10 1.25 1.35 V\nOutput Common Mode Voltage\n(VDDO = 1.8 V)VCOM2VDDOX  = 1.71 to 1.89 V , RL = 100 Ω\nacross Q N \nand Q N\nSi53301/2/4/5/6/7/80.85 0.97 1.25 V\nVDDOX  = 1.71 to 1.89 V, R L = 100 Ω\nacross Q Nand Q N\nSi533030.85\n0.97 1.1 V\nTable 3.8.  Output Characteristics (LVCMOS)\n(VDDOX  = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Voltage High VOHSi53301/2/4/5/6/7/8 0.75 × V DDOX — — V\nSi53303 0.8 × V DDOX — — V\nOutput Voltage Low VOLSi53301/2/4/5/6/7/8 — — 0.25 × V DDOX V\nSi53303 — — 0.2 × V DDOX V\nNote:\n1. IOH \nand I OL per the Output Signal Format Table for specific V DDOX  and SFOUTx settings.\nTable 3.9.  Output Characteristics (HCSL)\n(VDDOX  = 2.5 V ± 5% or 3.3 V ± 10%, T A = –40 to 85 °C))\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Voltage High VOHRL = 50 Ω to GND\nSi53301/2/3/4/5/6/8550 700 900 mV\nRL = 50 Ω to GND\nSi53307550 700 850 mV\nOutput Voltage Low VOL RL = 50 Ω to GND –150 0 150 mV\nSingle-Ended Output Swing VSE RL = 50 Ω to GND 550 700 850 mV\nCrossing Voltage VC RL = 50 Ω to GND 250 350 550 mVSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n23 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 23\nTable 3.10.  AC Characteristics\n(VDD = V DDOX  = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T A = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nLOSx Clear Time TLOSCLRF < 100 MHz — TPER + 15 — ns\nF > 100 MHz — 25 — ns\nLOSx Activation Time TLOSACT — 15 — µs\nFrequency FLVPECL, low power LVPECL,\nLVDS, CML, HCSL11 —725 MHz\nLVCMOS 1 — 200 MHz\nDuty Cycle6 DC200 MHz, 20/80% T R/TF<10%\nof period (L VCMOS)\n(12 mA drive)40\n50 60 %\n80% T R/TF<10% of period\n(Differential)4850 52 %\nMinimum Input Clock Slew\nRate5SRRequired to meet prop delay\nand additive jitter specifications\n(20–80%)0.75 — — V/ns\nOutput Rise/Fall Time TR/TFLVDS, 20/80% — — 325 ps\nLVPECL, 20/80% — — 350 ps\nHCSL1, 20/80% — — 280 ps\nCML, 20/80% — — 350 ps\nLow-Power LVPECL, 20/80% — — 350 ps\nLVCMOS 200 MHz, 20/80%,\n2 pF load— — 750 ps\nMinimum Input Pulse Width TW 500 — — ps\nPropagation Delay TPLH, TPHLLVCMOS\n(12 mA drive with no load)1250 2000 2750 ps\nLVPECL\nSi53301/2/3/4/5/8600 800 1000 ps\nLVPECL\nSi53306/7675 875 1075 ps\nLVDS\nSi53301/2/3/4/5/8600 800 1000 ps\nLVDS\nSi53306/7675 875 1075 ps\nOutput Enable Time\nSi53301/2/4/5/8TENF = 1 MHz — 2500 — ns\nF = 100 MHz — 30 — ns\nF = 725 MHz — 5 — ns\nOutput Enable Time\nSi53303TENF = 1 MHz — 2000 — ns\nF = 100 MHz — 60 — ns\nF = 725 MHz — 50 — nsSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n24 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 24\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Enable Time\nSi53306/7TENF = 1 MHz — 1570 — ns\nF = 100 MHz — 20 — ns\nF = 725 MHz — 5 — ns\nOutput Disable Time\nSi53301/2/4/5/8TDISF = 1 MHz — 2000 — ns\nF = 100 MHz — 30 — ns\nF = 725 MHz — 5 — ns\nOutput Disable Time\nSi53303TDISF = 1 MHz — 2000 — ns\nF = 100 MHz — 25 — ns\nF = 725 MHz — 15 — ns\nOutput Disable Time\nSi53306/7TDISF = 1 MHz — 2000 — ns\nF = 100 MHz — 35 — ns\nF = 725 MHz — 5 — ns\nOutput to Output Skew2 TSKLVCMOS\n(12 mA drive to no load)7— 50 120 ps\nLVPECL — 35 75 ps\nLVDS — 35 85 ps\nPart to Part Skew3 TPS Differential — — 150 ps\nPower Supply Noise Rejection4\n(Si53305/2)PSNR10 kHz sinusoidal noise — –63 — dBc\n100 kHz sinusoidal noise — –62 — dBc\n500 kHz sinusoidal noise — –58 — dBc\n10 MHz sinusoidal noise — –55 — dBc\nPower Supply Noise Rejection4\n(Si53308/4/1)PSNR10 kHz sinusoidal noise — –65 — dBc\n100 kHz sinusoidal noise — –63 — dBc\n500 kHz sinusoidal noise — –60 — dBc\n10 MHz sinusoidal noise — –55 — dBc\nPower Supply Noise Rejection4\n(Si53307/6)PSNR10 kHz sinusoidal noise — –72 — dBc\n100 kHz sinusoidal noise — –70 — dBc\n500 kHz sinusoidal noise — –67 — dBc\n10 MHz sinusoidal noise — –62 — dBc\nPower Supply Noise Rejection4\n(Si53303)PSNR10 kHz sinusoidal noise — –90 — dBc\n100 kHz sinusoidal noise — –90 — dBc\n500 kHz sinusoidal noise — –80 — dBc\n10 MHz sinusoidal noise — –70 — dBcSi5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n25 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 25\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.HCSL measurements were made with receiver termination and applies for 2.5 V and 3.3 V only . See Figure 2.9 L\nVDS, CML,\nHCSL, and Low-Power LVPECL Output Terminations on page 13 .\n2. Output to Output skew specified for outputs with an identical configuration.\n3. Defined as skew between any output on different devices operating at the same supply voltage, temperature, and equal load\ncondition. Using the same type of inputs on each device, the outputs are measured at the differential cross points.\n4. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V DDOX  (3.3 V = 100 mV PP) and noise spur amplitude\nmeasured. See "AN491: Power Supply Rejection for Low-Jitter Clocks" for further details.\n5. TBD\n6. 50% input duty cycle.\n7. LVCMOS outputs are in phase.\nTable 3.11.  Additive Jitter, Differential Clock Input\nVDDInput1,2 OutputAdditive Jitter\n(fs rms, 12 kHz to 20 MHz)3\nFreq\n(MHz)Clock FormatAmplitude\nVIN\n(Single-Ended,\nPeak-to-Peak)Differential\n20%-80% Slew\nRate (V/ns)Clock Format Typ Max\n3.3 725 Differential 0.15 0.637 LVPECL 45 65\n3.3 725 Differential 0.15 0.637 LVDS 50 65\n3.3 156.25 Differential 0.5 0.458 LVPECL 160 185\n3.3 156.25 Differential 0.5 0.458 LVDS 150 200\n2.5 725 Differential 0.15 0.637 LVPECL 45 65\n2.5 725 Differential 0.15 0.637 LVDS 50 65\n2.5 156.25 Differential 0.5 0.458 LVPECL 145 185\n2.5 156.25 Differential 0.5 0.458 LVDS 145 195\nNotes:\n1.For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buf fer\'s\nAdditive Jitter Performance" for more information.\n2.\nAC-coupled differential inputs.\n3. Measured differentially using a balun at the phase noise analyzer input. See Figure 2.13 Differential Measurement Method Using\na Balun on page 16.Si5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n26 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 26\nTable 3.12.  Additive Jitter, Single-Ended Clock Input\nVDDInput1,2 OutputAdditive Jitter\n(fs rms, 12 kHz to 20 MHz)3\nFreq\n(MHz)Clock FormatAmplitude\nVIN\n(single-ended,\npeak to peak)SE 20%-80% Slew\nRate (V/ns)Clock Format Typ Max\n3.3 200 Single-ended 1.70 1 LVCMOS4 120 160\n3.3 156.25 Single-ended 2.18 1 LVPECL 160 185\n3.3 156.25 Single-ended 2.18 1 LVDS 150 200\n3.3 156.25 Single-ended 2.18 1 LVCMOS4 130 180\n2.5 200 Single-ended 1.70 1 LVCMOS5 120 160\n2.5 156.25 Single-ended 2.18 1 LVPECL 145 185\n2.5 156.25 Single-ended 2.18 1 LVDS 145 195\n2.5 156.25 Single-ended 2.18 1 LVCMOS5 140 180\nNotes:\n1.For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buf fer\'s\nAdditive Jitter Performance" for more information.\n2.\nDC-coupled single-ended inputs.\n3. Measured single-ended at the phase noise analyzer input. See Figure 2.17 Total Jitter Single-Ended Input (156.25 MHz) on page\n18.\n4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11). LVCMOS jitter is measured single-ended.\n5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11). LVCMOS jitter is measured single-ended.Si5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n27 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 27\nTable 3.13.  Thermal Conditions\nPackage Parameter Symbol Test Condition Value Unit\n3 x 3 mm QFN1Thermal Resistance, Junction to Ambient θJA Still air 60 °C/W\nThermal Resistance, Junction to Case θJC Still air 10.8 °C/W\nThermal Resistance, Junction to Board θ JB Still air 34.1 °C/W\n5 x 5 mm QFN2Thermal Resistance, Junction to Ambient θJA Still air 50.3 °C/W\nThermal Resistance, Junction to Case θJC Still air 10.3 °C/W\nThermal Resistance, Junction to Board θ JB Still air 30.9 °C/W\n7 x 7 mm QFN3Thermal Resistance, Junction to Ambient θJA Still air 46.2 °C/W\nThermal Resistance, Junction to Case θJC Still air 27.1 °C/W\nThermal Resistance, Junction to Board θ JB Still air 28 °C/W\nNote:\n1.Based on a 2-layer\n, PCB with Dimension 3"x4.5". PCB Thickness of 1.6mm. PCB Center Land with 4 V ia to backside, 75% Cu\ncoverage.\n2. Based on PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm. PCB Center Land with 4 Via to top plane.\n3. Based on 2-layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm. PCB Center Land with 16 Via to back side with 75%\nCu coverage.\n \nTable 3.14.  Absolute Maximum Ratings\nParameter Symbol Test Condition Min Typ Max Unit\nStorage Temperature TS –55 — 150 °C\nSupply Voltage VDD –0.5 — 3.8 V\nInput Voltage VIN –0.5 — VDD+ 0.3 V\nOutput Voltage VOUT — — VDD+ 0.3 V\nESD Sensitivity HBM HBM, 100 pF, 1.5 kΩ — — 2000 V\nESD Sensitivity CDM — — 500 V\nPeak Soldering Reflow\nTemperatureTPEAKPb-Free; Solder reflow profile\nper JEDEC J-STD-020— — 260 °C\nMaximum Junction\nTemperatureTJ — — 125 °C\nNote:\n1.Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification\ncompliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may af\nfect device\nreliability.Si5330x Data Sheet • Electrical Specifications\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n28 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 28\n4.  Detailed Block Diagrams\n0\n1CLK0\nCLK1\nCLK_SELPower Supply FilteringVDD\nVDDOA\nVDDOBSFOUTB[1:0]VREF Generator VREF\nDIVB\nSwitching \nLogicOEBDIVB CLK0b\nCLK1bQ3\nQ3b\nQ4\nQ4b\nQ5\nQ5bDIVASFOUTA[1:0]\nOEADIVA\nQ0\nQ0b\nQ1\nQ1b\nQ2\nQ2bLOS\nMonitorLOS0\nLOS1\nFigure 4.1.  Si53301 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n29 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 29\n0\n1CLK0\nCLK1\nCLK_SELPower Supply FilteringVDD\nVDDOA\nVDDOBSFOUTB[1:0]VREF Generator VREF\nDIVB\nSwitching \nLogicOEBDIVBCLK0b\nCLK1b\nQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8bDIVASFOUTA[1:0]\nOEADIVA\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ9\nQ9bQ0\nQ0b\nQ4\nQ4b\nQ5\nQ5bLOS\nMonitorLOS0\nLOS1\nFigure 4.2.  Si53302 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n30 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 30\nCLK0\nCLK1Power Supply FilteringVDD\nVDDOA\nVDDOBSFOUTB[1:0]VREF Generator VREF\nDIVBOEBDIVBCLK0b\nCLK1bQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8bDIVASFOUTA[1:0]\nOEADIVA\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ9\nQ9bQ0\nQ0b\nQ4\nQ4b\nQ5\nQ5b\nFigure 4.3.  Si53303 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n31 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 31\n0\n1CLK0\nCLK1\nCLK_SELPower Supply FilteringVDD\nVDDOA\nVDDOBSFOUTB[1:0]VREF Generator VREF\nSwitching \nLogicOE3CLK0b\nCLK1bQ3\nQ3b\nQ4\nQ4b\nQ5\nQ5bSFOUTA[1:0]\nOE0\nQ0\nQ0b\nQ1\nQ1b\nQ2\nQ2bOE1\nOE2\nOE4\nOE5\nFigure 4.4.  Si53304 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n32 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 32\n0\n1CLK0\nCLK1\nCLK_SELPower Supply FilteringVDD\nVDDOA\nVDDOBSFOUT[1:0]VREF Generator VREF\nSwitching \nLogicOE5CLK0b\nCLK1b\nQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8bOE0\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ9\nQ9bQ0\nQ0b\nQ4\nQ4b\nQ5\nQ5bOE1\nOE2\nOE3\nOE4\nOE6\nOE7\nOE8\nOE9\nFigure 4.5.  Si53305 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n33 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 33\nCLKPower Supply \nFilteringVDD\nVDDO\nCLKbOE\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3bQ0\nQ0bSFOUT[1:0]\nFigure 4.6.  Si53306 Block Diagram\n0\n1CLK0\nCLK1\nCLK_SELPower Supply \nFilteringVDD\nVDDO\nSwitching \nLogicCLK0b\nCLK1bSFOUT[1:0]\nOE\nQ0\nQ0b\nQ1\nQ1b\nFigure 4.7.  Si53307 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n34 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 34\nCLK0\nCLK1Power Supply FilteringVDD\nVDDOA\nVDDOBSFOUTB[1:0]VREF Generator VREF\nDIVBOEBDIVBCLK0b\nCLK1bQ3\nQ3b\nQ4\nQ4b\nQ5\nQ5bDIVASFOUTA[1:0]\nOEADIVA\nQ0\nQ0b\nQ1\nQ1b\nQ2\nQ2b\nLOS\nMonitorLOS0\nLOS1\nFigure 4.8.  Si53308 Block DiagramSi5330x Data Sheet • Detailed Block Diagrams\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n35 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 35\n5.  Pin Descriptions\n5.1  Si53301 Pin Descriptions\nGND \nPAD21\n20\n19\n18\n1723\n22249\n10\n11\n12\n13\n14\n15\n16\n3231302928272625\n7\n85\n642\n31\nLOS0\nLOS1CLK_SEL\nCLK0\nCLK0b\nCLK1bCLK1VREFVDDOAQ0Q0b\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ4\nQ4b\nVDDOBQ5OEAQ5b\nGNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nOEBDIVB\nSFOUTB[1]\nSFOUTB[0]\nVDD\nTable 5.1.  Si53301 -QFN Pin Descriptions\nPin Name Type1 Description\n1 DIVA IOutput divider control pin for Bank A\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n2 SFOUTA[1] IOutput signal format control pin for Bank A\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n3 SFOUTA[0] IOutput signal format control pin for Bank A\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n4 Q0b O Output clock 0 (complement)\n5 Q0 O Output clock 0\n6 GND GND Ground\n7 VDD PCore voltage supply.\nBypass with 1.0 µF capacitor placed as close to the VDD pin as possible.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n36 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 36\nPin Name Type1 Description\n8 CLK_SEL IMux input select pin\nClock inputs are switched without the introduction of glitches.\nWhen CLK_SEL is high, CLK1 is selected.\nWhen CLK_SEL is low , CLK0 is selected.\nCLK_SEL contains an internal pull-down resistor\n.\n9 LOS0 OThe LOS0 status pin indicates whether a clock is present at the CLK0 input.\nCLK0 input clock present LOS0 = 0\nCLK0 input clock not present LOS0 = 1\n10 CLK0 I Input clock 0\n11 CLK0b IInput clock 0 (complement)\nWhen the CLK0 is driven by a single-end input, connect CLK0b to V DD/2.\n12 OEA IOutput enable—Bank A (Outputs Q0 to Q2).\nWhen OE = high, the Bank A outputs are enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOEA contains an internal pull-up resistor.\n13 OEB IOutput enable—Bank B (Outputs Q3 to Q5)\nWhen OE = high, the Bank B outputs are enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOEB contains an internal pull-up resistor.\n14 CLK1 I Input clock 1\n15 CLK1b IInput clock 1 (complement)\nWhen the CLK1 is driven by a single-end input, connect CLK1b to V DD/2.\n16 LOS1 OThe LOS1 status pin indicates whether a clock is present at the CLK1 input:\nCLK1 input clock present LOS1 = 0\nCLK1 input clock not present LOS1 = 1\n17 VREF O Reference voltage output.\n18 VDDOA POutput voltage supply—Bank A (Outputs: Q0 to Q2)\nBypass with 1.0 µF capacitor and place as close to the VDDOA pin as possible.\n19 VDDOB POutput voltage supply—Bank B (Outputs: Q3 to Q5)\nBypass with 1.0 µF capacitor and place as close to the VDDOB pin as possible.\n20 Q5b O Output clock 5 (complement)\n21 Q5 O Output clock 5\n22 SFOUTB[0] IOutput signal format control pin for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n37 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 37\nPin Name Type1 Description\n23 SFOUTB[1] IOutput signal format control pin for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n24 DIVB IOutput divider configuration bit for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n25 Q4b O Output clock 4 (complement)\n26 Q4 O Output clock 4\n27 Q3b O Output clock 3 (complement)\n28 Q3 O Output clock 3\n29 Q2b O Output clock 2 (complement)\n30 Q2 O Output clock 2\n31 Q1b O Output clock 1 (complement)\n32 Q1 O Output clock 1\nGND Pad GND GND Power supply ground and thermal relief.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n38 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 38\n5.2  Si53302 Pin Descriptions\nGND \nPAD\n27\n26\n25\n24\n2329\n283032\n313312\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n4443424140393837363534\n7\n8\n9\n10\n115\n642\n31\nLOS0\nLOS1CLK_SELCLK0\nCLK0b\nCLK1bCLK1VREFVDDOA\nQ0Q0bQ1Q1bQ2Q2b\nQ3\nQ3b\nQ4\nQ4b\nGND\nVDDOBQ5OEA\nQ5b\nQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8b\nQ9\nQ9bGNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nOEBDIVB\nSFOUTB[1]\nSFOUTB[0]GNDVDDNCNC\nTable 5.2.  Si53302 44-QFN Pin Descriptions\nPin # Name Type1 Description\n1 DIVA IOutput divider control pin for Bank A.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n2 SFOUTA[1] IOutput signal format control pin for Bank A.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n3 SFOUTA[0] IOutput signal format control pin for Bank A.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n4 Q2b O Output clock 2 (complement).\n5 Q2 O Output clock 2.\n6 GND GND Ground.\n7 Q1b O Output clock 1 (complement).\n8 Q1 O Output clock 1.\n9 Q0b O Output clock 0 (complement).\n10 Q0 O Output clock 0.\n11 NCNo connect.\nDo not connect this pin to anything.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n39 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 39\nPin # Name Type1 Description\n12 VDD PCore voltage supply.\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\n13 LOS0 OThe LOS0 status pin indicates whether a clock is present at the CLK0 input:\nCLK0 input clock present LOS0 = 0\nCLK0 input clock not present LOS0 = 1\n14 CLK0 I Input clock 0.\n15 CLK0b IInput clock 0 (complement).\nWhen the CLK0 is driven by a single-end LVCMOS input, connect CLK0b to V DD/2.\n16 OEA IOutput enable—Bank A.\nWhen OEA = high, the Bank A outputs are enabled.\nWhen OEA = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OEA is set low.\nOEA contains an internal pull-up resistor.\n17 VREF OReference voltage output.\nSee section 2.3 V oltage Reference (V REF)\n for details.\n18 OEB IOutput enable—Bank B.\nWhen OEB = high, the Bank B outputs are enabled.\nWhen OEB = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OEB is set low.\nOEB contains an internal pull-up resistor.\n19 CLK1 I Input clock 1.\n20 CLK1b IInput clock 1 (complement).\nWhen the CLK1 is driven by a single-end L VCMOS input, connect CLK1b to V DD/2.\n21\nLOS1 OThe LOS1 status pin indicates whether a clock is present at the CLK1 input:\nCLK1 input clock present LOS1 = 0\nCLK1 input clock not present LOS1 = 1\n22 GND GND Ground.\n23 CLK_SEL IMUX input select pin (LVCMOS).\nWhen CLK_SEL is high, CLK1 is selected.\nWhen CLK_SEL is low , CLK0 is selected.\nCLK_SEL contains an internal pull-down resistor\n.\n24 Q9b O Output clock 9 (complement).\n25 Q9 O Output clock 9.\n26 Q8b O Output clock 8 (complement).\n27 Q8 O Output clock 8.\n28 NC No connect.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n40 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 40\nPin # Name Type1 Description\n29 Q7b O Output clock 7 (complement).\n30 Q7 O Output clock 7.\n31 SFOUTB[0] IOutput signal format control pin for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n32 SFOUTB[1] IOutput signal format control pin for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n33 DIVB IOutput divider configuration bit for Bank B.\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n34 VDDOB POutput Clock Voltage Supply—Bank B (Outputs: Q5 to Q9).\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\n35 Q6b O Output clock 6 (complement).\n36 Q6 O Output clock 6.\n37 Q5b O Output clock 5 (complement).\n38 Q5 O Output clock 5.\n39 GND GND Ground.\n40 Q4b O Output clock 4 (complement).\n41 Q4 O Output clock 4.\n42 Q3b O Output clock 3 (complement).\n43 Q3 O Output clock 3.\n44 VDDOA POutput Voltage Supply—Bank A (Outputs: Q0 to Q4).\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\nGND Pad GND GNDGround Pad.\nPower supply ground and thermal relief.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n41 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 41\n5.3  Si53303 Pin Descriptions\nGND \nPAD\n27\n26\n25\n24\n2329\n283032\n313312\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n4443424140393837363534\n7\n8\n9\n10\n115\n642\n31\nNC\nNCNCCLK0\nCLK0b\nCLK1bCLK1VREFVDDOA\nQ0Q0bQ1Q1bQ2Q2b\nQ3\nQ3b\nQ4\nQ4b\nGND\nVDDOBQ5OEA\nQ5b\nQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8b\nQ9\nQ9bGNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nOEBDIVB\nSFOUTB[1]\nSFOUTB[0]GNDVDDNCNC\nTable 5.3.  Si53303 44-QFN Pin Descriptions\nPin # Name Type1 Description\n1 DIVA IOutput divider control pin for Bank A\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or V DD.\n2 SFOUTA[1] IOutput signal format control pin for Bank A\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or V DD.\n3 SFOUTA[0] IOutput signal format control pin for Bank A\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or V DD.\n4 Q2b O Output clock 2 (complement)\n5 Q2 O Output clock 2\n6 GND GND Ground\n7 Q1b O Output clock 1 (complement)\n8 Q1 O Output clock 1\n9 Q0b O Output clock 0 (complement)\n10 Q0 O Output clock 0\n11 NCNo connect.\nDo not connect this pin to anything.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n42 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 42\nPin # Name Type1 Description\n12 VDD PCore voltage supply\nBypass with 1.0 µF capacitor placed as close to the VDD pin as possible\n13 NC No connect\n14 CLK0 I Input clock 0\n15 CLK0b IInput clock 0 (complement)\nWhen the CLK0 is driven by a single-end LVCMOS input, connect CLK0b to V DD/2.\n16 OEA IOutput enable—Bank A\nWhen OE = high, the Bank A outputs are enabled\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats\nFor LVCMOS, both Q and Qb are held low when OE is set low\nOEA contains an internal pull-up resistor\n17 VREF OReference voltage output.\nSee section 2.3 V oltage Reference (V REF)\n for details.\n18 OEB IOutput enable—Bank B\nWhen OE = high, the Bank B outputs are enabled\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats\nFor LVCMOS, both Q and Qb are held low when OE is set low\nOEB contains an internal pull-up resistor.\n19 CLK1 I Input clock 1\n20 CLK1b IInput clock 1 (complement)\nWhen the CLK1 is driven by a single-end L VCMOS input, connect CLK1b to V DD/2.\n21 NC No connect\n22\nGND GND Ground\n23 NC No connect\n24 Q9b O Output clock 9 (complement)\n25 Q9 O Output clock 9\n26 Q8b O Output clock 8 (complement)\n27 Q8 O Output clock 8\n28 NC No connect\n29 Q7b O Output clock 7 (complement)\n30 Q7 O Output clock 7\n31 SFOUTB[0] IOutput signal format control pin for Bank B\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n32 SFOUTB[1] IOutput signal format control pin for Bank B\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n43 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 43\nPin # Name Type1 Description\n33 DIVB IOutput divider configuration bit for Bank B\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n34 VDDOB POutput Clock Voltage Supply—Bank B (Outputs: Q5 to Q9)\nBypass with 1.0 µF capacitor and place close to the VDDOB pin as possible.\n35 Q6b O Output clock 6 (complement)\n36 Q6 O Output clock 6\n37 Q5b O Output clock 5 (complement)\n38 Q5 O Output clock 5.\n39 GND GND Ground.\n40 Q4b O Output clock 4 (complement)\n41 Q4 O Output clock 4.\n42 Q3b O Output clock 3 (complement)\n43 Q3 O Output clock 3\n44 VDDOA POutput Voltage Supply—Bank A (Outputs: Q0 to Q4)\nBypass with 1.0 µF capacitor and place close to the VDDOA pin as possible.\nGND Pad GND GNDGround Pad\nPower supply ground and thermal relief.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n44 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 44\n5.4  Si53304 Pin Descriptions\nGND \nPAD21\n20\n19\n18\n1723\n22249\n10\n11\n12\n13\n14\n15\n16\n3231302928272625\n7\n85\n642\n31\nOE1\nOE4CLK_SEL\nCLK0\nCLK0b\nCLK1bCLK1VREFVDDOAQ0Q0b\nQ1\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ4\nQ4b\nVDDOBQ5OE2Q5b\nGNDOE0\nSFOUTA[1]\nSFOUTA[0]\nOE3OE5\nSFOUTB[1]\nSFOUTB[0]\nVDD\nTable 5.4.  Si53304 32-QFN Pin Descriptions\nPin Name Type1 Description\n1 OE0 IOutput enable—Output 0\nWhen OE = high, Q0 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nThis pin contains an internal pull-up resistor.\n2 SFOUTA[1] IOutput signal format control pin for Bank A\nThree level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n3 SFOUTA[0] IOutput signal format control pin for Bank A\nThree level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n4 Q0b O Output clock 0 (complement)\n5 Q0 O Output clock 0\n6 GND GND Ground\n7 VDD PCore voltage supply\nBypass with 1.0 µF capacitor and place as close to the V DD pin as possible.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n45 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 45\nPin Name Type1 Description\n8 CLK_SEL IMux input select pin (LVCMOS)\nWhen CLK_SEL is high, CLK1 is selected.\nWhen CLK_SEL is low , CLK0 is selected.\nCLK_SEL contains an internal pull-down resistor\n.\n9 OE1 IOutput enable—Output 1\nWhen OE = high, Q1 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nThis pin contains an internal pull-up resistor.\n10 CLK0 I Input clock 0\n11 CLK0b IInput clock 0 (complement)\nWhen the CLK0 is driven by a single-end input, connect CLK0b to V DD/2.\n12 OE2 IOutput enable—Output 2\nWhen OE = high, Q2 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE2 contains an internal pull-up resistor.\n13 OE3 IOutput enable—Output 3\nWhen OE = high, Q3 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE3 contains an internal pull-up resistor.\n14 CLK1 I Input clock 1\n15 CLK1b IInput clock 1 (complement)\nWhen the CLK1 is driven by a single-end input, connect CLK1b to V DD/2.\n16 OE4 IOutput enable—Output 4\nWhen OE = high, Q4 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nThis pin contains an internal pull-up resistor.\n17 VREF O See 2.3 V oltage Reference (V REF)  for details.\n18 VDDOA POutput voltage supply—Bank A (Outputs: Q0 to Q2)\nBypass with 1.0 µF capacitor and place as close to the V DDOA  pin as possible.\n19 VDDOB POutput voltage supply—Bank B (Outputs: Q3 to Q5)\nBypass with 1.0 µF capacitor and place as close to the V DDOB  pin as possible.\n20 Q5b O Output clock 5 (complement)Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n46 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 46\nPin Name Type1 Description\n21 Q5 O Output clock 5\n22 SFOUTB[0] IOutput signal format control pin for Bank B\nThree level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n23 SFOUTB[1] IOutput signal format control pin for Bank B\nThree level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n24 OE5 IOutput enable—Output 5\nWhen OE = high, Q5 is enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nThis pin contains an internal pull-up resistor.\n25 Q4b O Output clock 4 (complement)\n26 Q4 O Output clock 4\n27 Q3b O Output clock 3 (complement)\n28 Q3 O Output clock 3\n29 Q2b O Output clock 2 (complement)\n30 Q2 O Output clock 2\n31 Q1b O Output clock 1 (complement)\n32 Q1 O Output clock 1\nGND Pad GND GNDGround Pad\nPower supply ground and thermal relief.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n47 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 47\n5.5  Si53305 Pin Descriptions\n27\n26\n25\n24\n2329\n283032\n313312\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n4443424140393837363534\n7\n8\n9\n10\n115\n642\n31\nCLK_SELCLK0\nCLK0b\nCLK1bCLK1VREFVDDOA\nQ0Q0bQ1Q1bQ2Q2b\nQ3\nQ3b\nQ4\nQ4b\nVDDOBQ5\nQ5b\nQ6\nQ6b\nQ7\nQ7b\nQ8\nQ8b\nQ9\nQ9bGNDSFOUT[0]\nOE5SFOUT[1]GNDVDDNCOE2\nOE1\nOE0\nOE3\nOE4OE9OE8OE7OE6GND \nPAD\nTable 5.5.  Si53305 44-QFN Pin Descriptions\nPin # Name Type1 Description\n1 OE2 IOutput enable—Output 2\nWhen OE = high, Q2 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE2 contains an internal pull-up resistor.\n2 SFOUT[0] IOutput signal format control pin [0]\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n3 OE1 IOutput enable—Output 1\nWhen OE = high, Q1 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE1 contains an internal pull-up resistor.\n4 Q2b O Output clock 2 (complement)\n5 Q2 O Output clock 2\n6 GND GND Ground\n7 Q1b O Output clock 1 (complement)Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n48 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 48\nPin # Name Type1 Description\n8 Q1 O Output clock 1\n9 Q0b O Output clock 0 (complement)\n10 Q0 O Output clock 0\n11 OE0 IOutput enable—Output 0\nWhen OE = high, Q0 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE0 contains an internal pull-up resistor.\n12 VDD PCore voltage supply\nBypass with 1.0 µF capacitor and place close to the VDD pin as possible\n13 OE3 IOutput Enable 3\nWhen OE = high, Q3 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE3 contains an internal pull-up resistor.\n14 CLK0 I Input clock 0\n15 CLK0b IInput clock 0 (complement)\nWhen CLK0 is driven by a single-ended input, connect CLK0b to V DD/2.\n16 OE4 IOutput Enable 4\nWhen OE = high, Q4 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE4 contains an internal pull-up resistor.\n17 VREF OReference voltage output.\nSee 2.3 V oltage Reference (V REF)\n for details.\n18 OE5 IOutput Enable 5\nWhen OE = high, Q5 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE5 contains an internal pull-up resistor.\n19 CLK1 I Input clock 1\n20 CLK1b IInput clock 1 (complement)\nWhen CLK1 is driven by a single-ended input, connect CLK1b to V DD/2.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n49 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 49\nPin # Name Type1 Description\n21 OE6 IOutput Enable 6\nWhen OE = high, Q6 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE6 contains an internal pull-up resistor.\n22 GND GND Ground\n23 OE9 IOutput Enable 9\nWhen OE = high, Q9 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE9 contains an internal pull-up resistor.\n24 Q9b O Output clock 9 (complement)\n25 Q9 O Output clock 9\n26 Q8b O Output clock 8 (complement)\n27 Q8 O Output clock 8\n28 NC No Connect\n29 Q7b O Output clock 7 (complement)\n30 Q7 O Output clock 7\n31 OE8 IOutput Enable 8\nWhen OE = high, Q8 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE8 contains an internal pull-up resistor.\n32 SFOUT[1] IOutput signal format control pin [1]\nThree-level input control. Internally biased at V DD/2. Can be left floating or tied to ground\nor V DD.\n33 OE7 IOutput Enable 7\nWhen OE = high, Q7 is enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE7 contains an internal pull-up resistor.\n34 VDDOB POutput voltage supply—Bank B (Outputs Q5 through Q9)\nBypass with 1.0 µF capacitor and place as close to VDDOB pin as possible.\n35 Q6b O Output clock 6 (complement)\n36 Q6 O Output clock 6\n37 Q5b O Output clock 5 (complement)\n38 Q5 O Output clock 5Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n50 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 50\nPin # Name Type1 Description\n39 CLK_SEL IMUX input select pin (LVCMOS)\nWhen CLK_SEL is high, CLK1 is selected\nWhen CLK_SEL is low , CLK0 is selected\nCLK_SEL contains an internal pull-down resistor\n40 Q4b O\nOutput clock 4 (complement)\n41 Q4 O Output clock 4\n42 Q3b O Output clock 3 (complement)\n43 Q3 O Output clock 3\n44 VDDOA POutput voltage supply—Bank A (Outputs Q0 to Q4)\nBypass with 1.0 µF capacitor and place as close to VDDOA pin as possible.\nGND Pad GND GNDGround Pad\nPower supply ground and thermal relief\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n51 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 51\n5.6  Si53306 Pin Descriptions\nSFOUT0\nGND \nPAD\n911\n10125\n6\n7\n8\n16151413\n42\n31\nCLK\nCLKb\nQ0bQ0\nQ1bQ1\nQ2\nQ2bQ3b\nQ3VDDO OE\nGND\nSFOUT1VDD\nTable 5.6.  Si53306 16-QFN Pin Descriptions\nPin Name Type1 Description\n1 VDD PCore voltage supply.\nBypass with 1.0 μF capacitor and place as close to the VDD pin as possible.\n2 CLK I Input clock.\n3 CLKb IInput clock (complement).\nWhen the CLK is driven by a single-ended input, connect CLKb to VDD/2.\n4 GND GND Ground.\n5 VDDO POutput voltage supply— All outputs (Q0 to Q3).\nBypass with 1.0 μF capacitor and place as close to the VDDO pin as possible.\n6 Q3b O Output clock 3 (complement).\n7 Q3 O Output clock 3.\n8 SFOUT1 IOutput signal format control pin 1.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n9 Q2b O Output clock 2 (complement).\n10 Q2 O Output clock 2.\n11 Q1b O Output clock 1 (complement).\n12 Q1 O Output clock 1.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n52 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 52\nPin Name Type1 Description\n13 SFOUT0 IOutput signal format control pin 0.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n14 Q0b O Output clock 0 (complement).\n15 Q0 O Output clock 0.\n16 OE IOutput enable.\nWhen OE = high, all outputs are enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE contains an internal pull-up resistor.\nGND Pad GND GND Ground.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n53 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 53\n5.7  Si53307 Pin Descriptions\nSFOUT0\nGND \nPAD\n911\n10125\n6\n7\n8\n16151413\n42\n31\nCLK1\nCLK1b\nCLK_SELGND\nQ0bQ0\nQ1\nQ1bCLK0\nCLK0bVDDO OE\nSFOUT1VDD\nGND\nTable 5.7.  Si53307 16-QFN Pin Descriptions\nPin Name Type1 Description\n1 VDD PCore voltage supply.\nBypass with 1.0 μF capacitor and place as close to the VDD pin as possible.\n2 CLK1 I Input clock 1.\n3 CLK1b IInput clock 1 (complement).\nWhen CLK1 is driven by a single-ended input, connect CLK1b to VDD/2.\n4 GND GND Ground.\n5 VDDO POutput clock supply voltage.\nBypass with 1.0 μF capacitor and place as close to the VDDO pin as possible.\n6 CLK0 I Input clock 0.\n7 CLK0b IInput clock 0 (complement).\nWhen CLK0 is driven by a single-ended input, connect CLK0b to VDD/2.\n8 SFOUT1 IOutput signal format control pin 1.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n9 Q1b O Output clock 1 (complement).\n10 Q1 O Output clock 1.\n11 Q0b O Output clock 0 (complement).\n12 Q0 O Output clock 0.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n54 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 54\nPin Name Type1 Description\n13 SFOUT0 IOutput signal format control pin 0.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n14 CLK_SEL IMux input select pin:\nWhen CLK_SEL is high, CLK1 is selected.\nWhen CLK_SEL is low , CLK0 is selected.\nCLK_SEL contains an internal pull-down resistor\n.\n15 GND GND Ground.\n16 OE IOutput enable.\nWhen OE = high, all outputs are enabled.\nWhen OE = low , Q is held low\n, and Qb is held high for differential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOE contains an internal pull-up resistor.\nGND Pad GND GND Ground.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n55 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 55\n5.8  Si53308 Pin Descriptions\nGND \nPAD\n18\n1720\n192123\n22249\n10\n11\n12\n13\n14\n15\n16\n3231302928272625\n7\n85\n642\n31\nCLK0\nCLK0b\nOEA\nLOS1CLK1NCVDDQ0Q0b\nQ1b\nQ2\nQ2b\nQ3\nQ3b\nQ4OEB\nQ4b\nQ5\nQ5b\nGNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nCLK1bDIVB\nSFOUTB[1]\nSFOUTB[0]LOS0VDDOBQ1\nVDDOA\nVREF\nTable 5.8.  Si53308 32-QFN Pin Descriptions\nPin Name Type1 Description\n1 DIVA IOutput divider control pin for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n2 SFOUTA[1] IOutput signal format control pin 1 for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n3 SFOUTA[0] IOutput signal format control pin 0 for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n4 Q0b O Output clock 0 (complement).\n5 Q0 O Output clock 0.\n6 GND GND Ground.\n7 VDD PCore voltage supply.\nBypass with 1.0 µF capacitor and place close to the VDD pin as possible.\n8 NC No connect.\n9 LOS0 OThe LOS0 status pin indicates whether a clock is present (LOS0 = 0) or not present\n(LOS0 = 1) at the CLK0 input.\n10 CLK0 I Input clock 0.\n11 CLK0b IInput clock 0 (complement).\nWhen CLK0 is driven by a single-ended input, connect CLK0b to VDD/2.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n56 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 56\nPin Name Type1 Description\n12 OEA IOutput enable—Bank A.\nWhen OE = high, the Bank A outputs are enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOEA contains an internal pull-up resistor.\n13 OEB IOutput enable—Bank B.\nWhen OE = high, the Bank B outputs are enabled.\nWhen OE = low , Q is held low and Qb is held high for dif\nferential formats.\nFor LVCMOS, both Q and Qb are held low when OE is set low.\nOEB contains an internal pull-up resistor.\n14 CLK1 I Input clock 1.\n15 CLK1b IInput clock 1 (complement).\nWhen CLK1 is driven by a single-ended input, connect CLK1b to VDD/2.\n16 LOS1 OThe LOS1 status pin indicates whether a clock is present (LOS1 = 0) or not present\n(LOS1 = 1) at the CLK1 input.\n17 VREF O Reference voltage.\n18 VDDOA POutput Clock Voltage Supply—Bank A (Outputs: Q0 to Q2).\nBypass with 1.0 µF capacitor and place as close to the VDDOA pin as\npossible.\n19 VDDOB POutput Clock Voltage Supply—Bank B (Outputs: Q3 to Q5).\nBypass with 1.0 µF capacitor and place as close to the VDDOB pin as\npossible.\n20 Q5b O Output clock 5 (complement).\n21 Q5 O Output clock 5.\n22 SFOUTB[0] IOutput signal format control pin 0 for Bank B.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n23 SFOUTB[1] IOutput signal format control pin 1 or Bank B.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n24 DIVB IOutput divider control pin for Bank B.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to\nground or VDD.\n25 Q4b O Output clock 4 (complement).\n26 Q4 O Output clock 4.\n27 Q3b O Output clock 3 (complement).\n28 Q3 O Output clock 3.\n29 Q2b O Output clock 2 (complement).Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n57 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 57\nPin Name Type1 Description\n30 Q2 O Output clock 2.\n31 Q1b O Output clock 1 (complement).\n32 Q1 O Output clock 1.\nGND Pad GND GNDGround Pad.\nPower supply ground and thermal relief.\nNote:\n1.Pin types are: I = input, O = output, P = power\n, GND = ground.Si5330x Data Sheet • Pin Descriptions\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n58 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 58\n6.  Package Outlines\n6.1  16-QFN Package Diagram\nFigure 6.1.  3x3 mm 16-QFN Package Diagram Dimensions\nTable 6.1.  Package Diagram Dimensions\nDimension Min Nom Max\nA 0.80 0.85 0.90\nA1 0.00 0.02 0.05\nb 0.18 0.25 0.30\nD 3.00 BSC\nD2 1.70 1.80 1.90\ne 0.50 BSC\nE 3.00 BSC\nE2 1.70 1.80 1.90\nL 0.30 0.40 0.50\naaa — — 0.10\nbbb — — 0.10\nccc — — 0.08\nddd — — 0.10\neee — — 0.05\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2.\nDimensioning and Tolerancing per ANSI Y14.5M-1994.Si5330x Data Sheet • Package Outlines\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n59 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 59\n6.2  32-QFN Package Diagram\nFigure 6.2.  5x5 mm 32-QFN Package Diagram Dimensions\nTable 6.2.  Package Diagram Dimensions\nDimension Min Nom Max\nA 0.80 0.85 1.00\nA1 0.00 0.02 0.05\nb 0.18 0.25 0.30\nc 0.20 0.25 0.30\nD 5.00 BSC\nD2 2.00 2.15 2.30\ne 0.50 BSC\nE 5.00 BSC\nE2 2.00 2.15 2.30\nL 0.30 0.40 0.50\naaa 0.10\nbbb 0.10\nccc 0.08\nddd 0.10\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2.\nDimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MO-220.Si5330x Data Sheet • Package Outlines\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n60 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 60\n6.3  44-QFN Package Diagram\nFigure 6.3.  7x7 mm 44-QFN Package Diagram Dimensions\nTable 6.3.  Package Diagram Dimensions\nDimension Min Nom Max\nA 0.80 0.85 0.90\nA1 0.00 0.02 0.05\nb 0.18 0.25 0.30\nD 7.00 BSC\nD2 2.65 2.80 2.95\ne 0.50 BSC\nE 7.00 BSC\nE2 2.65 2.80 2.95\nL 0.30 0.40 0.50\naaa — — 0.10\nbbb — — 0.10\nccc — — 0.08\nddd — — 0.10\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2.\nDimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MO-220.\n4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.Si5330x Data Sheet • Package Outlines\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n61 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 61\n7.  Land Patterns\n7.1  16-QFN Land Pattern\nFigure 7.1.  3x3 mm 16-QFN Land Pattern\nTable 7.1.  PCB Land Pattern\nDimension mm\nC1 3.00\nC2 3.00\nE 0.50\nX1 0.30\nY1 0.80\nX2 1.80\nY2 1.80\nNotes:\nGeneral\n1.All dimensions shown are in millimeters (mm).\n2.\nThis Land Pattern Design is based on the IPC-7351 guidelines.\n3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a\nFabrication Allowance of 0.05 mm.\nSolder Mask Design\n1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60mm\nminimum, all the way around the pad.\nStencil Design\n1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.\n2. The stencil thickness should be 0.125 mm (5 mils).\n3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.\n4. A 2 x 2 array of 0.65 mm square openings on a 0.90 mm pitch should be used for the center ground pad.\nCard Assembly\n1. A No-Clean, Type-3 solder paste is recommended.\n2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.Si5330x Data Sheet • Land Patterns\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n62 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 62\n7.2  32-QFN Land Pattern\nFigure 7.2.  5x5 mm 32-QFN Land Pattern\nTable 7.2.  PCB Land Pattern\nDimension Min Max\nC1 4.52 4.62\nC2 4.52 4.62\nE 0.50 BSC\nX1 0.20 0.30\nX2 2.20 2.30\nY1 0.59 0.69\nY2 2.20 2.30\nNotes:\nGeneral\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2.\nThis Land Pattern Design is based on the IPC-7351 guidelines.\nSolder Mask Design\n1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm\nminimum, all the way around the pad.\nStencil Design\n1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.\n2. The stencil thickness should be 0.125 mm (5 mils).\n3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.\n4. A 2×2 array of 0.75 mm square openings on 1.15 mm pitch should be used for the center ground pad.\nCard Assembly\n1. A No-Clean, Type-3 solder paste is recommended.\n2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.Si5330x Data Sheet • Land Patterns\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n63 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 63\n7.3  44-QFN Land Pattern\nFigure 7.3.  7x7 mm 44-QFN Land Pattern\nTable 7.3.  PCB Land Pattern\nDimension Min Max\nC1 6.80 6.90\nC2 6.80 6.90\nE 0.50 BSC\nX1 0.20 0.30\nX2 2.85 2.95\nY1 0.75 0.85\nY2 2.85 2.95\nNotes:\nGeneral\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2.\nThis Land Pattern Design is based on the IPC-7351 guidelines.\nSolder Mask Design\n1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm\nminimum, all the way around the pad.\nStencil Design\n1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.\n2. The stencil thickness should be 0.125 mm (5 mils).\n3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.\n4. A 2×2 array of 1.0 mm square openings on 1.45 mm pitch should be used for the center ground pad.\nCard Assembly\n1. A No-Clean, Type-3 solder paste is recommended.\n2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.Si5330x Data Sheet • Land Patterns\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n64 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 64\n8.  Top Markings\n8.1  Si53301/04/08 Top Markings\nFigure 8.1.  Si53301 Top Marking Figure 8.2.  Si53304 Top Marking Figure 8.3.  Si53308 Top Marking\nTable 8.1.  Si53301/04/08 32-QFN Top Marking Explanation\nMark Method: Laser\nFont Size: 2.0 Point (28 mils)\nCenter-Justified\nLine 1 Marking: Device Part Number 53301 for Si53301-B-GM\n53304 for Si53304-B-GM\n53308 for Si53308-B-GM\nLine 2 Marking: Device Revision/Type B-GM\nLine 3 Marking: TTTTTT = Mfg Code Manufacturing Code\nLine 4 Marking Circle = 0.5 mm Diameter\nLower-Left JustifiedPin 1 Identifier\nYY = Year\nWW = W ork W\neekAssigned by Assembly Supplier. Corresponds to the year and work week of\nthe mold date.Si5330x Data Sheet • Top Markings\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n65 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 65\n8.2  Si53302/03/05 Top Markings\nFigure 8.4.  Si53302 Top Marking\n Figure 8.5.  Si53303 Top Marking\n Figure 8.6.  Si53305 Top Marking\nTable 8.2.  Si53302/03/05 44-QFN Top Marking Explanation\nMark Method: Laser\nFont Size: 1.9 Point (26 mils)\nRight-Justified\nLine 1 Marking: Device Part Number 53302 for Si53302-B-GM\n53303 for Si53303-B-GM\n53305 for Si53305-B-GM\nLine 2 Marking: YY = Year\nWW=W ork W\neekAssigned by Assembly Supplier. Corresponds to the year and work week of\nthe mold date.\nTTTTTT = Mfg Code Manufacturing Code from the Assembly Purchase Order form.\nLine 3 Marking: Circle=1.3 mm Diameter\nCenter-Justified"e3" Pb-Free Symbol\nCountry of Origin\nISO Code AbbreviationTW\nLine 4 Marking Circle = 0.75 mm Diameter\nFilledPin 1 IdentificationSi5330x Data Sheet • Top Markings\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n66 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 66\n8.3  Si53306/07 Top Markings\nFigure 8.7.  Si53306 Top Marking Figure 8.8.  Si53307 Top Marking\nTable 8.3.  Si53306/07 Top Marking Explanation\nMark Method: Laser\nFont Size:0.635 mm (25 mils)\nRight-Justified\nLine 1 Marking: Device Part Number3306 for Si53306-B-GM\n3307 for Si53307-B-GM\nLine 2 Marking:TTTT = Mfg Code Manufacturing Code from the Assembly Purchase Order form.\nYY = Year\nWW=W ork W\neekAssigned by Assembly Supplier. Corresponds to the year and work week of\nthe mold date.\nLine 3 Marking:Circle=0.5 mm Diameter\n(Bottom-Left Justified)Pin 1 Identifier\nYWW = Date CodeCorresponds to the last digit of the current year (Y) and the workweek (WW)\nof the mold date.Si5330x Data Sheet • Top Markings\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n67 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 67\n9.  Revision History\nRevision 1.0\nApril, 2019\nInitial release.Si5330x Data Sheet • Revision History\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www .skyworksinc.com\n68 Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • November 5, 2021 68\nCopyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.\nInformation in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the \ninformation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, speciﬁcations or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conﬂicts, incompatibilities, or other diﬃculties arising from any future changes.\nNo license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability \nfor any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks’ Terms and Conditions of Sale.\nTHE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR \nOTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\nSkyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks \nproducts could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.\nCustomers are responsible for their products and applications using Skyworks products, which may deviate from published speciﬁcations as a result of \ndesign defects, errors, or operation of products outside of published parameters or design speciﬁcations. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks’ published speciﬁcations or parameters.\nSkyworks, the Skyworks symbol, Sky5\n®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or \nregistered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for \nidentiﬁcation purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.Portfolio\nwww.skyworksinc.com/ia/timingSW/HW\nwww.skyworksinc.com/CBProQuality\nwww.skyworksinc.com/qualitySupport & Resources\nwww.skyworksinc.com/support\nClockBuilder Pro\nCustomize Skyworks clock generators, \njitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!\nwww.skyworksinc.com/CBPro\nSkyworks Solutions, Inc.  |  Nasdaq: SWKS  |  sales@skyworksinc.com  |  www.skyworksinc.com\nUSA: 781-376-3000  |  Asia: 886-2-2735 0399  |  Europe: 33 (0)1 43548540  |    \n\n'}]
!==============================================================================!
### Component Summary: Si53306-B-GM

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 1.8V, 2.5V, 3.3V
  - Output Voltage Supply (VDDO): 1.8V, 2.5V, 3.3V

- **Current Ratings:**
  - Supply Current (IDD): 65 mA (typical)
  - Output Buffer Supply Current (IDDO): 20 mA (per output at 100 MHz)

- **Power Consumption:**
  - Power consumption varies based on output configuration and frequency, with typical values around 20 mA for CMOS outputs.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 16-QFN (3mm x 3mm)

- **Special Features:**
  - Ultra-low additive jitter: 50 fs rms
  - Supports up to 4 outputs
  - Any-format inputs (LVPECL, LVDS, LVCMOS, etc.)
  - Built-in LDOs for high PSRR performance
  - Synchronous output enable
  - Loss of signal (LOS) monitoring
  - Output clock division options: /1, /2, /4
  - RoHS compliant, Pb-free

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

**Description:**
The Si53306-B-GM is a member of the Si5330x family of ultra-low jitter fanout clock buffers. It is designed to distribute clock signals with high precision and low noise, making it suitable for applications requiring reliable clock distribution. The device features a single input and provides four output clocks, which can be configured for various output formats, including differential and single-ended signals.

**Typical Applications:**
- **Clock Distribution:** Ideal for applications that require the distribution of clock signals across multiple devices, such as FPGAs, ASICs, and SoCs.
- **Redundant Clocking:** Provides redundancy in clocking systems to ensure reliability in critical applications.
- **Signal Processing:** Used in systems where precise timing is crucial, such as telecommunications and data communications.
- **High-Speed Data Interfaces:** Suitable for high-speed data transmission systems that require low jitter and high signal integrity.

This component is particularly useful in environments where noise is a concern, thanks to its built-in LDOs and high power supply rejection ratio (PSRR), which help maintain signal integrity.