
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/sources_1/new/TOP.vhd:25]
INFO: [Synth 8-638] synthesizing module 'option' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/OPTION/OPTION/OPTION.srcs/sources_1/new/OPTION.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'option' (1#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/OPTION/OPTION/OPTION.srcs/sources_1/new/OPTION.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/CLOCK/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.vhd:26]
	Parameter num_cycles bound to: 1 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/CLOCK/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.vhd:33]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/CLOCK/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'clock' (2#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/CLOCK/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.vhd:26]
INFO: [Synth 8-638] synthesizing module 'computation' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/COMPUTATION/COMPUTATION.srcs/sources_1/new/COMPUTATION.vhd:25]
INFO: [Synth 8-638] synthesizing module 'velocity' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/p_VELOCITY/p_VELOCITY/p_VELOCITY.srcs/sources_1/new/p_VELOCITY.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'velocity' (3#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/p_VELOCITY/p_VELOCITY/p_VELOCITY.srcs/sources_1/new/p_VELOCITY.vhd:25]
INFO: [Synth 8-638] synthesizing module 'avg_velocity' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/p_AVG_VELOCITY/p_AVG_VELOCITY/p_AVG_VELOCITY.srcs/sources_1/new/p_AVG_VELOCITY.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'avg_velocity' (4#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/p_AVG_VELOCITY/p_AVG_VELOCITY/p_AVG_VELOCITY.srcs/sources_1/new/p_AVG_VELOCITY.vhd:26]
INFO: [Synth 8-638] synthesizing module 'distance' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_DISTANCE/p_DISTANCE/p_DISTANCE.srcs/sources_1/new/p_DISTANCE.vhd:24]
WARNING: [Synth 8-614] signal 's_distance' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_DISTANCE/p_DISTANCE/p_DISTANCE.srcs/sources_1/new/p_DISTANCE.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'distance' (5#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_DISTANCE/p_DISTANCE/p_DISTANCE.srcs/sources_1/new/p_DISTANCE.vhd:24]
INFO: [Synth 8-638] synthesizing module '\output ' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_OUTPUT/p_OUTPUT/p_OUTPUT.srcs/sources_1/new/p_OUTPUT.vhd:26]
INFO: [Synth 8-256] done synthesizing module '\output ' (6#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_OUTPUT/p_OUTPUT/p_OUTPUT.srcs/sources_1/new/p_OUTPUT.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'computation' (7#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/COMPUTATION/COMPUTATION.srcs/sources_1/new/COMPUTATION.vhd:25]
INFO: [Synth 8-638] synthesizing module 'displayer' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:34]
WARNING: [Synth 8-614] signal 'value_i' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:39]
WARNING: [Synth 8-614] signal 'dec' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:39]
WARNING: [Synth 8-614] signal 's_d1' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:39]
WARNING: [Synth 8-614] signal 's_d2' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:39]
WARNING: [Synth 8-614] signal 's_d3' is read in the process but is not in the sensitivity list [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'displayer' (8#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/DISPLAYER/DISPLAYER/DISPLAYER.srcs/sources_1/new/DISPLAYER.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/sources_1/new/TOP.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1001.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc]
WARNING: [Vivado 12-584] No ports matched 'number_o(0)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'number_o(1)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'number_o(2)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'number_o(3)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adress_o(0)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adress_o(1)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adress_o(2)'. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.srcs/constrs_1/new/c_TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'distance_o_reg' [D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/COMPUTATION/P_DISTANCE/p_DISTANCE/p_DISTANCE.srcs/sources_1/new/p_DISTANCE.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Multipliers : 
	               7x32  Multipliers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT2   |     1|
|3     |LUT3   |     2|
|4     |LUT4   |     5|
|5     |LUT5   |     4|
|6     |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.973 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1001.973 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.973 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 16 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1015.570 ; gain = 13.598
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/VS/4.semestr/BPC-DE1/Computer_exercise/Digital-electronics-1/Labs/project/TOP/TOP/TOP.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  3 09:29:00 2021...
