<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
defines: 
time_elapsed: 0.428s
ram usage: 28816 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkb9zced2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: No timescale set for &#34;scbuf_sig_buf&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: Compile module &#34;work@scbuf_sig_buf&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>: Implicit port type (wire) for &#34;scbuf_scdata_fbdecc_c4&#34;,
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: Top level module &#34;work@scbuf_sig_buf&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpkb9zced2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_scbuf_sig_buf
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkb9zced2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkb9zced2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@scbuf_sig_buf)
 |vpiName:work@scbuf_sig_buf
 |uhdmallPackages:
 \_package: builtin, parent:work@scbuf_sig_buf
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@scbuf_sig_buf, file:<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>, line:21, parent:work@scbuf_sig_buf
   |vpiDefName:work@scbuf_sig_buf
   |vpiFullName:work@scbuf_sig_buf
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:23
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:23
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5), line:23
     |vpiName:scbuf_dram_wr_data_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5), line:23
         |vpiName:scbuf_dram_wr_data_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5), line:24
     |vpiName:scbuf_dram_data_vld_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5), line:24
         |vpiName:scbuf_dram_data_vld_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5), line:24
     |vpiName:scbuf_dram_data_mecc_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5), line:24
         |vpiName:scbuf_dram_data_mecc_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5), line:25
     |vpiName:scbuf_sctag_ev_uerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25
         |vpiName:scbuf_sctag_ev_uerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5), line:25
     |vpiName:scbuf_sctag_ev_cerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25
         |vpiName:scbuf_sctag_ev_cerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4_pb), line:27
     |vpiName:scbuf_scdata_fbdecc_c4_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27
         |vpiName:scbuf_scdata_fbdecc_c4_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4_pb
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5_pb), line:27
     |vpiName:scbuf_dram_wr_data_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27
         |vpiName:scbuf_dram_wr_data_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5_pb), line:28
     |vpiName:scbuf_dram_data_vld_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28
         |vpiName:scbuf_dram_data_vld_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5_pb), line:28
     |vpiName:scbuf_dram_data_mecc_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28
         |vpiName:scbuf_dram_data_mecc_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5_pb), line:29
     |vpiName:scbuf_sctag_ev_uerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29
         |vpiName:scbuf_sctag_ev_uerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5_pb), line:29
     |vpiName:scbuf_sctag_ev_cerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29
         |vpiName:scbuf_sctag_ev_cerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
   |vpiContAssign:
   \_cont_assign: , line:49
     |vpiRhs:
     \_part_select: , line:49, parent:scbuf_scdata_fbdecc_c4_pb
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_scdata_fbdecc_c4_pb)
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:623
         |vpiSize:32
         |INT:623
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:49, parent:scbuf_scdata_fbdecc_c4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_scdata_fbdecc_c4)
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:623
         |vpiSize:32
         |INT:623
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_part_select: , line:50, parent:scbuf_dram_wr_data_r5_pb
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_dram_wr_data_r5_pb)
       |vpiLeftRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:50, parent:scbuf_dram_wr_data_r5
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_dram_wr_data_r5)
       |vpiLeftRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:51
     |vpiRhs:
     \_ref_obj: (scbuf_dram_data_vld_r5_pb), line:51
       |vpiName:scbuf_dram_data_vld_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_dram_data_vld_r5), line:51
       |vpiName:scbuf_dram_data_vld_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiContAssign:
   \_cont_assign: , line:52
     |vpiRhs:
     \_ref_obj: (scbuf_dram_data_mecc_r5_pb), line:52
       |vpiName:scbuf_dram_data_mecc_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_dram_data_mecc_r5), line:52
       |vpiName:scbuf_dram_data_mecc_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiContAssign:
   \_cont_assign: , line:53
     |vpiRhs:
     \_ref_obj: (scbuf_sctag_ev_uerr_r5_pb), line:53
       |vpiName:scbuf_sctag_ev_uerr_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_sctag_ev_uerr_r5), line:53
       |vpiName:scbuf_sctag_ev_uerr_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiContAssign:
   \_cont_assign: , line:54
     |vpiRhs:
     \_ref_obj: (scbuf_sctag_ev_cerr_r5_pb), line:54
       |vpiName:scbuf_sctag_ev_cerr_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_sctag_ev_cerr_r5), line:54
       |vpiName:scbuf_sctag_ev_cerr_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:23
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5), line:23
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5), line:24
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5), line:24
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29
 |uhdmtopModules:
 \_module: work@scbuf_sig_buf (work@scbuf_sig_buf), file:<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>, line:21
   |vpiDefName:work@scbuf_sig_buf
   |vpiName:work@scbuf_sig_buf
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4
         |vpiRange:
         \_range: , line:33
           |vpiLeftRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:623
             |vpiSize:32
             |INT:623
           |vpiRightRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_wr_data_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_wr_data_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_vld_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_vld_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_mecc_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_mecc_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_uerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_uerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_cerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_cerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
     |vpiName:scbuf_scdata_fbdecc_c4_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
         |vpiName:scbuf_scdata_fbdecc_c4_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4_pb
         |vpiRange:
         \_range: , line:40
           |vpiLeftRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:623
             |vpiSize:32
             |INT:623
           |vpiRightRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_wr_data_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_wr_data_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5_pb
         |vpiRange:
         \_range: , line:41
           |vpiLeftRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_vld_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_vld_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_mecc_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_mecc_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_uerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_uerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_cerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_cerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
Object: \work_scbuf_sig_buf of type 3000
Object: \work_scbuf_sig_buf of type 32
Object: \scbuf_scdata_fbdecc_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_wr_data_r5 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_data_vld_r5 of type 44
Object: \scbuf_dram_data_mecc_r5 of type 44
Object: \scbuf_sctag_ev_uerr_r5 of type 44
Object: \scbuf_sctag_ev_cerr_r5 of type 44
Object: \scbuf_scdata_fbdecc_c4_pb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_wr_data_r5_pb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_data_vld_r5_pb of type 44
Object: \scbuf_dram_data_mecc_r5_pb of type 44
Object: \scbuf_sctag_ev_uerr_r5_pb of type 44
Object: \scbuf_sctag_ev_cerr_r5_pb of type 44
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_wr_data_r5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_data_vld_r5 of type 36
Object: \scbuf_dram_data_mecc_r5 of type 36
Object: \scbuf_sctag_ev_uerr_r5 of type 36
Object: \scbuf_sctag_ev_cerr_r5 of type 36
Object: \scbuf_scdata_fbdecc_c4_pb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_wr_data_r5_pb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_dram_data_vld_r5_pb of type 36
Object: \scbuf_dram_data_mecc_r5_pb of type 36
Object: \scbuf_sctag_ev_uerr_r5_pb of type 36
Object: \scbuf_sctag_ev_cerr_r5_pb of type 36
Object: \work_scbuf_sig_buf of type 32
Object: \scbuf_scdata_fbdecc_c4 of type 44
Object: \scbuf_dram_wr_data_r5 of type 44
Object: \scbuf_dram_data_vld_r5 of type 44
Object: \scbuf_dram_data_mecc_r5 of type 44
Object: \scbuf_sctag_ev_uerr_r5 of type 44
Object: \scbuf_sctag_ev_cerr_r5 of type 44
Object: \scbuf_scdata_fbdecc_c4_pb of type 44
Object: \scbuf_dram_wr_data_r5_pb of type 44
Object: \scbuf_dram_data_vld_r5_pb of type 44
Object: \scbuf_dram_data_mecc_r5_pb of type 44
Object: \scbuf_sctag_ev_uerr_r5_pb of type 44
Object: \scbuf_sctag_ev_cerr_r5_pb of type 44
Object:  of type 8
Object:  of type 42
Object: \scbuf_scdata_fbdecc_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scbuf_scdata_fbdecc_c4_pb of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \scbuf_dram_wr_data_r5 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scbuf_dram_wr_data_r5_pb of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \scbuf_dram_data_vld_r5 of type 608
Object: \scbuf_dram_data_vld_r5_pb of type 608
Object:  of type 8
Object: \scbuf_dram_data_mecc_r5 of type 608
Object: \scbuf_dram_data_mecc_r5_pb of type 608
Object:  of type 8
Object: \scbuf_sctag_ev_uerr_r5 of type 608
Object: \scbuf_sctag_ev_uerr_r5_pb of type 608
Object:  of type 8
Object: \scbuf_sctag_ev_cerr_r5 of type 608
Object: \scbuf_sctag_ev_cerr_r5_pb of type 608
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object: \scbuf_dram_wr_data_r5 of type 36
Object: \scbuf_dram_data_vld_r5 of type 36
Object: \scbuf_dram_data_mecc_r5 of type 36
Object: \scbuf_sctag_ev_uerr_r5 of type 36
Object: \scbuf_sctag_ev_cerr_r5 of type 36
Object: \scbuf_scdata_fbdecc_c4_pb of type 36
Object: \scbuf_dram_wr_data_r5_pb of type 36
Object: \scbuf_dram_data_vld_r5_pb of type 36
Object: \scbuf_dram_data_mecc_r5_pb of type 36
Object: \scbuf_sctag_ev_uerr_r5_pb of type 36
Object: \scbuf_sctag_ev_cerr_r5_pb of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_scbuf_sig_buf&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x252e8c0] str=&#39;\work_scbuf_sig_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x252eb60] str=&#39;\scbuf_scdata_fbdecc_c4&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252eeb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252f3d0] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252f620] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x252f210] str=&#39;\scbuf_dram_wr_data_r5&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252f7d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252fb10] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252fcc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x252f980] str=&#39;\scbuf_dram_data_vld_r5&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x252fec0] str=&#39;\scbuf_dram_data_mecc_r5&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x2530030] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x25301a0] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x25303a0] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; input port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530540]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530880] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x25306f0] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; input port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x2530be0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x2530f00] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x25310b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x2530d70] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x2531340] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x2531460] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x25315f0] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; input port=12
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25319a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2531b50] str=&#39;\scbuf_scdata_fbdecc_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532120]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532380] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532530] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532260] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25326e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25329e0] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532b90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532870]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532d40] str=&#39;\scbuf_dram_wr_data_r5&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532eb0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533190] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533340] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533020] str=&#39;\scbuf_dram_wr_data_r5_pb&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x25345e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2534820] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x25349b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534700]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534b60] str=&#39;\scbuf_dram_data_vld_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534d20] str=&#39;\scbuf_dram_data_vld_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2534e90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2534fb0] str=&#39;\scbuf_dram_data_mecc_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2535170] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x25352e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x2535400] str=&#39;\scbuf_sctag_ev_uerr_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x25355c0] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535860]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535980] str=&#39;\scbuf_sctag_ev_cerr_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535af0] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\scbuf_scdata_fbdecc_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0.
Warning: reg &#39;\scbuf_dram_wr_data_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0.
Warning: reg &#39;\scbuf_dram_data_vld_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0.
Warning: reg &#39;\scbuf_dram_data_mecc_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0.
Warning: reg &#39;\scbuf_sctag_ev_uerr_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0.
Warning: reg &#39;\scbuf_sctag_ev_cerr_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x252e8c0] str=&#39;\work_scbuf_sig_buf&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x252eb60] str=&#39;\scbuf_scdata_fbdecc_c4&#39; output reg basic_prep port=1 range=[623:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252eeb0] basic_prep range=[623:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252f3d0] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-33" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:33</a>.0-33.0&gt; [0x252f620] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x252f210] str=&#39;\scbuf_dram_wr_data_r5&#39; output reg basic_prep port=2 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252f7d0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252fb10] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-34" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:34</a>.0-34.0&gt; [0x252fcc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x252f980] str=&#39;\scbuf_dram_data_vld_r5&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x252fec0] str=&#39;\scbuf_dram_data_mecc_r5&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x2530030] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x25301a0] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x25303a0] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; input basic_prep port=7 range=[623:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530540] basic_prep range=[623:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530880] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:40</a>.0-40.0&gt; [0x2530a30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x25306f0] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; input basic_prep port=8 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x2530be0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x2530f00] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-41" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:41</a>.0-41.0&gt; [0x25310b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x2530d70] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x2531340] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x2531460] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x25315f0] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; input basic_prep port=12 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25319a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2531b50 -&gt; 0x252eb60] str=&#39;\scbuf_scdata_fbdecc_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532120] basic_prep range=[623:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532380] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532530] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532260 -&gt; 0x25303a0] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25326e0] basic_prep range=[623:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x25329e0] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x2532b90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532870] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532d40 -&gt; 0x252f210] str=&#39;\scbuf_dram_wr_data_r5&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2532eb0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533190] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533340] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2533020 -&gt; 0x25306f0] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x25345e0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x2534820] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x25349b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534700] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534b60 -&gt; 0x252f980] str=&#39;\scbuf_dram_data_vld_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x2534d20 -&gt; 0x2530d70] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2534e90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2534fb0 -&gt; 0x252fec0] str=&#39;\scbuf_dram_data_mecc_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x2535170 -&gt; 0x2531340] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x25352e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x2535400 -&gt; 0x2530030] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x25355c0 -&gt; 0x2531460] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535860] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535980 -&gt; 0x25301a0] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x2535af0 -&gt; 0x25315f0] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_scbuf_sig_buf

2.2. Analyzing design hierarchy..
Top module:  \work_scbuf_sig_buf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_scbuf_sig_buf..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_scbuf_sig_buf ===

   Number of wires:                 12
   Number of wire bits:           1384
   Number of public wires:          12
   Number of public wire bits:    1384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_scbuf_sig_buf..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_scbuf_sig_buf&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;scbuf_scdata_fbdecc_c4&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625 ]
        },
        &#34;scbuf_dram_wr_data_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ]
        },
        &#34;scbuf_dram_data_vld_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 690 ]
        },
        &#34;scbuf_dram_data_mecc_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 691 ]
        },
        &#34;scbuf_sctag_ev_uerr_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 692 ]
        },
        &#34;scbuf_sctag_ev_cerr_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 693 ]
        },
        &#34;scbuf_scdata_fbdecc_c4_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625 ]
        },
        &#34;scbuf_dram_wr_data_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ]
        },
        &#34;scbuf_dram_data_vld_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 690 ]
        },
        &#34;scbuf_dram_data_mecc_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 691 ]
        },
        &#34;scbuf_sctag_ev_uerr_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 692 ]
        },
        &#34;scbuf_sctag_ev_cerr_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 693 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;scbuf_dram_data_mecc_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 691 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;scbuf_dram_data_mecc_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 691 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scbuf_dram_data_vld_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 690 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;scbuf_dram_data_vld_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 690 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scbuf_dram_wr_data_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;scbuf_dram_wr_data_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;scbuf_scdata_fbdecc_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;scbuf_scdata_fbdecc_c4_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_cerr_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 693 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_cerr_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 693 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_uerr_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 692 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_uerr_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 692 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_scbuf_sig_buf&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_scbuf_sig_buf(scbuf_scdata_fbdecc_c4, scbuf_dram_wr_data_r5, scbuf_dram_data_vld_r5, scbuf_dram_data_mecc_r5, scbuf_sctag_ev_uerr_r5, scbuf_sctag_ev_cerr_r5, scbuf_scdata_fbdecc_c4_pb, scbuf_dram_wr_data_r5_pb, scbuf_dram_data_vld_r5_pb, scbuf_dram_data_mecc_r5_pb, scbuf_sctag_ev_uerr_r5_pb, scbuf_sctag_ev_cerr_r5_pb);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34; *)
  output scbuf_dram_data_mecc_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34; *)
  input scbuf_dram_data_mecc_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34; *)
  output scbuf_dram_data_vld_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34; *)
  input scbuf_dram_data_vld_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34; *)
  output [63:0] scbuf_dram_wr_data_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34; *)
  input [63:0] scbuf_dram_wr_data_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34; *)
  output [623:0] scbuf_scdata_fbdecc_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34; *)
  input [623:0] scbuf_scdata_fbdecc_c4_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34; *)
  output scbuf_sctag_ev_cerr_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34; *)
  input scbuf_sctag_ev_cerr_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34; *)
  output scbuf_sctag_ev_uerr_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34; *)
  input scbuf_sctag_ev_uerr_r5_pb;
  assign scbuf_scdata_fbdecc_c4 = scbuf_scdata_fbdecc_c4_pb;
  assign scbuf_dram_wr_data_r5 = scbuf_dram_wr_data_r5_pb;
  assign scbuf_dram_data_vld_r5 = scbuf_dram_data_vld_r5_pb;
  assign scbuf_dram_data_mecc_r5 = scbuf_dram_data_mecc_r5_pb;
  assign scbuf_sctag_ev_uerr_r5 = scbuf_sctag_ev_uerr_r5_pb;
  assign scbuf_sctag_ev_cerr_r5 = scbuf_sctag_ev_cerr_r5_pb;
endmodule

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 5d475f519c, CPU: user 0.01s system 0.01s, MEM: 14.57 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>