
*** Running vivado
    with args -log COE_Test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source COE_Test_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source COE_Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EECE4632FinalProject/Audio_Equalizer_Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top COE_Test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_processing_system7_0_0/COE_Test_processing_system7_0_0.dcp' for cell 'COE_Test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_rst_ps7_0_100M_0/COE_Test_rst_ps7_0_100M_0.dcp' for cell 'COE_Test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_xbar_0/COE_Test_xbar_0.dcp' for cell 'COE_Test_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_auto_pc_0/COE_Test_auto_pc_0.dcp' for cell 'COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_bram_ctrl_0_0/COE_Test_axi_bram_ctrl_0_0.dcp' for cell 'COE_Test_i/firDMA/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.dcp' for cell 'COE_Test_i/firDMA/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_blk_mem_gen_0_0/COE_Test_blk_mem_gen_0_0.dcp' for cell 'COE_Test_i/firDMA/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_equalizer_0_3/COE_Test_equalizer_0_3.dcp' for cell 'COE_Test_i/firDMA/equalizer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_xbar_1/COE_Test_xbar_1.dcp' for cell 'COE_Test_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_auto_pc_1/COE_Test_auto_pc_1.dcp' for cell 'COE_Test_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_auto_pc_2/COE_Test_auto_pc_2.dcp' for cell 'COE_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1636.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_processing_system7_0_0/COE_Test_processing_system7_0_0.xdc] for cell 'COE_Test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_processing_system7_0_0/COE_Test_processing_system7_0_0.xdc] for cell 'COE_Test_i/processing_system7_0/inst'
Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_rst_ps7_0_100M_0/COE_Test_rst_ps7_0_100M_0_board.xdc] for cell 'COE_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_rst_ps7_0_100M_0/COE_Test_rst_ps7_0_100M_0_board.xdc] for cell 'COE_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_rst_ps7_0_100M_0/COE_Test_rst_ps7_0_100M_0.xdc] for cell 'COE_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_rst_ps7_0_100M_0/COE_Test_rst_ps7_0_100M_0.xdc] for cell 'COE_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.xdc] for cell 'COE_Test_i/firDMA/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0.xdc] for cell 'COE_Test_i/firDMA/axi_dma_0/U0'
Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0_clocks.xdc] for cell 'COE_Test_i/firDMA/axi_dma_0/U0'
Finished Parsing XDC File [c:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.gen/sources_1/bd/COE_Test/ip/COE_Test_axi_dma_0_0/COE_Test_axi_dma_0_0_clocks.xdc] for cell 'COE_Test_i/firDMA/axi_dma_0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'COE_Test_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1636.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1636.957 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1636.957 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10a8950b9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.438 ; gain = 331.480

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_1 into driver instance COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2 into driver instance COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 into driver instance COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter COE_Test_i/firDMA/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1 into driver instance COE_Test_i/firDMA/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/state[1]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: adcf200b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-389] Phase Retarget created 94 cells and removed 212 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 16f29fb00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-389] Phase Constant propagation created 246 cells and removed 1387 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14bbb2130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 609 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14bbb2130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14bbb2130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14bbb2130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.805 ; gain = 0.047
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              94  |             212  |                                             27  |
|  Constant propagation         |             246  |            1387  |                                             27  |
|  Sweep                        |               0  |             609  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2281.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 124eeeef6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.805 ; gain = 0.047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 144d87bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2421.438 ; gain = 0.000
Ending Power Optimization Task | Checksum: 144d87bf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2421.438 ; gain = 139.633

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144d87bf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2421.438 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2421.438 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1275f3aac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2421.438 ; gain = 784.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file COE_Test_wrapper_drc_opted.rpt -pb COE_Test_wrapper_drc_opted.pb -rpx COE_Test_wrapper_drc_opted.rpx
Command: report_drc -file COE_Test_wrapper_drc_opted.rpt -pb COE_Test_wrapper_drc_opted.pb -rpx COE_Test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3551aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2421.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5db8844c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b7ba505

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b7ba505

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15b7ba505

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dfd5edc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12413d87d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12413d87d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 641 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 291 nets or LUTs. Breaked 0 LUT, combined 291 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2421.438 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            291  |                   291  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            291  |                   291  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 104a4b962

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 22bc72ef7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22bc72ef7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f210aef1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a1f2bbcc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19aedb8af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 233c8f09e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19a4ce8d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2741222a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a86af80a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a86af80a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 196cc7ce9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.233 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13cbb7f53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.268 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d11ac39a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 196cc7ce9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.233. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19cb7b73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19cb7b73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19cb7b73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19cb7b73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 19cb7b73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2421.438 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e6f197f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000
Ending Placer Task | Checksum: 11ec80620

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.521 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file COE_Test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file COE_Test_wrapper_utilization_placed.rpt -pb COE_Test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file COE_Test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2421.438 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 2421.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: be1b1d53 ConstDB: 0 ShapeSum: 60ace8cd RouteDB: 0
Post Restoration Checksum: NetGraph: 55216f94 NumContArr: a017d4c8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f539445c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2472.316 ; gain = 50.879

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f539445c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2479.105 ; gain = 57.668

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f539445c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2479.105 ; gain = 57.668
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b79b56a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2506.531 ; gain = 85.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.371  | TNS=0.000  | WHS=-0.346 | THS=-159.250|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9062
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9062
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c515a4b1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c515a4b1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2557.250 ; gain = 135.813
Phase 3 Initial Routing | Checksum: 1ce180ba0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.048  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c1b5aaa6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.048  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a2e584d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813
Phase 4 Rip-up And Reroute | Checksum: 1a2e584d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a2e584d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a2e584d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813
Phase 5 Delay and Skew Optimization | Checksum: 1a2e584d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d1dce32d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.062  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21e3f02ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813
Phase 6 Post Hold Fix | Checksum: 21e3f02ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61318 %
  Global Horizontal Routing Utilization  = 2.13709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d177d921

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d177d921

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c8eb650

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2557.250 ; gain = 135.813

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.062  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c8eb650

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2557.250 ; gain = 135.813
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2557.250 ; gain = 135.813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2557.250 ; gain = 135.813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2565.465 ; gain = 8.215
INFO: [Common 17-1381] The checkpoint 'C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file COE_Test_wrapper_drc_routed.rpt -pb COE_Test_wrapper_drc_routed.pb -rpx COE_Test_wrapper_drc_routed.rpx
Command: report_drc -file COE_Test_wrapper_drc_routed.rpt -pb COE_Test_wrapper_drc_routed.pb -rpx COE_Test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file COE_Test_wrapper_methodology_drc_routed.rpt -pb COE_Test_wrapper_methodology_drc_routed.pb -rpx COE_Test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file COE_Test_wrapper_methodology_drc_routed.rpt -pb COE_Test_wrapper_methodology_drc_routed.pb -rpx COE_Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file COE_Test_wrapper_power_routed.rpt -pb COE_Test_wrapper_power_summary_routed.pb -rpx COE_Test_wrapper_power_routed.rpx
Command: report_power -file COE_Test_wrapper_power_routed.rpt -pb COE_Test_wrapper_power_summary_routed.pb -rpx COE_Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file COE_Test_wrapper_route_status.rpt -pb COE_Test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file COE_Test_wrapper_timing_summary_routed.rpt -pb COE_Test_wrapper_timing_summary_routed.pb -rpx COE_Test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file COE_Test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file COE_Test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file COE_Test_wrapper_bus_skew_routed.rpt -pb COE_Test_wrapper_bus_skew_routed.pb -rpx COE_Test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

ERROR::106 - Inconsistent address range width in ADDRESS_RANGE.
    ADDRESS_RANGE was defined as a 14 bus width, ADDRESS_SPACE was defined as a 32 bus width.
-mf   n COE_Test_wrapper  h DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram COE_Test_i/firDMA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram c COE_Test_i_firDMA_blk_mem_gen_0 COE_Test_i/firDMA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram RAMB32 [31:18][0:2047]  h DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram COE_Test_i/firDMA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram c COE_Test_i_firDMA_blk_mem_gen_0 COE_Test_i/firDMA/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram RAMB32 [17:0][0:2047]    h processing_system7_0 COE_Test_i p COE_Test_i_processing_system7_0 COE_Test_i/processing_system7_0 arm 100 COE_Test_i_firDMA_axi_bram_ctrl_0   h axi_bram_ctrl_0 COE_Test_i/firDMA a COE_Test_i_firDMA_axi_bram_ctrl_0 COE_Test_i/firDMA/axi_bram_ctrl_0 byte  0x40000000 32 COE_Test_i_firDMA_blk_mem_gen_0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^

CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
INFO: [Memdata 28-167] Found XPM memory block COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <COE_Test_i/firDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <COE_Test_i/firDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/EECE4632FinalProject/Test_Runs/COE_Test/COE_Test.runs/impl_1/COE_Test_wrapper_bd.bmm
Command: write_bitstream -force COE_Test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/dout_reg input COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product input COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0 input COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product__0 output COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/dout_reg multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product__0 multiplier stage COE_Test_i/firDMA/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_17_1_fu_170/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A4)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, COE_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (COE_Test_i/firDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./COE_Test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 51 Warnings, 2 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.668 ; gain = 448.871
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 18:51:47 2024...
