Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Lab4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4"
Output Format                      : NGC
Target Device                      : xc3s500e-4-cp132

---- Source Options
Top Module Name                    : Lab4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//thayerfs/d36937q/Desktop/Digitaldesign/Lab 3/Lab4/SerialRX.vhd" in Library work.
Architecture behavioral of Entity serialrx is up to date.
Compiling vhdl file "//thayerfs/d36937q/Desktop/Digitaldesign/Lab 3/Lab4/Lab4.vhd" in Library work.
Entity <Lab4> compiled.
Entity <Lab4> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Lab4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SerialRX> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Lab4> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "//thayerfs/d36937q/Desktop/Digitaldesign/Lab 3/Lab4/Lab4.vhd" line 59: Instantiating black box module <br_gen>.
Entity <Lab4> analyzed. Unit <Lab4> generated.

Analyzing Entity <SerialRX> in library <work> (Architecture <behavioral>).
Entity <SerialRX> analyzed. Unit <SerialRX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SerialRX>.
    Related source file is "//thayerfs/d36937q/Desktop/Digitaldesign/Lab 3/Lab4/SerialRX.vhd".
WARNING:Xst:646 - Signal <shreg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk25                     (rising_edge)        |
    | Power Up State     | off                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <br_count>.
    Found 8-bit register for signal <preg>.
    Found 1-bit register for signal <SB_COUNT>.
    Found 1-bit register for signal <SB_STOPBIT>.
    Found 3-bit up counter for signal <shift_count>.
    Found 10-bit register for signal <shreg>.
    Found 1-bit register for signal <SyncReg1>.
    Found 1-bit register for signal <SyncReg2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <SerialRX> synthesized.


Synthesizing Unit <Lab4>.
    Related source file is "//thayerfs/d36937q/Desktop/Digitaldesign/Lab 3/Lab4/Lab4.vhd".
Unit <Lab4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 4
 10-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/curr_state/FSM> on signal <curr_state[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 off    | 00
 count  | 01
 shift  | 11
 output | 10
--------------------
WARNING:Xst:2677 - Node <shreg_0> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <shreg_0> of sequential type is unconnected in block <SerialRX>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab4> ...

Optimizing unit <SerialRX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab4, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Lab4> :
	Found 2-bit shift register for signal <U2/SyncReg2>.
Unit <Lab4> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab4.ngr
Top Level Output File Name         : Lab4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 24
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT4                        : 9
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXF5                       : 1
# FlipFlops/Latches                : 29
#      FD                          : 3
#      FDE                         : 10
#      FDRE                        : 16
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
# Others                           : 1
#      br_gen                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500ecp132-4 

 Number of Slices:                       21  out of   4656     0%  
 Number of Slice Flip Flops:             29  out of   9312     0%  
 Number of 4 input LUTs:                 23  out of   9312     0%  
    Number used as logic:                22
    Number used as Shift registers:       1
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     92    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk25                              | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.457ns (Maximum Frequency: 183.251MHz)
   Minimum input arrival time before clock: 2.868ns
   Maximum output required time after clock: 6.495ns
   Maximum combinational path delay: 2.719ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk25'
  Clock period: 5.457ns (frequency: 183.251MHz)
  Total number of paths / destination ports: 218 / 71
-------------------------------------------------------------------------
Delay:               5.457ns (Levels of Logic = 2)
  Source:            U2/curr_state_FSM_FFd2 (FF)
  Destination:       U2/shift_count_2 (FF)
  Source Clock:      Clk25 rising
  Destination Clock: Clk25 rising

  Data Path: U2/curr_state_FSM_FFd2 to U2/shift_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.012  U2/curr_state_FSM_FFd2 (U2/curr_state_FSM_FFd2)
     LUT3:I1->O           14   0.704   1.004  U2/SHIFT_EN1 (U2/SHIFT_EN)
     LUT4:I3->O            3   0.704   0.531  U2/shift_count_and00001 (U2/shift_count_and0000)
     FDRE:R                    0.911          U2/shift_count_0
    ----------------------------------------
    Total                      5.457ns (2.910ns logic, 2.547ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk25'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              2.868ns (Levels of Logic = 1)
  Source:            U1:br_tick16 (PAD)
  Destination:       U2/br_count_3 (FF)
  Destination Clock: Clk25 rising

  Data Path: U1:br_tick16 to U2/br_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    br_gen:br_tick16       4   0.000   0.666  U1 (brsig)
     LUT4:I1->O            4   0.704   0.587  U2/br_count_and00001 (U2/br_count_and0000)
     FDRE:R                    0.911          U2/br_count_0
    ----------------------------------------
    Total                      2.868ns (1.615ns logic, 1.253ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk25'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              6.495ns (Levels of Logic = 2)
  Source:            U2/curr_state_FSM_FFd2 (FF)
  Destination:       rx_done_tick (PAD)
  Source Clock:      Clk25 rising

  Data Path: U2/curr_state_FSM_FFd2 to rx_done_tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  U2/curr_state_FSM_FFd2 (U2/curr_state_FSM_FFd2)
     LUT2:I0->O            9   0.704   0.820  U2/curr_state_FSM_Out21 (rx_done_tick_OBUF)
     OBUF:I->O                 3.272          rx_done_tick_OBUF (rx_done_tick)
    ----------------------------------------
    Total                      6.495ns (4.567ns logic, 1.928ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.719ns (Levels of Logic = 1)
  Source:            Clk25 (PAD)
  Destination:       U1:clk25 (PAD)

  Data Path: Clk25 to U1:clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           30   1.457   1.262  Clk25_BUFGP (Clk25_BUFGP)
    br_gen:clk25               0.000          U1
    ----------------------------------------
    Total                      2.719ns (1.457ns logic, 1.262ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.95 secs
 
--> 

Total memory usage is 258468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

