;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -400, <-27
	SUB @121, 103
	SUB 0, -300
	ADD -250, 71
	SUB <0, @2
	SUB <0, @2
	SPL 0, 100
	JMP -100
	SUB 0, -300
	MOV -400, <-27
	JMN -1, #-10
	SUB -400, <-27
	SUB -207, <-120
	MOV <0, <102
	DAT #120, #106
	ADD #270, <1
	SUB -100, 0
	SUB @-127, 100
	SLT 20, @12
	SLT 20, @12
	SLT 520, @12
	JMP @111, 103
	DAT #120, #106
	MOV -400, <-27
	SUB #-500, -716
	DAT #120, #106
	ADD 605, @60
	SLT <0, <102
	MOV <521, @103
	SUB @121, 103
	SUB @121, 103
	SUB -250, 71
	DAT #-250, #71
	SUB <0, @2
	DAT #-250, #71
	SUB @121, 103
	ADD 605, @60
	SUB @121, 103
	ADD 605, @60
	MOV -400, <-27
	SUB @121, 103
	ADD 210, 30
	CMP -207, <-120
	SUB @121, 103
	DAT #-210, #60
