
---------- Begin Simulation Statistics ----------
final_tick                               1047287742000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70784                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701876                       # Number of bytes of host memory used
host_op_rate                                    71016                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15623.61                       # Real time elapsed on the host
host_tick_rate                               67032388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105905811                       # Number of instructions simulated
sim_ops                                    1109531206                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.047288                       # Number of seconds simulated
sim_ticks                                1047287742000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.224297                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139604832                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163808722                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10997635                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223170664                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22098863                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22227072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128209                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287071246                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863308                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7592685                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260700286                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35953780                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105494566                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050809773                       # Number of instructions committed
system.cpu0.commit.committedOps            1052623791                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1870403476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562779                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1382814129     73.93%     73.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    289793171     15.49%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68293584      3.65%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61738030      3.30%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19681732      1.05%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3424601      0.18%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3381954      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5322495      0.28%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35953780      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1870403476                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858437                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015997930                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326231261                       # Number of loads committed
system.cpu0.commit.membars                    3625376                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625385      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583947132     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328042730     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127167055     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052623791                       # Class of committed instruction
system.cpu0.commit.refs                     455209820                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050809773                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052623791                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.990080                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.990080                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            349543810                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3413267                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138402628                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1177151409                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               702496055                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                821894362                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7606931                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11972653                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6722081                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287071246                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204880764                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1178519352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4379877                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1195608962                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22023788                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137276                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         698731715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161703695                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571735                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1888263239                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1029490018     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               641094977     33.95%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130965573      6.94%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65735521      3.48%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12026446      0.64%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6648156      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  379105      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816689      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106754      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1888263239                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      202932705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7697008                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273563232                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549470                       # Inst execution rate
system.cpu0.iew.exec_refs                   515066206                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 143323152                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              292731294                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370644906                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816665                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3399645                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144894440                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1158103059                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371743054                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5502827                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1149048457                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1577236                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4477377                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7606931                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8248919                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        96318                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21288869                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41705                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14436                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7332920                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44413645                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15915881                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14436                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1155364                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6541644                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                487817441                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1136421914                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850405                       # average fanout of values written-back
system.cpu0.iew.wb_producers                414842391                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543432                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1136570351                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1401106970                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727705267                       # number of integer regfile writes
system.cpu0.ipc                              0.502492                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502492                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626891      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623831908     54.03%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035869      0.70%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811572      0.16%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375313450     32.51%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141931520     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1154551285                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     78                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                153                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                83                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2274132                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001970                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 434585     19.11%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1593635     70.08%     89.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               245909     10.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1153198448                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4199766732                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1136421847                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1263595603                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1152660799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1154551285                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442260                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105479264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126945                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           796                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21778899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1888263239                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611436                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818254                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1052416497     55.73%     55.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          581908782     30.82%     86.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205868244     10.90%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36807995      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7406213      0.39%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2780984      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             705916      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             232102      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             136506      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1888263239                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552101                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16897739                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3306306                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370644906                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144894440                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1531                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2091195944                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3380169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              314301460                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670646612                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12353823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               711338630                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11384682                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                37877                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1427297128                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169109574                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          751758121                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                818849173                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11609459                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7606931                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35865675                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81111504                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1427297072                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        301370                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4747                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25420051                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4746                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2992548787                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2334117196                       # The number of ROB writes
system.cpu0.timesIdled                       21847471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.765503                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9607539                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10138224                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1944360                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18701781                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            331163                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         479087                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          147924                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20398053                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4846                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1134697                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206074                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1304221                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434280                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22309296                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55096038                       # Number of instructions committed
system.cpu1.commit.committedOps              56907415                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327413241                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827286                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    304181575     92.90%     92.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11443004      3.49%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3670923      1.12%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3659158      1.12%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1004073      0.31%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       327874      0.10%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1701230      0.52%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       121183      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1304221      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327413241                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503052                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52992953                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128917                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32024268     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940115     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3320369      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56907415                       # Class of committed instruction
system.cpu1.commit.refs                      21260496                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55096038                       # Number of Instructions Simulated
system.cpu1.committedOps                     56907415                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.018327                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.018327                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            286741072                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               815497                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8669403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86862823                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10754707                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27551762                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1135276                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1156320                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4799723                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20398053                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9311052                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    318407842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                93376                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100514065                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3889878                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061517                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10629736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9938702                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303131                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330982540                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.826055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               272942062     82.46%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30323468      9.16%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16697866      5.04%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6650176      2.01%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1917797      0.58%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559236      0.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  888284      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      95      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3556      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330982540                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         603449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1198565                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14783777                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195243                       # Inst execution rate
system.cpu1.iew.exec_refs                    22610209                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5242323                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248368139                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22476091                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719813                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2158903                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7136053                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79209602                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17367886                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           825252                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64739732                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1928430                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1578656                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1135276                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5276385                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          318340                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8708                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2371                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6347174                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2004474                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           620                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203457                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995108                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37957894                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64283184                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845182                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32081338                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193866                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64300219                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80866846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42743740                       # number of integer regfile writes
system.cpu1.ipc                              0.166159                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166159                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622637      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39185070     59.77%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19311943     29.45%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3445189      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65564984                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1981707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030225                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 345287     17.42%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1448937     73.12%     90.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               187480      9.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63924039                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464217740                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64283172                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101512284                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71051325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65564984                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158277                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22302186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123552                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723997                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14640579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330982540                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198092                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290868347     87.88%     87.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26470982      8.00%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7148861      2.16%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2961651      0.89%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2534762      0.77%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             428402      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             408392      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             109227      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              51916      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330982540                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197731                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16095416                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1942403                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22476091                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7136053                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    115                       # number of misc regfile reads
system.cpu1.numCycles                       331585989                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1762981172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              266208990                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38008084                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10668850                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13306137                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1655466                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23303                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102998486                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83636449                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56362965                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28209173                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8466281                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1135276                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22100270                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18354881                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102998474                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22694                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23302524                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405325380                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162008174                       # The number of ROB writes
system.cpu1.timesIdled                          15669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4106521                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1187568                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6007594                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4505                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1564212                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6486394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12905240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       173414                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63351                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64281669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4817540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128545288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4880891                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3988013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2841435                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3577325                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            284                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2497518                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2497510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3988013                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19390763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19390763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    596925312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               596925312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              558                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6486480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6486480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6486480                       # Request fanout histogram
system.membus.respLayer1.occupancy        34140905110                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25999455314                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       281681250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   387667938.342952                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       122000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    976104500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1045597654500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1690087500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176589685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176589685                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176589685                       # number of overall hits
system.cpu0.icache.overall_hits::total      176589685                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28291079                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28291079                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28291079                       # number of overall misses
system.cpu0.icache.overall_misses::total     28291079                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 399229062494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 399229062494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 399229062494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 399229062494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204880764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204880764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204880764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204880764                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138086                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138086                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138086                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138086                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14111.482368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14111.482368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14111.482368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14111.482368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2596                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.981132                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26477354                       # number of writebacks
system.cpu0.icache.writebacks::total         26477354                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1813691                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1813691                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1813691                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1813691                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26477388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26477388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26477388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26477388                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 355581163997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 355581163997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 355581163997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 355581163997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13429.616396                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13429.616396                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13429.616396                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13429.616396                       # average overall mshr miss latency
system.cpu0.icache.replacements              26477354                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176589685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176589685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28291079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28291079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 399229062494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 399229062494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204880764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204880764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138086                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138086                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14111.482368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14111.482368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1813691                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1813691                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26477388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26477388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 355581163997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 355581163997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13429.616396                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13429.616396                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203066818                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26477354                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.669453                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999942                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        436238914                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       436238914                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    419330319                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       419330319                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    419330319                       # number of overall hits
system.cpu0.dcache.overall_hits::total      419330319                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50599453                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50599453                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50599453                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50599453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1235791778022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1235791778022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1235791778022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1235791778022                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    469929772                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    469929772                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    469929772                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    469929772                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107674                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107674                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107674                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107674                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24423.026431                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24423.026431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24423.026431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24423.026431                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4496884                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       388774                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           114981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4828                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.109801                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.524855                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35975442                       # number of writebacks
system.cpu0.dcache.writebacks::total         35975442                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15374177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15374177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15374177                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15374177                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35225276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35225276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35225276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35225276                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 631905597401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 631905597401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 631905597401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 631905597401                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074959                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074959                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074959                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074959                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17938.982150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17938.982150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17938.982150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17938.982150                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35975442                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303182419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303182419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39583386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39583386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 838578889500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 838578889500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342765805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342765805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21185.122705                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21185.122705                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9032877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9032877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30550509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30550509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 482632347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 482632347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15797.849636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15797.849636                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116147900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116147900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11016067                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11016067                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 397212888522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 397212888522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127163967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127163967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36057.595558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36057.595558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6341300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6341300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4674767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4674767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 149273249901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 149273249901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036762                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036762                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31931.698393                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31931.698393                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     99379500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     99379500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445112                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445112                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70632.196162                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70632.196162                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55176.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55176.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3111                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3111                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4052.083333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4052.083333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       440500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       440500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045966                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045966                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3080.419580                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3080.419580                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051777                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051777                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759704                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759704                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67371679000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67371679000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88681.485157                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88681.485157                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759704                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759704                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66611975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66611975000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87681.485157                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87681.485157                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987343                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          456371341                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35984678                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.682379                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987343                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979479760                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979479760                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26119108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33583614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              340009                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60058927                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26119108                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33583614                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16196                       # number of overall hits
system.l2.overall_hits::.cpu1.data             340009                       # number of overall hits
system.l2.overall_hits::total                60058927                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            358279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2390699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4047                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1449486                       # number of demand (read+write) misses
system.l2.demand_misses::total                4202511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           358279                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2390699                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4047                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1449486                       # number of overall misses
system.l2.overall_misses::total               4202511                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  29430680492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 226960444720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    395310495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146618397856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     403404833563                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  29430680492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 226960444720                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    395310495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146618397856                       # number of overall miss cycles
system.l2.overall_miss_latency::total    403404833563                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26477387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35974313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1789495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64261438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26477387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35974313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1789495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64261438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.013532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.199921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065397                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.013532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.199921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065397                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82144.587017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94934.763732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97679.885100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101151.993090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95991.380763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82144.587017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94934.763732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97679.885100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101151.993090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95991.380763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             111980                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2740                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.868613                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1832741                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2841435                       # number of writebacks
system.l2.writebacks::total                   2841435                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          41291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50812                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         41291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50812                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       358184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2349408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1440176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4151699                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       358184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2349408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1440176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2366875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6518574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25843906492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 200628480272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    349879495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131520482366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 358342748625                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25843906492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 200628480272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    349879495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131520482366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 212118951091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 570461699716                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.013528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.194191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.804795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064606                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.013528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.194191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.804795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101438                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72152.598921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85395.333749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89005.213686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91322.506670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86312.314218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72152.598921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85395.333749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89005.213686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91322.506670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89619.836743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87513.265895                       # average overall mshr miss latency
system.l2.replacements                       11215303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8763740                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8763740                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8763740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8763740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55328775                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55328775                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55328775                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55328775                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2366875                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2366875                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 212118951091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 212118951091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89619.836743                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89619.836743                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1296000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1296000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.850000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15247.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15247.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1715000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1715000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.850000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.758929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       445000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       445000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3978193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           160107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4138300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1446032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1078629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2524661                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 137298205391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107991410477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  245289615868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5424225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6662961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.266588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94948.248304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100119.142427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97157.446433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        21916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5653                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1424116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1072976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2497092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121402265415                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96813332483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 218215597898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.262547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.866186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85247.455555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90228.795875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87387.888751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26119108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26135304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       358279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           362326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  29430680492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    395310495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29825990987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26477387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26497630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.013532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.199921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82144.587017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97679.885100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82318.108518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           211                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       358184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       362115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25843906492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    349879495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  26193785987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.013528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.194191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72152.598921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89005.213686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72335.545302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29605421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       179902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29785323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       944667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       370857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1315524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89662239329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38626987379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128289226708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30550088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31100847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.673356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94914.122467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104156.015335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97519.487830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       925292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       367200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1292492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79226214857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34707149883                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113933364740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85622.932930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94518.382034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88150.150825                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          276                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               292                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          380                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             394                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7641999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       152500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7794499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          656                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           686                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.579268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.574344                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20110.523684                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10892.857143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19782.992386                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          282                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5470996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       183998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5654994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.429878                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.424198                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19400.695035                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20444.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19432.969072                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   130637150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11215698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.647706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.308048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.093888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.078383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.567585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.940331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.204350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.280318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1038053978                       # Number of tag accesses
system.l2.tags.data_accesses               1038053978                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      22923712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     150389824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        251584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92177728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    149330624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415073472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     22923712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       251584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23175296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181851840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181851840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         358183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2349841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1440277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2333291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6485523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2841435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2841435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21888647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        143599336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           240224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88015666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    142587961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             396331834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21888647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       240224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22128872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173640761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173640761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173640761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21888647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       143599336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          240224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88015666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    142587961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569972595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2751737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    358183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2243278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1422975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2330996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007615157250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168063                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13259852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2590304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6485523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2841435                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6485523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2841435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 126160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            267742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            273016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            303259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1015351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            600433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            571286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            372215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            368372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            421640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           331539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           272211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           307060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           280099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 205534482793                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31796815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            324772539043                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32319.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51069.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4160818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610138                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6485523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2841435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2728781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1307964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  454246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  320174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  258038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  211354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  178531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  152594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  130814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  114465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 111874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 149354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  82206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  53789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  41666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  31228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  21093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 164711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 172786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 178188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3340098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.577316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.443813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.071474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2078765     62.24%     62.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       653021     19.55%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       191192      5.72%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       107614      3.22%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68889      2.06%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47908      1.43%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34577      1.04%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24389      0.73%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       133743      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3340098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.838769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.567117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.032153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168058    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141428     84.15%     84.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4039      2.40%     86.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14217      8.46%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5586      3.32%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1669      0.99%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              616      0.37%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              230      0.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              123      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               70      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168063                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              406999232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8074240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176109184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               415073472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181851840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    396.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1047287652500                       # Total gap between requests
system.mem_ctrls.avgGap                     112286.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     22923712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    143569792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       251584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91070400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149183744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176109184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21888647.294030871242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137087245.694125592709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 240224.333686510392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86958336.613472938538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 142447713.285657852888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168157400.241967111826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       358183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2349841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1440277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2333291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2841435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11066541648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 103925334028                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    184621286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71704219902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 137891822179                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25066772035383                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30896.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44226.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46965.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49785.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59097.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8821870.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11495521380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6109987950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18476099460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7267868640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82671538560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     225008321940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     212677800960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       563707138890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.254308                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 550337767182                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34971040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 461978934818                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12352885440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6565683960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26929752360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7096036680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82671538560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     354634638810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     103518797280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       593769333090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.959117                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 265324708252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34971040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 746991993748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     10012551625                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46709650021.288597                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 351234997000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166183199000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 881104543000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9286514                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9286514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9286514                       # number of overall hits
system.cpu1.icache.overall_hits::total        9286514                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24538                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24538                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24538                       # number of overall misses
system.cpu1.icache.overall_misses::total        24538                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    798329999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    798329999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    798329999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    798329999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9311052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9311052                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9311052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9311052                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002635                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002635                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002635                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002635                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32534.436344                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32534.436344                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32534.436344                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32534.436344                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    96.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          150                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20211                       # number of writebacks
system.cpu1.icache.writebacks::total            20211                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4295                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4295                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4295                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4295                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20243                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20243                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20243                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20243                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    609976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    609976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    609976000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    609976000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002174                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002174                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30132.687843                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30132.687843                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30132.687843                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30132.687843                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20211                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9286514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9286514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24538                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24538                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    798329999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    798329999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9311052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9311052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002635                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32534.436344                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32534.436344                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4295                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4295                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20243                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20243                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    609976000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    609976000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30132.687843                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30132.687843                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.198441                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8929240                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20211                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           441.800999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390263000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.198441                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18642347                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18642347                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15939420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15939420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15939420                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15939420                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4338459                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4338459                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4338459                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4338459                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 362978109246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 362978109246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 362978109246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 362978109246                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20277879                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20277879                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20277879                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20277879                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213950                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213950                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83665.215978                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83665.215978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83665.215978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83665.215978                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1042182                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       289235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21229                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3744                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.092374                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.252938                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1789143                       # number of writebacks
system.cpu1.dcache.writebacks::total          1789143                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3247231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3247231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3247231                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3247231                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1091228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1091228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1091228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1091228                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92366706281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92366706281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92366706281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92366706281                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053814                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053814                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053814                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053814                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84644.736280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84644.736280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84644.736280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84644.736280                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1789143                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14368216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14368216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2589727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2589727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 202902106500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 202902106500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16957943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16957943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78348.840051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78348.840051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2038477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2038477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       551250                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       551250                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41848479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41848479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032507                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032507                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75915.608163                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75915.608163                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1571204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1571204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1748732                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1748732                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160076002746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160076002746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3319936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3319936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.526737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.526737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91538.327626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91538.327626                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1208754                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1208754                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       539978                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       539978                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50518227281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50518227281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93556.084287                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93556.084287                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30561.452514                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30561.452514                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006550                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006550                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1219000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1219000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.323529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.323529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8524.475524                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8524.475524                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7524.475524                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7524.475524                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707870                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707870                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62448199000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62448199000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390830                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390830                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88219.869468                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88219.869468                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707870                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707870                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61740329000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61740329000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390830                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390830                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87219.869468                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87219.869468                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.986768                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18841085                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1798961                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.473315                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390274500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.986768                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45978943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45978943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1047287742000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57599379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11605175                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55498400                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8373868                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4210587                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6681263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6681263                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26497630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31101750                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          686                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          686                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79432127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107935647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5377943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192806414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3389103360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4604784000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2589056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229032512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8225508928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15445645                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183080960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79708480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064442                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248756                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74635270     93.64%     93.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5009838      6.29%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  63370      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79708480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128535328907                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53980677375                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39739000563                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2699382395                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30455316                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4231535823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59415                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703728                       # Number of bytes of host memory used
host_op_rate                                    59480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 62251.63                       # Real time elapsed on the host
host_tick_rate                               51151236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698669225                       # Number of instructions simulated
sim_ops                                    3702697105                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.184248                       # Number of seconds simulated
sim_ticks                                3184248081500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.034037                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213284602                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           219803904                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12967143                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247881718                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            328484                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         340627                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12143                       # Number of indirect misses.
system.cpu0.branchPred.lookups              248900900                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9387                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202549                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12951623                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172228850                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38372007                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         614087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      226955022                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1297516134                       # Number of instructions committed
system.cpu0.commit.committedOps            1297718493                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6315548572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.205480                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.071329                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5977023497     94.64%     94.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    137127279      2.17%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     24577685      0.39%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9663273      0.15%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8182927      0.13%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7921832      0.13%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     85631403      1.36%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27048669      0.43%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38372007      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6315548572                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 427090679                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              686760                       # Number of function calls committed.
system.cpu0.commit.int_insts               1077712213                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354403763                       # Number of loads committed
system.cpu0.commit.membars                     401130                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       402141      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       672045606     51.79%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12665      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169749472     13.08%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37349783      2.88%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12484752      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12485139      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197446352     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        719054      0.06%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157159960     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25482930      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1297718493                       # Class of committed instruction
system.cpu0.commit.refs                     380808296                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1297516134                       # Number of Instructions Simulated
system.cpu0.committedOps                   1297718493                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.907690                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.907690                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5861693379                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15541                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183824533                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1641472754                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92484321                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                275146347                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13884426                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25452                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            109287789                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  248900900                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48428672                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6285032829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               410329                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1889166271                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27799892                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039087                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53563413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213613086                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.296675                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6352496262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.832725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5178562557     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889504120     14.00%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41941782      0.66%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177086346      2.79%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9795042      0.15%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  692570      0.01%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42234530      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12666130      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6352496262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458465066                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410597966                       # number of floating regfile writes
system.cpu0.idleCycles                       15310836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13648659                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188800044                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.388086                       # Inst execution rate
system.cpu0.iew.exec_refs                  1494513645                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26853592                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2685050159                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415347624                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            290875                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11112317                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31106725                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1521540587                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1467660053                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11708031                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2471256480                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21236746                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1822880924                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13884426                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1868892021                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    107530559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          397617                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1072491                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     60943861                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4702192                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1072491                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4063691                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9584968                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1181373539                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370821894                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826491                       # average fanout of values written-back
system.cpu0.iew.wb_producers                976394145                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.215274                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372930661                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2583725372                       # number of integer regfile reads
system.cpu0.int_regfile_writes              747110010                       # number of integer regfile writes
system.cpu0.ipc                              0.203762                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.203762                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           405095      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732406058     29.50%     29.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13314      0.00%     29.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     29.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171665941      6.91%     36.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1000      0.00%     36.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41406454      1.67%     38.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          13003719      0.52%     38.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12849219      0.52%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           899729258     36.24%     75.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             728138      0.03%     75.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      572421299     23.05%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25955368      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2482964510                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              977558435                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1828016070                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436335711                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         586184281                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  343459644                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138326                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10342940      3.01%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7239      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                68687      0.02%      3.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               70122      0.02%      3.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             57085275     16.62%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               41386      0.01%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             205228884     59.75%     79.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10034      0.00%     79.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         70605077     20.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1848460624                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9840905205                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934486183                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1160249728                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1520694808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2482964510                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             845779                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      223822097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7036348                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        231692                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    211067308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6352496262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.390864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.173718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5478550005     86.24%     86.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          294593759      4.64%     90.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          144556174      2.28%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           84469882      1.33%     94.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          193150803      3.04%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          109569221      1.72%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22032375      0.35%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11387154      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14186889      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6352496262                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389925                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16934143                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10932717                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415347624                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31106725                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              460136337                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244447789                       # number of misc regfile writes
system.cpu0.numCycles                      6367807098                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      689171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4803642158                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1099335550                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             298111441                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               140192244                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             905866635                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7649271                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2242586127                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1575556346                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1338179133                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                311524876                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1611720                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13884426                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1082753647                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               238843588                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572435522                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1670150605                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        498911                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11585                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                708021475                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11586                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7801783975                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3086336176                       # The number of ROB writes
system.cpu0.timesIdled                         158647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2954                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.337131                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              212762306                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           225534002                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12741378                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        246562470                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            294490                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         298863                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4373                       # Number of indirect misses.
system.cpu1.branchPred.lookups              247480684                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3714                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        197561                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12734154                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 171913479                       # Number of branches committed
system.cpu1.commit.bw_lim_events             37841207                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         603330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      223015910                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1295247280                       # Number of instructions committed
system.cpu1.commit.committedOps            1295447406                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6312334234                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.205225                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.071432                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5975629253     94.67%     94.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    135848192      2.15%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     24155433      0.38%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9536220      0.15%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8113300      0.13%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7825303      0.12%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     85326965      1.35%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     28058361      0.44%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     37841207      0.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6312334234                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426000448                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              616043                       # Number of function calls committed.
system.cpu1.commit.int_insts               1076324500                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354048571                       # Number of loads committed
system.cpu1.commit.membars                     396139                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       396139      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       671708900     51.85%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            974      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169528304     13.09%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36919456      2.85%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12270448      0.95%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.96%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12270448      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      196879828     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        460445      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157366304     12.15%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25267888      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1295447406                       # Class of committed instruction
system.cpu1.commit.refs                     379974465                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1295247280                       # Number of Instructions Simulated
system.cpu1.committedOps                   1295447406                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.903636                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.903636                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5864188104                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7244                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183560994                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1633400879                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88805550                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                272846571                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13637492                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13969                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109148773                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  247480684                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47259044                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6285373699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               375525                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1878213165                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27289432                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038965                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          49608075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213056796                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295715                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6348626490                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.828640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5178788583     81.57%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               886972226     13.97%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41727117      0.66%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177074092      2.79%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9612405      0.15%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  673846      0.01%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41407141      0.65%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12367647      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3433      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6348626490                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                456538279                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               409498283                       # number of floating regfile writes
system.cpu1.idleCycles                        2794567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13416265                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188192307                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.387713                       # Inst execution rate
system.cpu1.iew.exec_refs                  1488417659                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26357793                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2694825591                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            413959875                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            283114                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10897423                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30512283                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1515363585                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1462059866                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11471386                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2462530854                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21363172                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1820000325                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13637492                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1866120786                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    107088076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          384249                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1041530                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     59911304                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4586389                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1041530                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3978741                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9437524                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1177797484                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1367039551                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827769                       # average fanout of values written-back
system.cpu1.iew.wb_producers                974943693                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.215234                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1369100279                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2575586208                       # number of integer regfile reads
system.cpu1.int_regfile_writes              745441594                       # number of integer regfile writes
system.cpu1.ipc                              0.203930                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203930                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           398444      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            730910458     29.54%     29.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 981      0.00%     29.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171389383      6.93%     36.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           40876535      1.65%     38.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12772337      0.52%     38.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12622522      0.51%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           895403901     36.19%     75.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             466114      0.02%     75.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      571060425     23.08%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25722868      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2474002240                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              974609856                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1822203107                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435006173                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         582178106                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  342513710                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138445                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10414386      3.04%      3.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6650      0.00%      3.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                95012      0.03%      3.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               66489      0.02%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             57134503     16.68%     19.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               40451      0.01%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             204310691     59.65%     79.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  447      0.00%     79.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         70445080     20.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1841507650                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9823881648                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    932033378                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1154142215                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1514535241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2474002240                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             828344                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      219916179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          6940075                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        225014                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    207713376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6348626490                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.389691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172526                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5478238334     86.29%     86.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          293114453      4.62%     90.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          144087962      2.27%     93.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           84279532      1.33%     94.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          192260521      3.03%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          108971879      1.72%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22001880      0.35%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11414924      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14257005      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6348626490                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.389519                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16611845                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10725634                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           413959875                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30512283                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              458381010                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243366256                       # number of misc regfile writes
system.cpu1.numCycles                      6351421057                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16947249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4808648775                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1097821734                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             297198936                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136323846                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             903775401                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7603667                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2232496395                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1568422789                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1332537170                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                309388934                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1615868                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13637492                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1080204184                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               234715436                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        568426191                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1664070204                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        423259                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11689                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                706481960                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11682                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  7792906098                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3073259271                       # The number of ROB writes
system.cpu1.timesIdled                          33725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         98803314                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             27924263                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           149596025                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14467                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              48379559                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    290093520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     574815068                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10322213                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4460577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252786420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    203244826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505393973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      207705403                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          287591464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5022657                       # Transaction distribution
system.membus.trans_dist::CleanEvict        279699056                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           231867                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4587                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2265435                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2261782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     287591466                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    864668314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              864668314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18872057792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18872057792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           209865                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         290093355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               290093355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           290093355                       # Request fanout histogram
system.membus.respLayer1.occupancy       1506480895694                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             47.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        689931437834                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1234                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    558985.413290                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   372392.234409                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          617    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1414500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3183903187500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    344894000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48267103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48267103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48267103                       # number of overall hits
system.cpu0.icache.overall_hits::total       48267103                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161569                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161569                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161569                       # number of overall misses
system.cpu0.icache.overall_misses::total       161569                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11437301998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11437301998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11437301998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11437301998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48428672                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48428672                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48428672                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48428672                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003336                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003336                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003336                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003336                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70788.963217                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70788.963217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70788.963217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70788.963217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3498                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.270270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148682                       # number of writebacks
system.cpu0.icache.writebacks::total           148682                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12887                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12887                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12887                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12887                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148682                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148682                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148682                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148682                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10500634500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10500634500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10500634500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10500634500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003070                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003070                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003070                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003070                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70624.786457                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70624.786457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70624.786457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70624.786457                       # average overall mshr miss latency
system.cpu0.icache.replacements                148682                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48267103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48267103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161569                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161569                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11437301998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11437301998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48428672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48428672                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003336                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003336                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70788.963217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70788.963217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12887                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12887                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148682                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148682                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10500634500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10500634500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70624.786457                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70624.786457                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48416038                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148714                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           325.564762                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97006026                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97006026                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    184240481                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       184240481                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    184240481                       # number of overall hits
system.cpu0.dcache.overall_hits::total      184240481                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    220242235                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     220242235                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    220242235                       # number of overall misses
system.cpu0.dcache.overall_misses::total    220242235                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17137150142390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17137150142390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17137150142390                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17137150142390                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404482716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404482716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404482716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404482716                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.544503                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.544503                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.544503                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.544503                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77810.462387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77810.462387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77810.462387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77810.462387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4936749743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       545743                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        108705338                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9325                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.414051                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.524718                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126145002                       # number of writebacks
system.cpu0.dcache.writebacks::total        126145002                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     93943811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     93943811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     93943811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     93943811                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126298424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126298424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126298424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126298424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11415842750570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11415842750570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11415842750570                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11415842750570                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312247                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312247                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312247                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312247                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90387.847995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90387.847995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90387.847995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90387.847995                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126144946                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165748951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165748951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    212538224                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    212538224                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 16773582805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 16773582805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378287175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378287175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.561844                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.561844                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78920.311318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78920.311318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     87828663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     87828663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124709561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124709561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 11315837815500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11315837815500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329669                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329669                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90737.532269                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90737.532269                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18491530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18491530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7704011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7704011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 363567337390                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 363567337390                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26195541                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26195541                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.294096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.294096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47191.954605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47191.954605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6115148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6115148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1588863                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1588863                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100004935070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100004935070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62941.194471                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62941.194471                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63246500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63246500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.226808                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.226808                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37985.885886                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37985.885886                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4723.463687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4723.463687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9807000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9807000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6404                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6404                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.340568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.340568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4496.561210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4496.561210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7639000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7639000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.338695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.338695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3521.899493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3521.899493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5172                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5172                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       197377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       197377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   7857581999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   7857581999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202549                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202549                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974465                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974465                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39810.018386                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39810.018386                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       197377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       197377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   7660204999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   7660204999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974465                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974465                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38810.018386                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38810.018386                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977660                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          310829962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126374429                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.459595                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935772417                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935772417                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11504042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11596422                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23135690                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23119                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11504042                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12107                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11596422                       # number of overall hits
system.l2.overall_hits::total                23135690                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            125564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         114643382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         114215062                       # number of demand (read+write) misses
system.l2.demand_misses::total              229007871                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           125564                       # number of overall misses
system.l2.overall_misses::.cpu0.data        114643382                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23863                       # number of overall misses
system.l2.overall_misses::.cpu1.data        114215062                       # number of overall misses
system.l2.overall_misses::total             229007871                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10005480497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11036251023896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1978318482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10993672207174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22041907030049                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10005480497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11036251023896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1978318482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10993672207174                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22041907030049                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126147424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125811484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252143561                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126147424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125811484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252143561                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.844508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.908805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.663414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.844508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.908805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.663414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79684.308377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96265.923347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82903.175711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96254.136842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96249.560916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79684.308377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96265.923347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82903.175711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96254.136842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96249.560916                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19479934                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    796560                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.455074                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  56964797                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5022657                       # number of writebacks
system.l2.writebacks::total                   5022657                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1431823                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            690                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1446062                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2879259                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1431823                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           690                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1446062                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2879259                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       124880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    113211559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    112769000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         226128612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       124880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    113211559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    112769000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     65791686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        291920298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8706069999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9826658804836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1720124484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9787797792656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19624882791975                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8706069999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9826658804836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1720124484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9787797792656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5746683582315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 25371566374290                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.839908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.897454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.644231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.896333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896825                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.839908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.897454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.644231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.896333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.157754                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69715.486859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86799.076805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74229.684719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86795.110293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86786.376206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69715.486859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86799.076805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74229.684719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86795.110293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87346.653228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86912.648925                       # average overall mshr miss latency
system.l2.replacements                      490342839                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6715397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6715397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6715397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6715397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    235476351                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235476351                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    235476351                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235476351                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     65791686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       65791686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5746683582315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5746683582315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87346.653228                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87346.653228                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           30331                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           28020                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                58351                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13887                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28994                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    138068494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    132551993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    270620487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        45438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            87345                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.332475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.331377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.331948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9139.372079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9545.041622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9333.672036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          247                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          184                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             431                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        14860                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13703                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28563                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    308473866                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    281031359                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    589505225                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.327039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.326986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.327014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20758.672005                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20508.746917                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20638.771313                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                288                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          166                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            456                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.019231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.471591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.368421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          166                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3330000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3370000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.019231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.471591                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.368421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20060.240964                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20059.523810                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           428208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           418281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                846489                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1145250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1123635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2268885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96787702562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  95202658343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  191990360905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1573458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1541916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3115374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.727855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.728726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84512.292130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84727.387758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84618.815367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3050                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1142200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1120601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2262801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85178331064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  83797862845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 168976193909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.725917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.726759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.726334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74573.919685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74779.393241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74675.675815                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       125564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           149427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10005480497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1978318482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11983798979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.844508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.663414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.809231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79684.308377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82903.175711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80198.350894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          684                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       124880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       148053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8706069999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1720124484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10426194483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.839908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.644231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69715.486859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74229.684719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70422.041316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11075834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11178141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22253975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    113498132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    113091427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       226589559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10939463321334                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10898469548831                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21837932870165                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124573966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124269568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248843534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.911090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.910049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96384.523063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96368.662399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96376.606965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1428773                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1443028                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2871801                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    112069359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    111648399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    223717758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9741480473772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9703999929811                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19445480403583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.899621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.898437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86923.674416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86915.710541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86919.699971                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   555249041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 490342904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.132369                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.981014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.079961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.689002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       14.601343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.637800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.229516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.228146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.134966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4445746840                       # Number of tag accesses
system.l2.tags.data_accesses               4445746840                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7992320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    7245782080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1483072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    7217473472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4077876864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18550607808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7992320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1483072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9475392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321450048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321450048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         124880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      113215345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      112773023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     63716826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           289853247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5022657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5022657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2509955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2275508030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           465753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2266617829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1280640440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5825742007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2509955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       465753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2975708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100950064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100950064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100950064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2509955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2275508030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          465753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2266617829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1280640440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5926692071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3391740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    124881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 112388927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 111953249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  62549374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002710981750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       210970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       210970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           470189089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3194975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   289853248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5022657                       # Number of write requests accepted
system.mem_ctrls.readBursts                 289853248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5022657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2813644                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1630917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12037908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           9990660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9815240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8755871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           9306614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8306244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7882684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          26683728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          34887829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          37427297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         24264015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         27440525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         24187525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         17762162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         14987690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         13303612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            236879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            286015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           285519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           211850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168070                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8586768431296                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1435198020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13968761006296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29914.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48664.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                227725371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3092093                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             289853248                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5022657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                17553222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                32539244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                47947619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                52158381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                36747521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25679459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17536474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                12204546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 9050283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 7385163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6726791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8093569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4804467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3059924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2286306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1629070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1053364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 482815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  82009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 189563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 217974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 215746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59613891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.799942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.166097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.789928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     22539675     37.81%     37.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13533568     22.70%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5812268      9.75%     70.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3673239      6.16%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2644700      4.44%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1982214      3.33%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1552069      2.60%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1221678      2.05%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      6654480     11.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59613891                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       210970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1360.570735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    278.069897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3002.849137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       157728     74.76%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        17562      8.32%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        10101      4.79%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4985      2.36%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         3783      1.79%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3107      1.47%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2125      1.01%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2392      1.13%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1873      0.89%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1649      0.78%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1069      0.51%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          797      0.38%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          642      0.30%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          661      0.31%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          432      0.20%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          482      0.23%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          304      0.14%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          164      0.08%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          176      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          151      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          139      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527          131      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551          104      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575          108      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           80      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623          100      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           60      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        210970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       210970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           205490     97.40%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1440      0.68%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2150      1.02%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              789      0.37%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              294      0.14%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              185      0.09%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               85      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               78      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               62      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               45      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               46      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               61      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               30      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               22      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        210970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18370534656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               180073216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               217071872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18550607872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321450048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5769.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5825.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    45.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3184248147500                       # Total gap between requests
system.mem_ctrls.avgGap                      10798.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7992384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   7192891328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1483072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   7165007936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4003159936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    217071872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2509975.289436317049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2258897907.417958736420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 465752.655584979162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2250141242.960186958313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1257175896.330990791321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68170527.686317771673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       124881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    113215345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    112773023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     63716826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5022657                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3546940888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5127612353747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    759756167                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5106957982995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3729883972499                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79103704307559                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28402.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45290.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32786.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45285.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58538.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15749374.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         273861161700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         145560670860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1387021076700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9014772960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     251361945120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1445199731250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5740963200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3517760321790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1104.738146                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3069107898                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 106329080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3074849893602                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         151781991480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          80674045485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        662441688720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8690151600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     251361945120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1433722402200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15406082400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2604078307005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        817.800071                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27788672029                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 106329080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3050130329471                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2598                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6567848.076923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8980699.134584                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68090500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3175709879000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8538202500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47220916                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47220916                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47220916                       # number of overall hits
system.cpu1.icache.overall_hits::total       47220916                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38128                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38128                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38128                       # number of overall misses
system.cpu1.icache.overall_misses::total        38128                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2319902500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2319902500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2319902500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2319902500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47259044                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47259044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47259044                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47259044                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000807                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60845.113827                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60845.113827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60845.113827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60845.113827                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35970                       # number of writebacks
system.cpu1.icache.writebacks::total            35970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2158                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2158                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2158                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2158                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35970                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35970                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35970                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2171271000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2171271000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2171271000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2171271000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000761                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000761                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000761                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000761                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60363.386155                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60363.386155                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60363.386155                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60363.386155                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47220916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47220916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38128                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38128                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2319902500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2319902500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47259044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47259044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60845.113827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60845.113827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2158                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2158                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35970                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2171271000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2171271000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000761                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000761                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60363.386155                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60363.386155                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           47634403                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36002                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1323.104355                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94554058                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94554058                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    181563854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       181563854                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    181563854                       # number of overall hits
system.cpu1.dcache.overall_hits::total      181563854                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    221588348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     221588348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    221588348                       # number of overall misses
system.cpu1.dcache.overall_misses::total    221588348                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17190981235729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17190981235729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17190981235729                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17190981235729                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403152202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403152202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403152202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403152202                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.549639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.549639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.549639                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.549639                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77580.709414                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77580.709414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77580.709414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77580.709414                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   4910914802                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       538897                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        108262161                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9215                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.361323                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.480412                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125802857                       # number of writebacks
system.cpu1.dcache.writebacks::total        125802857                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     95620084                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     95620084                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     95620084                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     95620084                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    125968264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    125968264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    125968264                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    125968264                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11373417874645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11373417874645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11373417874645                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11373417874645                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312458                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312458                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312458                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312458                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90287.962329                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90287.962329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90287.962329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90287.962329                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125802814                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    163660438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      163660438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    213770756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    213770756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 16825594434000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 16825594434000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    377431194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    377431194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.566383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.566383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78708.588344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78708.588344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     89357559                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     89357559                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124413197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124413197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 11275335468500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 11275335468500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329631                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329631                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90628.130619                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90628.130619                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17903416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17903416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7817592                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7817592                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 365386801729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 365386801729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25721008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25721008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.303938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.303938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46739.047232                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46739.047232                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6262525                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6262525                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1555067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1555067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98082406145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98082406145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63072.784739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63072.784739                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6652                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6652                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1629                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78098000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78098000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.196715                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.196715                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47942.295887                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47942.295887                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1422                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1422                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          207                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          207                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       858000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       858000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.024997                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024997                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4144.927536                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4144.927536                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4490                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4490                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2716                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2716                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17504000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17504000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.376908                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.376908                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6444.771723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6444.771723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2711                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2711                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14797000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14797000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.376214                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.376214                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5458.133530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5458.133530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        80500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        80500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3944                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3944                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       193617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       193617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   7830790499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   7830790499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       197561                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       197561                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980037                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980037                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40444.746582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40444.746582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       193605                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       193605                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   7637173499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   7637173499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39447.191441                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39447.191441                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.962931                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          307819578                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126040398                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.442229                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.962931                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998842                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998842                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        932770870                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       932770870                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3184248081500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249304394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11738054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245416753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       485320182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        112476237                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             450                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          289138                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4875                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         294013                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3295118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3295118                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249119743                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       446047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378858876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    377844661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757257494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19031296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16146715520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4604160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16103323200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32273674176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       603481696                       # Total snoops (count)
system.tol2bus.snoopTraffic                 350660160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        855829904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.260426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              637410392     74.48%     74.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1              213958935     25.00%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4460577      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          855829904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505019000077                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189889132271                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         223425693                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189388722929                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54346216                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           675426                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
