# Tiny Secure RISC-V SoC for Embedded Sensor Systems



This repository presents a complete academic System-on-Chip (SoC) design project implemented entirely at **Register Transfer Level (RTL)** with a clean path toward **ASIC implementation (GDSII)**.
The SoC is designed for **low-power embedded sensor applications** and integrates:

* A compact **RV32I single-cycle CPU core**
* A **memory-mapped peripheral subsystem** (UART, SPI, GPIO) 
* A compute-intensive **FIR hardware accelerator**
* A unified **lightweight SoC bus** for communication
* Simulation and verification environments suitable for RTL signoff
![image](https://github.com/manohargumma/MINI_2_TINY_RISC-V_SoC/blob/f1a10bcf64c7df186d8a1da8a95ccd06b8ccff33/image/full_chip_diagram.png)





##  Project Objectives

1. **Design a synthesizable RISC-V CPU core** capable of basic arithmetic, load/store, and control-flow instructions.
2. **Develop essential SoC peripherals** and integrate them using a well-structured memory-mapped architecture.
3. **Implement a hardware FIR accelerator** to demonstrate performance improvement compared to software execution on the CPU.
4. **Integrate, verify, and simulate the full SoC**, preparing it for ASIC flow (synthesis â†’ floorplanning â†’ place & route â†’ GDSII).

---

##  System Overview

The Tiny Secure SoC is composed of the following subsystems:

###  CPU Core 

A simplified **RV32I single-cycle processor** including:

* ALU
* Register File (32 Ã— 32-bit)
* Program Counter
* Instruction decode path
* Instruction and data memory interface


The core executes a reduced subset of RV32I instructions sufficient for embedded workloads and accelerator control.

---

### Peripheral Subsystem

All peripherals are **memory-mapped** and accessible through simple read/write operations.

#### Included peripherals:

* **UART Transmitter**

  * Baud-rate configurable
  * Supports serial debug output
* **SPI Master**

  * Mode-0 operation
  * Basic serial communication for external sensors
* **GPIO**

  * Direction register
  * Input/output data register

---

### FIR Hardware Accelerator (Major Project 1)

A compute-intensive **N-tap FIR filter accelerator** is integrated to demonstrate hardware/software co-design.

Key features:

* Coefficient ROM (fixed during synthesis)
* Sample buffer + MAC (Multiplyâ€“Accumulate) datapath
* Memory-mapped control registers:

  * `START`
  * `STATUS`
  * `INPUT_ADDR`
  * `OUTPUT_ADDR`
  * `LENGTH`
* Accelerator autonomously:

  1. Fetches input samples from data memory
  2. Computes FIR outputs
  3. Stores results back to memory

The CPU triggers the accelerator and polls its status â€” demonstrating offloaded DSP computation.

---

###  SoC Integration 

A unified **SoC Bus** connects:

* CPU Core
* Instruction Memory
* Data Memory
* Peripheral devices
* FIR Accelerator

The top-level module `soc_top.v` integrates all blocks, implements address decoding, and establishes the memory map.

A complete **RTL simulation environment** is provided for functional verification and performance analysis.

---

##  Memory Map 

```
0x0000_0000 â€“ 0x0000_FFFF   Instruction Memory (IMEM)
0x1000_0000 â€“ 0x1000_FFFF   Data Memory (DMEM)

0x2000_0000 â€“ UART TXDATA
0x2000_0004 â€“ UART STATUS/CTRL

0x2000_0100 â€“ SPI CTRL/TXRX

0x2000_0200 â€“ GPIO DIR
0x2000_0204 â€“ GPIO DATA

0x3000_0000 â€“ FIR START / STATUS
0x3000_0004 â€“ FIR INPUT_ADDR
0x3000_0008 â€“ FIR OUTPUT_ADDR
0x3000_000C â€“ FIR LENGTH
```

---

##  RTL-to-GDSII Preparation Flow (Conceptual Overview)

Although physical design is **not implemented in this repository**, the RTL is structured to support standard industrial ASIC flows:

1. **Linting & RTL Review**

   * Clock/reset domain checks
   * Synthesis-friendly coding guidelines

2. **Logic Synthesis**
   Tools: *Yosys / Synopsys Design Compiler / Cadence Genus*

   * Generates gate-level netlist
   * Area and timing reports

3. **Static Timing Analysis (STA)**

   * Multi-corner timing checks
   * Setup/hold validation

4. **Floorplanning & PnR**
   Tools: *OpenROAD / Innovus / ICC2*

   * Placement of CPU, peripherals, and FIR accelerator
   * Power routing
   * Clock-tree synthesis

5. **DRC/LVS Signoff**

   * Ensures layout correctness
   * Confirms layout matches schematic

6. **GDSII Export**
   Final mask-ready file produced by PnR tools.

The project thus forms a full front-end SoC design suitable for back-end implementation.

---



```bash
manohar-g@manohar-g-Lenovo-E41-55:~/rv32$ tree
.
â”œâ”€â”€ rtl
â”‚Â Â  â”œâ”€â”€ accel
â”‚Â Â  â”‚Â Â  â””â”€â”€ fir_accel.v
â”‚Â Â  â”œâ”€â”€ bus
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ bus_arbiter.v
â”‚Â Â  â”‚Â Â  â””â”€â”€ simple_bus.v
â”‚Â Â  â”œâ”€â”€ config.tcl
â”‚Â Â  â”œâ”€â”€ cpu
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ alu.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ control.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ core.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ dmem_synth.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ imem_synth.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ pc.v
â”‚Â Â  â”‚Â Â  â””â”€â”€ regfile.v
â”‚Â Â  â”œâ”€â”€ periph
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ gpio.v
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ spi_master.v
â”‚Â Â  â”‚Â Â  â””â”€â”€ uart.v
â”‚Â Â  â””â”€â”€ soc_top.v
â”œâ”€â”€ sw
â”‚Â Â  â”œâ”€â”€ firmware.v
â”‚Â Â  â””â”€â”€ program.hex
â”œâ”€â”€ synth_netlist.v
â”œâ”€â”€ tb
â”‚Â Â  â”œâ”€â”€ firmware.s
â”‚Â Â  â”œâ”€â”€ tb_core.v
â”‚Â Â  â”œâ”€â”€ tb_peripherals.v
â”‚Â Â  â””â”€â”€ tb_soc.v
â”œâ”€â”€ tb_core.vvp
â”œâ”€â”€ wave.vcd
â””â”€â”€ yosys_short.log

8 directories, 25 files
```

##  **Conclusion**

The Tiny Secure RISC-V SoC project successfully demonstrates the complete design journey of a modern System-on-Chip â€” from RTL architecture to physical-design readiness.
Through this work, a fully synthesizable **RV32I processor**, a **memory-mapped peripheral subsystem**, and a **hardware-accelerated FIR engine** were designed, verified, and integrated on a unified SoC bus architecture.

The project achieves the following key outcomes:

### âœ” Functional CPU Core

A clean, single-cycle RISC-V core capable of executing essential embedded workloads and controlling peripherals. Its modular RTL design enables easy extension into pipelined or superscalar versions.

### âœ” Peripheral Integration

UART, SPI, and GPIO modules were developed and attached through a well-structured memory map, demonstrating real-world SoC peripheral integration and embedded communication.

### âœ” Hardware Acceleration

The FIR accelerator showcases how compute-intensive tasks can be offloaded from the CPU, leading to significant performance gains. This highlights the relevance of custom accelerators in modern low-power IoT designs.

### âœ” Complete Front-End + Physical-Design Readiness

All modules are written in synthesizable Verilog, lint-clean, simulation-verified, and organized for **OpenLane-based RTL â†’ GDSII** flow, proving the design is suitable for ASIC implementation on the SkyWater 130nm process.

### âœ” Strong Educational & Research Value

The project reflects practical knowledge of:

* Digital architecture
* RTL design methodology
* Verification and testbench creation
* Hardware/software co-design
* ASIC flow concepts (synthesis, STA, P&R, DRC/LVS, GDSII)

This makes the work not only technically successful but also academically rich and industry-relevant.

---



**This project demonstrates that a complete, custom SoC â€” including CPU, peripherals, accelerator, and physical design flow â€” can be conceived, designed, and validated from scratch using open-source tools and PDKs.**
It reflects strong competency in digital electronics, VLSI design, and system integration, and provides an excellent foundation for further research, optimization, or real silicon tape-out.

---
## ğŸŒ Explore More

If you enjoyed this work or found it useful,  
consider showing your support ğŸ’– by **starring â­ this repository** or **forking ğŸ” it** to explore further!

<p align="center">
  <a href="https://github.com/manohargumma/INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS.git" target="_blank">
    <img src="https://img.shields.io/badge/â­ Star%20This%20Repo-blue?style=for-the-badge"/>
  </a>
  <a href="https://github.com/manohargumma?tab=repositories" target="_blank">
    <img src="https://img.shields.io/badge/ğŸ‘¨â€ğŸ’» Explore%20My%20Projects-8A2BE2?style=for-the-badge"/>
  </a>
</p>

---

## ğŸ’¬ Letâ€™s Connect

<p align="center"> 
  <a href="https://www.linkedin.com/in/manohar-gumma-56920b2b0?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3BQDrHZ%2FsISxWSe9PA4xcVSA%3D%3D" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white"/>
  </a>
  <a href="mailto:manohar.manohargumma13@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact%20Me-D14836?style=for-the-badge&logo=gmail&logoColor=white"/>
  </a>
  <a href="https://github.com/manohargumma" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-Manohar--Gumma-000000?style=for-the-badge&logo=github"/>
  </a>
</p>

---
 


