[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1906       tick       3792507       1699910       1643534       3792507 
      2   1906       tick       5382392       2518043       2501482       5382392 
      3   1906       tick       5364032       2509868       2489686       5364032 
      4   1906       tick       5373528       2516609       2497704       5373528 
      5   1906       tick       5366826       2511657       2492479       5366826 
      6   1906       tick       5361198       2507050       2480676       5361198 
      7   1906       tick       5376250       2515850       2498434       5376250 
      8   1906       tick       5367520       2511796       2493648       5367520 
      9   1906       tick       5369900       2513184       2485837       5369900 
     10   1906       tick       5360874       2508531       2492461       5360874 
     11   1906       tick       5375036       2514446       2495281       5375036 
     12   1906       tick       5371204       2512837       2495646       5371204 
     13   1906       tick       5373499       2514525       2495223       5373499 
     14   1906       tick       5372125       2513054       2494406       5372125 
     15   1906       tick       5362401       2509385       2480240       5362401 
     16   1906       tick       5372964       2513769       2478080       5372964 
     17   1906       tick       5362593       2506578       2457057       5362593 
     18   1906       tick       5369193       2514585       2496574       5369193 
     19   1906       exit       1442054        674155        665102       1442054 
