# SIINGLE-PORT-RAM-design-using-verilog