#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x197e560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x196e130 .scope module, "co_sim_GJC44" "co_sim_GJC44" 3 2;
 .timescale -9 -12;
v0x19c07e0_0 .var "clkGHz", 0 0;
v0x19c0880_0 .var "data_i", 0 0;
v0x19c0920_0 .net "data_o", 9 0, L_0x19c1450;  1 drivers
v0x19c09c0_0 .net "data_o_netlist", 9 0, L_0x1172800;  1 drivers
v0x19c0a60_0 .var "enable_n", 0 0;
v0x19c0b00_0 .var/i "mismatch", 31 0;
v0x19c0ba0_0 .net "ready", 0 0, L_0x168ee30;  1 drivers
v0x19c0c40_0 .net "ready_netlist", 0 0, L_0x11bf7c0;  1 drivers
v0x19c0ce0_0 .var "reset", 0 0;
S_0x196e930 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 26, 3 26 0, S_0x196e130;
 .timescale -9 -12;
v0x18d4f40_0 .var/2s "i", 31 0;
S_0x196f130 .scope task, "compare" "compare" 3 50, 3 50 0, S_0x196e130;
 .timescale -9 -12;
TD_co_sim_GJC44.compare ;
    %load/vec4 v0x19c0920_0;
    %load/vec4 v0x19c09c0_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x19c0ba0_0;
    %load/vec4 v0x19c0c40_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 52 "$display", "Data Mismatch: Actual output: %0d, %0d, Netlist Output %0d, %0d, Time: %0t ", v0x19c0920_0, v0x19c0ba0_0, v0x19c09c0_0, v0x19c0c40_0, $time {0 0 0};
    %load/vec4 v0x19c0b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x19c0b00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 56 "$display", "Data Matched: Actual output: %0d, %0d, Netlist Output %0d, %0d, Time: %0t ", v0x19c0920_0, v0x19c0ba0_0, v0x19c09c0_0, v0x19c0c40_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0x196f930 .scope module, "golden" "GJC44" 3 11, 4 7 0, S_0x196e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "enable_n";
    .port_info 2 /INPUT 1 "data_i";
    .port_info 3 /INPUT 1 "clkGHz";
    .port_info 4 /OUTPUT 10 "data_o";
    .port_info 5 /OUTPUT 1 "ready";
P_0x18cda00 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000001010>;
L_0x167ca50 .functor NOT 1, L_0x11c24c0, C4<0>, C4<0>, C4<0>;
L_0x167de60 .functor NOT 1, L_0x11ea580, C4<0>, C4<0>, C4<0>;
L_0x7d750b30e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13a6b30 .functor NOT 1, L_0x7d750b30e018, C4<0>, C4<0>, C4<0>;
L_0x13a3960 .functor NOT 1, L_0x7d750b30e018, C4<0>, C4<0>, C4<0>;
L_0x13a4450 .functor NOT 1, L_0x7d750b30e018, C4<0>, C4<0>, C4<0>;
L_0x1381530 .functor NOT 1, L_0x7d750b30e018, C4<0>, C4<0>, C4<0>;
L_0x136ece0 .functor BUFT 1, v0x19c0ce0_0, C4<0>, C4<0>, C4<0>;
L_0x136f010 .functor BUFT 1, v0x19c0a60_0, C4<0>, C4<0>, C4<0>;
L_0x136d8b0 .functor BUFT 1, v0x19c0880_0, C4<0>, C4<0>, C4<0>;
L_0x136dbe0 .functor BUFT 1, v0x19c07e0_0, C4<0>, C4<0>, C4<0>;
L_0x7d750b30e060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x11b7ab0_0 .net/2u *"_ivl_39", 7 0, L_0x7d750b30e060;  1 drivers
L_0x168e920 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b357078 .resolv tri, L_0x168e920, L_0x136dbe0;
v0x11b77d0_0 .net8 "clkGHz", 0 0, RS_0x7d750b357078;  2 drivers, strength-aware
v0x1199110_0 .net "clkGHz_buf", 0 0, L_0x1182560;  1 drivers
v0x1199280_0 .net "clkGHz_clkbuf", 0 0, L_0x168ec80;  1 drivers
v0x11b0720_0 .net "const1", 0 0, L_0x7d750b30e018;  1 drivers
L_0x168e5c0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b3571f8 .resolv tri, L_0x168e5c0, L_0x136d8b0;
v0x1236fd0_0 .net8 "data_i", 0 0, RS_0x7d750b3571f8;  2 drivers, strength-aware
v0x1237420_0 .net "data_i_buf", 0 0, L_0x11ea6c0;  1 drivers
v0x12372b0_0 .net "data_i_delay", 0 0, L_0x13a3fa0;  1 drivers
v0x1237140_0 .net "data_i_serdes", 9 0, v0x1168900_0;  1 drivers
v0x1236e60_0 .var "data_i_serdes_reg", 9 0;
v0x11b0890_0 .net "data_i_valid", 0 0, L_0x19d2cd0;  1 drivers
v0x11b05b0_0 .net "data_o", 9 0, L_0x19c1450;  alias, 1 drivers
v0x1234850_0 .net "data_o_buf", 9 0, v0x1236e60_0;  1 drivers
v0x1231ea0_0 .net "enable_buf", 0 0, L_0x167de60;  1 drivers
v0x1231d30_0 .net "enable_buf_n", 0 0, L_0x11ea580;  1 drivers
L_0x167cf60 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b3573a8 .resolv tri, L_0x167cf60, L_0x136f010;
v0x12322f0_0 .net8 "enable_n", 0 0, RS_0x7d750b3573a8;  2 drivers, strength-aware
v0x1231a50_0 .net "fabric_clk_div", 0 0, L_0x13a7de0;  1 drivers
v0x12349c0_0 .net "ready", 0 0, L_0x168ee30;  alias, 1 drivers
v0x1234ca0_0 .net "ready_buf", 0 0, L_0x19c14f0;  1 drivers
L_0x167d110 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b35a2e8 .resolv tri, L_0x167d110, L_0x136ece0;
v0x1234b30_0 .net8 "reset", 0 0, RS_0x7d750b35a2e8;  2 drivers, strength-aware
v0x1232180_0 .net "reset_buf", 0 0, L_0x11c24c0;  1 drivers
v0x122f900_0 .net "reset_buf_n", 0 0, L_0x167ca50;  1 drivers
v0x122f790_0 .var "wait_pll", 7 0;
E_0x1193f40/0 .event negedge, v0x11d7300_0;
E_0x1193f40/1 .event posedge, v0x1155470_0;
E_0x1193f40 .event/or E_0x1193f40/0, E_0x1193f40/1;
L_0x19c0d80 .part v0x1236e60_0, 0, 1;
L_0x19c0e20 .part v0x1236e60_0, 1, 1;
L_0x19c0ec0 .part v0x1236e60_0, 2, 1;
L_0x19c0f60 .part v0x1236e60_0, 3, 1;
L_0x19c1090 .part v0x1236e60_0, 4, 1;
L_0x19c1130 .part v0x1236e60_0, 5, 1;
L_0x19c11d0 .part v0x1236e60_0, 6, 1;
L_0x19c1270 .part v0x1236e60_0, 7, 1;
L_0x19c1310 .part v0x1236e60_0, 8, 1;
L_0x19c13b0 .part v0x1236e60_0, 9, 1;
LS_0x19c1450_0_0 .concat8 [ 1 1 1 1], L_0x16916a0, L_0x1691c40, L_0x1692360, L_0x1692760;
LS_0x19c1450_0_4 .concat8 [ 1 1 1 1], L_0x1692f60, L_0x1693760, L_0x16881b0, L_0x1688750;
LS_0x19c1450_0_8 .concat8 [ 1 1 0 0], L_0x1688e40, L_0x1689640;
L_0x19c1450 .concat8 [ 4 4 2 0], LS_0x19c1450_0_0, LS_0x19c1450_0_4, LS_0x19c1450_0_8;
L_0x19c14f0 .cmp/eq 8, v0x122f790_0, L_0x7d750b30e060;
S_0x1970130 .scope module, "clk_i_buffer0" "I_BUF" 4 49, 5 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x13def00 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
L_0x1182560 .functor BUFT 1, RS_0x7d750b357078, C4<0>, C4<0>, C4<0>;
v0x18d2dc0_0 .net "EN", 0 0, L_0x7d750b30e018;  alias, 1 drivers
v0x18d0e80_0 .net8 "I", 0 0, RS_0x7d750b357078;  alias, 2 drivers, strength-aware
v0x18c8210_0 .net "O", 0 0, L_0x1182560;  alias, 1 drivers
S_0x1977720 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x1970130;
 .timescale -9 -12;
S_0x19831b0 .scope module, "clock_buffer" "CLK_BUF" 4 50, 6 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x168ec80 .functor BUFZ 1, L_0x1182560, C4<0>, C4<0>, C4<0>;
v0x18d5290_0 .net "I", 0 0, L_0x1182560;  alias, 1 drivers
v0x1130b50_0 .net "O", 0 0, L_0x168ec80;  alias, 1 drivers
S_0x196d930 .scope module, "data_i_buffer0" "I_BUF" 4 48, 5 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x16be090 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
L_0x11ea6c0 .functor BUFT 1, RS_0x7d750b3571f8, C4<0>, C4<0>, C4<0>;
v0x1521b50_0 .net "EN", 0 0, L_0x7d750b30e018;  alias, 1 drivers
v0x18e4420_0 .net8 "I", 0 0, RS_0x7d750b3571f8;  alias, 2 drivers, strength-aware
v0x1999170_0 .net "O", 0 0, L_0x11ea6c0;  alias, 1 drivers
S_0x18e0500 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x196d930;
 .timescale -9 -12;
S_0x18ebf90 .scope module, "data_o_buffer0" "O_BUF" 4 57, 7 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x168ee30 .functor BUFZ 1, L_0x19c14f0, C4<0>, C4<0>, C4<0>;
v0x197b640_0 .net "I", 0 0, L_0x19c14f0;  alias, 1 drivers
v0x18f44a0_0 .net "O", 0 0, L_0x168ee30;  alias, 1 drivers
S_0x18e7340 .scope module, "enable_buffer0" "I_BUF" 4 47, 5 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x16ae980 .param/str "WEAK_KEEPER" 0 5 11, "PULLUP";
L_0x11ea580 .functor BUFT 1, RS_0x7d750b3573a8, C4<0>, C4<0>, C4<0>;
v0x18f47b0_0 .net "EN", 0 0, L_0x7d750b30e018;  alias, 1 drivers
v0x1901f40_0 .net8 "I", 0 0, RS_0x7d750b3573a8;  alias, 2 drivers, strength-aware
v0x18e6360_0 .net "O", 0 0, L_0x11ea580;  alias, 1 drivers
S_0x18cf810 .scope generate, "add_pullup" "add_pullup" 5 18, 5 18 0, S_0x18e7340;
 .timescale -9 -12;
S_0x19077a0 .scope generate, "genblk1[0]" "genblk1[0]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x16aee90 .param/l "itr" 1 4 53, +C4<00>;
S_0x196c930 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x19077a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x16916a0 .functor BUFZ 1, L_0x19c0d80, C4<0>, C4<0>, C4<0>;
v0x18e6430_0 .net "I", 0 0, L_0x19c0d80;  1 drivers
v0x198b9d0_0 .net "O", 0 0, L_0x16916a0;  1 drivers
S_0x196d130 .scope generate, "genblk1[1]" "genblk1[1]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x16bec60 .param/l "itr" 1 4 53, +C4<01>;
S_0x18ce110 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x196d130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1691c40 .functor BUFZ 1, L_0x19c0e20, C4<0>, C4<0>, C4<0>;
v0x146f750_0 .net "I", 0 0, L_0x19c0e20;  1 drivers
v0x1675730_0 .net "O", 0 0, L_0x1691c40;  1 drivers
S_0x18c9020 .scope generate, "genblk1[2]" "genblk1[2]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x16ab030 .param/l "itr" 1 4 53, +C4<010>;
S_0x18c9bb0 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x18c9020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1692360 .functor BUFZ 1, L_0x19c0ec0, C4<0>, C4<0>, C4<0>;
v0x1674e50_0 .net "I", 0 0, L_0x19c0ec0;  1 drivers
v0x1469070_0 .net "O", 0 0, L_0x1692360;  1 drivers
S_0x18ca740 .scope generate, "genblk1[3]" "genblk1[3]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x16ba5c0 .param/l "itr" 1 4 53, +C4<011>;
S_0x18cb2d0 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x18ca740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1692760 .functor BUFZ 1, L_0x19c0f60, C4<0>, C4<0>, C4<0>;
v0x1588280_0 .net "I", 0 0, L_0x19c0f60;  1 drivers
v0x1460c50_0 .net "O", 0 0, L_0x1692760;  1 drivers
S_0x18cbe60 .scope generate, "genblk1[4]" "genblk1[4]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x14698d0 .param/l "itr" 1 4 53, +C4<0100>;
S_0x18cc9f0 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x18cbe60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1692f60 .functor BUFZ 1, L_0x19c1090, C4<0>, C4<0>, C4<0>;
v0x198b6c0_0 .net "I", 0 0, L_0x19c1090;  1 drivers
v0x1472b70_0 .net "O", 0 0, L_0x1692f60;  1 drivers
S_0x18cd580 .scope generate, "genblk1[5]" "genblk1[5]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x157f490 .param/l "itr" 1 4 53, +C4<0101>;
S_0x18c8490 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x18cd580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1693760 .functor BUFZ 1, L_0x19c1130, C4<0>, C4<0>, C4<0>;
v0x132edb0_0 .net "I", 0 0, L_0x19c1130;  1 drivers
v0x132ec40_0 .net "O", 0 0, L_0x1693760;  1 drivers
S_0x19704e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x1674aa0 .param/l "itr" 1 4 53, +C4<0110>;
S_0x1947880 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x19704e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x16881b0 .functor BUFZ 1, L_0x19c11d0, C4<0>, C4<0>, C4<0>;
v0x132ead0_0 .net "I", 0 0, L_0x19c11d0;  1 drivers
v0x132e960_0 .net "O", 0 0, L_0x16881b0;  1 drivers
S_0x193ff00 .scope generate, "genblk1[7]" "genblk1[7]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x146f8c0 .param/l "itr" 1 4 53, +C4<0111>;
S_0x1949ec0 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x193ff00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1688750 .functor BUFZ 1, L_0x19c1270, C4<0>, C4<0>, C4<0>;
v0x132d620_0 .net "I", 0 0, L_0x19c1270;  1 drivers
v0x132e310_0 .net "O", 0 0, L_0x1688750;  1 drivers
S_0x1946890 .scope generate, "genblk1[8]" "genblk1[8]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x14713f0 .param/l "itr" 1 4 53, +C4<01000>;
S_0x190ab20 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x1946890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1688e40 .functor BUFZ 1, L_0x19c1310, C4<0>, C4<0>, C4<0>;
v0x1472cd0_0 .net "I", 0 0, L_0x19c1310;  1 drivers
v0x132ef20_0 .net "O", 0 0, L_0x1688e40;  1 drivers
S_0x190a7a0 .scope generate, "genblk1[9]" "genblk1[9]" 4 53, 4 53 0, S_0x196f930;
 .timescale -9 -12;
P_0x146fee0 .param/l "itr" 1 4 53, +C4<01001>;
S_0x18dc7c0 .scope module, "data_o_buffer0" "O_BUF" 4 54, 7 10 1, S_0x190a7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1689640 .functor BUFZ 1, L_0x19c13b0, C4<0>, C4<0>, C4<0>;
v0x132de90_0 .net "I", 0 0, L_0x19c13b0;  1 drivers
v0x132dd20_0 .net "O", 0 0, L_0x1689640;  1 drivers
S_0x18069e0 .scope module, "input_data_delay" "I_DELAY" 4 61, 8 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "DLY_LOAD";
    .port_info 2 /INPUT 1 "DLY_ADJ";
    .port_info 3 /INPUT 1 "DLY_INCDEC";
    .port_info 4 /OUTPUT 6 "DLY_TAP_VALUE";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "O";
P_0x1584f40 .param/l "DELAY" 0 8 11, +C4<00000000000000000000000000000000>;
L_0x168efe0 .functor AND 1, v0x13f6b20_0, L_0x19c1590, C4<1>, C4<1>;
L_0x168f340 .functor AND 1, v0x13f75f0_0, L_0x19c1630, C4<1>, C4<1>;
L_0x168f810 .functor BUFZ 6, v0x14b7d20_0, C4<000000>, C4<000000>, C4<000000>;
L_0x13a3fa0/d .functor BUFZ 1, L_0x11ea6c0, C4<0>, C4<0>, C4<0>;
L_0x13a3fa0 .delay 1 L_0x13a3fa0/d, L_0x19c1810, L_0x19c1810, L_0x19c1810;
v0x132f650_0 .net "CLK_IN", 0 0, L_0x168ec80;  alias, 1 drivers
v0x132f4e0_0 .net "DLY_ADJ", 0 0, L_0x13a3960;  1 drivers
v0x132f370_0 .net "DLY_INCDEC", 0 0, L_0x13a4450;  1 drivers
v0x132f200_0 .net "DLY_LOAD", 0 0, L_0x13a6b30;  1 drivers
v0x132f090_0 .net "DLY_TAP_VALUE", 5 0, L_0x168f810;  1 drivers
v0x132f7c0_0 .net "I", 0 0, L_0x11ea6c0;  alias, 1 drivers
v0x14b7bb0_0 .net "O", 0 0, L_0x13a3fa0;  alias, 1 drivers
v0x132fef0_0 .net *"_ivl_1", 0 0, L_0x19c1590;  1 drivers
L_0x7d750b30e0a8 .functor BUFT 1, Cr<m7800000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x132fd80_0 .net/real *"_ivl_10", 0 0, L_0x7d750b30e0a8;  1 drivers
L_0x7d750b30e0f0 .functor BUFT 1, Cr<m563d70a3d70a3c00gfc6>, C4<0>, C4<0>, C4<0>;
v0x132fc10_0 .net/real *"_ivl_12", 0 0, L_0x7d750b30e0f0;  1 drivers
v0x132faa0_0 .net/real *"_ivl_14", 0 0, L_0x19c16d0;  1 drivers
v0x132e000_0 .net/real *"_ivl_17", 0 0, L_0x19c1770;  1 drivers
v0x132f930_0 .net/real *"_ivl_18", 0 0, L_0x19c1810;  1 drivers
v0x14b7a00_0 .net *"_ivl_5", 0 0, L_0x19c1630;  1 drivers
v0x13f75f0_0 .var "dly_adj_0", 0 0;
v0x13f66d0_0 .var "dly_adj_1", 0 0;
v0x13f7a40_0 .net "dly_adj_p", 0 0, L_0x168f340;  1 drivers
v0x13f6b20_0 .var "dly_ld_0", 0 0;
v0x13f78d0_0 .var "dly_ld_1", 0 0;
v0x13f69b0_0 .net "dly_ld_p", 0 0, L_0x168efe0;  1 drivers
v0x14b7d20_0 .var "dly_tap_val", 5 0;
E_0x1194490 .event posedge, v0x1130b50_0;
L_0x19c1590 .reduce/nor v0x13f78d0_0;
L_0x19c1630 .reduce/nor v0x13f66d0_0;
L_0x19c16d0 .cast/real v0x14b7d20_0;
L_0x19c1770 .arith/mult.r 1, L_0x7d750b30e0f0, L_0x19c16d0;
L_0x19c1810 .arith/sum.r 1, L_0x7d750b30e0a8, L_0x19c1770;
S_0x19a2490 .scope module, "input_data_serdes" "I_SERDES" 4 74, 9 247 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "RX_RST";
    .port_info 2 /INPUT 1 "BITSLIP_ADJ";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "CLK_IN";
    .port_info 5 /OUTPUT 1 "CLK_OUT";
    .port_info 6 /OUTPUT 10 "Q";
    .port_info 7 /OUTPUT 1 "DATA_VALID";
    .port_info 8 /OUTPUT 1 "DPA_LOCK";
    .port_info 9 /OUTPUT 1 "DPA_ERROR";
    .port_info 10 /INPUT 1 "PLL_LOCK";
    .port_info 11 /INPUT 1 "PLL_CLK";
P_0x1665680 .param/str "DATA_RATE" 0 9 248, "SDR";
P_0x16656c0 .param/str "DPA_MODE" 0 9 250, "NONE";
P_0x1665700 .param/l "WIDTH" 0 9 249, +C4<00000000000000000000000000001010>;
L_0x13a9150 .functor BUFZ 1, v0x1198b50_0, C4<0>, C4<0>, C4<0>;
L_0x13a7de0 .functor BUFZ 1, v0x1150540_0, C4<0>, C4<0>, C4<0>;
L_0x1368630 .functor BUFZ 1, L_0x13a3fa0, C4<0>, C4<0>, C4<0>;
L_0x1367e40 .functor BUFZ 1, L_0x168ec80, C4<0>, C4<0>, C4<0>;
L_0x1368220 .functor AND 1, v0x1161910_0, L_0x19c2410, C4<1>, C4<1>;
L_0x1380c80 .functor AND 1, L_0x19d2a60, v0x1198fa0_0, C4<1>, C4<1>;
v0x11dd4a0_0 .net "BITSLIP_ADJ", 0 0, L_0x1381530;  1 drivers
v0x11dd330_0 .net "CLK_IN", 0 0, L_0x13a7de0;  alias, 1 drivers
v0x11dc920_0 .net "CLK_OUT", 0 0, L_0x13a7de0;  alias, 1 drivers
v0x11dcd70_0 .net "D", 0 0, L_0x13a3fa0;  alias, 1 drivers
v0x11d7470_0 .net "DATA_VALID", 0 0, L_0x19d2cd0;  alias, 1 drivers
o0x7d750b3596e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1163fd0_0 .net "DPA_ERROR", 0 0, o0x7d750b3596e8;  0 drivers
v0x1163cf0_0 .net "DPA_LOCK", 0 0, L_0x13a9150;  1 drivers
v0x1163e60_0 .net "EN", 0 0, L_0x167de60;  alias, 1 drivers
v0x1163b80_0 .net "PLL_CLK", 0 0, L_0x168ec80;  alias, 1 drivers
v0x11c6460_0 .net "PLL_LOCK", 0 0, L_0x7d750b30e018;  alias, 1 drivers
v0x11c65d0_0 .net "Q", 9 0, v0x1168900_0;  alias, 1 drivers
v0x11d7300_0 .net "RX_RST", 0 0, L_0x167ca50;  alias, 1 drivers
L_0x7d750b30e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11614c0_0 .net/2u *"_ivl_16", 0 0, L_0x7d750b30e1c8;  1 drivers
v0x116f9f0_0 .net *"_ivl_23", 0 0, L_0x19c2410;  1 drivers
v0x116f710_0 .net *"_ivl_29", 0 0, L_0x19d2a60;  1 drivers
v0x116f880_0 .var "bit_shifter", 9 0;
v0x116f5a0_0 .var "bitslip_adj_0", 0 0;
v0x1161910_0 .var "bitslip_adj_1", 0 0;
v0x1161630_0 .net "bitslip_adj_pulse", 0 0, L_0x1368220;  1 drivers
v0x11617a0_0 .var "bitslip_counter", 3 0;
v0x116afc0_0 .net "bitslip_des_clk", 0 0, L_0x1367e40;  1 drivers
v0x12195c0_0 .net "bitslip_din", 0 0, L_0x19c21d0;  1 drivers
v0x1217ec0_0 .net "bitslip_din_mux", 0 0, L_0x1368630;  1 drivers
v0x1216670_0 .var "bitslip_dout", 0 0;
v0x1214f70_0 .var "bitslip_shifter_out", 0 0;
v0x116b410_0 .var "cdr_clk", 0 0;
v0x116b130_0 .var "cdr_core_clk", 0 0;
v0x116b2a0_0 .var "cdr_core_clk_count", 3 0;
v0x120d620_0 .var "cdr_pll_lock_count", 8 0;
v0x115f460_0 .var "cdr_word_load_en", 0 0;
v0x1159930_0 .var "clk0_data_comp", 3 0;
v0x11597c0_0 .var "clk0_data_count", 4 0;
v0x115d6f0_0 .var "clk0_data_reg", 3 0;
v0x115d580_0 .var "clk0_reg_data_count", 1 0;
v0x115b810_0 .var "clk180_data_comp", 3 0;
v0x115b6a0_0 .var "clk180_data_count", 4 0;
v0x115f5d0_0 .var "clk180_data_reg", 3 0;
v0x11bb9b0_0 .var "clk180_reg_data_count", 1 0;
v0x11bb6d0_0 .var "clk270_data_comp", 3 0;
v0x11f3530_0 .var "clk270_data_count", 4 0;
v0x11f33c0_0 .var "clk270_data_reg", 3 0;
v0x11f3250_0 .var "clk270_reg_data_count", 1 0;
v0x1157a50_0 .var "clk90_data_comp", 3 0;
v0x11578e0_0 .var "clk90_data_count", 4 0;
v0x11bb840_0 .var "clk90_data_reg", 3 0;
v0x1150260_0 .var "clk90_reg_data_count", 1 0;
v0x11503d0_0 .var "clk_0", 0 0;
v0x11500f0_0 .var "clk_180", 0 0;
v0x11cfd30_0 .var "clk_270", 0 0;
v0x1149c40_0 .var "clk_90", 0 0;
v0x1149ad0_0 .var/real "clk_period", 0 0;
v0x11bbb20_0 .var "clk_start", 0 0;
v0x1150540_0 .var "core_clk", 0 0;
v0x114b8c0_0 .var "core_clk_count", 3 0;
v0x118c5b0_0 .net "des_fifo_empty", 0 0, v0x11dee60_0;  1 drivers
v0x118c2d0_0 .net "des_fifo_full", 0 0, L_0x19d27e0;  1 drivers
v0x118c440_0 .var "des_parallel_reg", 9 0;
v0x118c160_0 .var "des_shifter", 9 0;
v0x1132810_0 .net "des_word_load_en", 0 0, v0x1198fa0_0;  1 drivers
v0x11326a0_0 .var "dpa_dout", 0 0;
v0x114ba30_0 .net "dpa_fifo_dout", 0 0, v0x13dcca0_0;  1 drivers
v0x1198cc0_0 .net "dpa_fifo_empty", 0 0, v0x1581540_0;  1 drivers
v0x1198e30_0 .net "dpa_fifo_full", 0 0, L_0x19c1ce0;  1 drivers
v0x1198b50_0 .var "dpa_lock", 0 0;
v0x11874d0_0 .var/real "end_point", 0 0;
v0x11871f0_0 .var/real "period_quarter", 0 0;
v0x1187360_0 .var "pll_lock_count", 8 0;
v0x1187080_0 .var/real "start_point", 0 0;
v0x1198fa0_0 .var "word_load_en", 0 0;
E_0x11940b0/0 .event negedge, v0x11d7300_0;
E_0x11940b0/1 .event posedge, v0x11555e0_0;
E_0x11940b0 .event/or E_0x11940b0/0, E_0x11940b0/1;
E_0x1194af0 .event anyedge, v0x11617a0_0, v0x116f880_0;
E_0x1330270/0 .event negedge, v0x11d7300_0;
E_0x1330270/1 .event posedge, v0x13dadc0_0;
E_0x1330270 .event/or E_0x1330270/0, E_0x1330270/1;
E_0x1330640/0 .event negedge, v0x11d7300_0;
E_0x1330640/1 .event posedge, v0x1130b50_0;
E_0x1330640 .event/or E_0x1330640/0, E_0x1330640/1;
E_0x13304d0/0 .event anyedge, v0x11597c0_0, v0x11503d0_0, v0x11578e0_0, v0x1149c40_0;
E_0x13304d0/1 .event anyedge, v0x115b6a0_0, v0x11500f0_0, v0x11f3530_0, v0x11cfd30_0;
E_0x13304d0/2 .event anyedge, v0x14b7bb0_0;
E_0x13304d0 .event/or E_0x13304d0/0, E_0x13304d0/1, E_0x13304d0/2;
E_0x1330510/0 .event negedge, v0x11d7300_0;
E_0x1330510/1 .event posedge, v0x11cfd30_0;
E_0x1330510 .event/or E_0x1330510/0, E_0x1330510/1;
E_0x1332820/0 .event negedge, v0x11d7300_0;
E_0x1332820/1 .event posedge, v0x11500f0_0;
E_0x1332820 .event/or E_0x1332820/0, E_0x1332820/1;
E_0x1334350/0 .event negedge, v0x11d7300_0;
E_0x1334350/1 .event posedge, v0x1149c40_0;
E_0x1334350 .event/or E_0x1334350/0, E_0x1334350/1;
E_0x13327e0/0 .event negedge, v0x11d7300_0;
E_0x13327e0/1 .event posedge, v0x11503d0_0;
E_0x13327e0 .event/or E_0x13327e0/0, E_0x13327e0/1;
E_0x1331150/0 .event negedge, v0x11500f0_0;
E_0x1331150/1 .event posedge, v0x11500f0_0;
E_0x1331150 .event/or E_0x1331150/0, E_0x1331150/1;
E_0x1331190/0 .event negedge, v0x11503d0_0;
E_0x1331190/1 .event posedge, v0x11503d0_0;
E_0x1331190 .event/or E_0x1331190/0, E_0x1331190/1;
E_0x1332b30/0 .event negedge, v0x1130b50_0;
E_0x1332b30/1 .event posedge, v0x1130b50_0;
E_0x1332b30 .event/or E_0x1332b30/0, E_0x1332b30/1;
L_0x19c1ec0 .reduce/nor L_0x167ca50;
L_0x19c1f60 .reduce/nor L_0x19c1ce0;
L_0x19c2000 .reduce/nor L_0x167ca50;
L_0x19c20a0 .reduce/nor v0x1581540_0;
L_0x19c21d0 .functor MUXZ 1, L_0x7d750b30e1c8, L_0x1368630, L_0x167de60, C4<>;
L_0x19c2410 .reduce/nor v0x116f5a0_0;
L_0x19d29c0 .reduce/nor L_0x167ca50;
L_0x19d2a60 .reduce/nor L_0x19d27e0;
L_0x19d2b90 .reduce/nor L_0x167ca50;
L_0x19d2c30 .reduce/nor v0x11dee60_0;
L_0x19d2cd0 .reduce/nor v0x11dee60_0;
S_0x1987c80 .scope module, "afifo_dpa" "afifo" 9 621, 9 135 1, S_0x19a2490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 1 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x12849e0 .param/l "ADDRSIZE" 0 9 137, +C4<00000000000000000000000000000100>;
P_0x1284a20 .param/l "DATASIZE" 0 9 140, +C4<00000000000000000000000000000001>;
P_0x1284a60 .param/l "MEM_TYPE" 0 9 145, +C4<00000000000000000000000000000000>;
P_0x1284aa0 .param/l "SYNC_STAGES" 0 9 143, +C4<00000000000000000000000000000010>;
L_0x1694a30 .functor NOT 2, L_0x19c1b00, C4<00>, C4<00>, C4<00>;
L_0x136c560 .functor OR 1, v0x1581540_0, L_0x19c20a0, C4<0>, C4<0>;
L_0x1366d40 .functor AND 1, L_0x19c1f60, L_0x19c1e20, C4<1>, C4<1>;
L_0x7d750b30e138 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a2e90_0 .net/2u *"_ivl_0", 4 0, L_0x7d750b30e138;  1 drivers
v0x13a2bc0_0 .net *"_ivl_10", 1 0, L_0x1694a30;  1 drivers
v0x13a2d40_0 .net *"_ivl_13", 2 0, L_0x19c1ba0;  1 drivers
v0x1519060_0 .net *"_ivl_14", 4 0, L_0x19c1c40;  1 drivers
v0x15192b0_0 .net *"_ivl_23", 0 0, L_0x19c1e20;  1 drivers
L_0x7d750b30e180 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x1364010_0 .net/2u *"_ivl_4", 4 0, L_0x7d750b30e180;  1 drivers
v0x1580d30_0 .net *"_ivl_9", 1 0, L_0x19c1b00;  1 drivers
v0x151db90_0 .net "next_rd_addr", 4 0, L_0x19c1a60;  1 drivers
v0x151bef0_0 .net "next_wr_addr", 4 0, L_0x19c19c0;  1 drivers
v0x14ee4b0_0 .net "rclk", 0 0, L_0x168ec80;  alias, 1 drivers
v0x1364da0_0 .net "rd", 0 0, L_0x19c20a0;  1 drivers
v0x13642d0_0 .var "rd_addr", 4 0;
v0x1364ae0_0 .net "rd_data", 0 0, v0x13dcca0_0;  alias, 1 drivers
v0x1581540_0 .var "rd_empty", 0 0;
v0x12ddc80_0 .net "rd_reset", 0 0, L_0x19c2000;  1 drivers
v0x1399d50_1 .array/port v0x1399d50, 1;
v0x1285490_0 .net "rd_wgray", 4 0, v0x1399d50_1;  1 drivers
v0x1285320_0 .net "read_empty", 0 0, L_0x19c1d80;  1 drivers
v0x12851b0_0 .net "ren", 0 0, L_0x136c560;  1 drivers
v0x1285040_0 .var "rgray", 4 0;
v0x1284ed0_0 .net "wclk", 0 0, v0x116b410_0;  1 drivers
v0x1284bd0_0 .var "wgray", 4 0;
v0x12ddf80_0 .net "wr", 0 0, L_0x19c1f60;  1 drivers
v0x1155190_0 .var "wr_addr", 4 0;
v0x1152d90_0 .net "wr_data", 0 0, v0x11326a0_0;  1 drivers
v0x1152ab0_0 .net "wr_full", 0 0, L_0x19c1ce0;  alias, 1 drivers
v0x1152c20_0 .net "wr_reset", 0 0, L_0x19c1ec0;  1 drivers
v0x1364180_1 .array/port v0x1364180, 1;
v0x1152940_0 .net "wr_rgray", 4 0, v0x1364180_1;  1 drivers
L_0x19c19c0 .arith/sum 5, v0x1155190_0, L_0x7d750b30e138;
L_0x19c1a60 .arith/sum 5, v0x13642d0_0, L_0x7d750b30e180;
L_0x19c1b00 .part v0x1284bd0_0, 3, 2;
L_0x19c1ba0 .part v0x1284bd0_0, 0, 3;
L_0x19c1c40 .concat [ 3 2 0 0], L_0x19c1ba0, L_0x1694a30;
L_0x19c1ce0 .cmp/eq 5, v0x1364180_1, L_0x19c1c40;
L_0x19c1d80 .cmp/eq 5, v0x1399d50_1, v0x1285040_0;
L_0x19c1e20 .reduce/nor L_0x19c1ce0;
S_0x197c170 .scope module, "dual_port_ram" "dual_port_ram" 9 235, 9 81 1, S_0x1987c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0x189ac30 .param/l "ADDRSIZE" 0 9 85, +C4<00000000000000000000000000000100>;
P_0x189ac70 .param/l "DATASIZE" 0 9 83, +C4<00000000000000000000000000000001>;
P_0x189acb0 .param/l "MEM_TYPE" 0 9 87, +C4<00000000000000000000000000000000>;
v0x14b3160_0 .net "raddr", 4 0, v0x13642d0_0;  1 drivers
v0x13dcfa0_0 .net "rd_clk", 0 0, L_0x168ec80;  alias, 1 drivers
v0x13dcca0_0 .var "rdata", 0 0;
v0x13cb0d0_0 .net "ren", 0 0, L_0x136c560;  alias, 1 drivers
v0x13caf80_0 .net "waddr", 4 0, v0x1155190_0;  1 drivers
v0x1563350_0 .net "wdata", 0 0, v0x11326a0_0;  alias, 1 drivers
v0x13f7760_0 .net "wen", 0 0, L_0x1366d40;  1 drivers
v0x13dadc0_0 .net "wr_clk", 0 0, v0x116b410_0;  alias, 1 drivers
S_0x1971020 .scope generate, "genblk1" "genblk1" 9 102, 9 102 0, S_0x197c170;
 .timescale -9 -12;
v0x13f6840 .array "mem", 0 15, 0 0;
E_0x1332e40 .event posedge, v0x13dadc0_0;
S_0x1970960 .scope module, "synchronizer" "synchronizer" 9 221, 9 11 1, S_0x1987c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x13cdea0 .param/l "ADDRSIZE" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x13cdee0 .param/l "SYNC_STAGES" 0 9 14, +C4<00000000000000000000000000000010>;
v0x1399f50_0 .net "rd_clk", 0 0, L_0x168ec80;  alias, 1 drivers
v0x1399bf0_0 .net "rd_rst", 0 0, L_0x19c2000;  alias, 1 drivers
v0x1399d50 .array "rd_sync_register", 1 0, 4 0;
v0x13d6af0_0 .net "rptr", 4 0, v0x1285040_0;  1 drivers
v0x1483f60_0 .net "rptr_reg", 4 0, v0x1399d50_1;  alias, 1 drivers
v0x14790a0_0 .net "wptr", 4 0, v0x1284bd0_0;  1 drivers
v0x14aaad0_0 .net "wptr_reg", 4 0, v0x1364180_1;  alias, 1 drivers
v0x1518eb0_0 .net "wr_clk", 0 0, v0x116b410_0;  alias, 1 drivers
v0x1364c50_0 .net "wr_rst", 0 0, L_0x19c1ec0;  alias, 1 drivers
v0x1364180 .array "wr_sync_register", 1 0, 4 0;
S_0x196ab40 .scope generate, "genblk1[0]" "genblk1[0]" 9 58, 9 58 0, S_0x1970960;
 .timescale -9 -12;
P_0x14bdb30 .param/l "i" 1 9 58, +C4<00>;
E_0x1332e80 .event posedge, v0x1399bf0_0, v0x1130b50_0;
E_0x14beed0 .event posedge, v0x1364c50_0, v0x13dadc0_0;
S_0x19684f0 .scope module, "afifo_inst" "afifo" 9 733, 9 135 1, S_0x19a2490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 10 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 10 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x18f3210 .param/l "ADDRSIZE" 0 9 137, +C4<00000000000000000000000000001010>;
P_0x18f3250 .param/l "DATASIZE" 0 9 140, +C4<00000000000000000000000000001010>;
P_0x18f3290 .param/l "MEM_TYPE" 0 9 145, +C4<00000000000000000000000000000000>;
P_0x18f32d0 .param/l "SYNC_STAGES" 0 9 143, +C4<00000000000000000000000000000010>;
L_0x167c390 .functor NOT 2, L_0x19d2600, C4<00>, C4<00>, C4<00>;
L_0x13a5ad0 .functor OR 1, v0x11dee60_0, L_0x19d2c30, C4<0>, C4<0>;
L_0x137f180 .functor AND 1, L_0x1380c80, L_0x19d2920, C4<1>, C4<1>;
L_0x7d750b30e210 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x11e2120_0 .net/2u *"_ivl_0", 10 0, L_0x7d750b30e210;  1 drivers
v0x11e1fb0_0 .net *"_ivl_10", 1 0, L_0x167c390;  1 drivers
v0x11e2290_0 .net *"_ivl_13", 8 0, L_0x19d26a0;  1 drivers
v0x11e26e0_0 .net *"_ivl_14", 10 0, L_0x19d2740;  1 drivers
v0x11e2570_0 .net *"_ivl_23", 0 0, L_0x19d2920;  1 drivers
L_0x7d750b30e258 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x11e2400_0 .net/2u *"_ivl_4", 10 0, L_0x7d750b30e258;  1 drivers
v0x11e2850_0 .net *"_ivl_9", 1 0, L_0x19d2600;  1 drivers
v0x11df590_0 .net "next_rd_addr", 10 0, L_0x19d2560;  1 drivers
v0x11df420_0 .net "next_wr_addr", 10 0, L_0x19d24c0;  1 drivers
v0x11df2b0_0 .net "rclk", 0 0, L_0x13a7de0;  alias, 1 drivers
v0x11deb80_0 .net "rd", 0 0, L_0x19d2c30;  1 drivers
v0x11df140_0 .var "rd_addr", 10 0;
v0x11defd0_0 .net "rd_data", 9 0, v0x1168900_0;  alias, 1 drivers
v0x11dee60_0 .var "rd_empty", 0 0;
v0x11df700_0 .net "rd_reset", 0 0, L_0x19d2b90;  1 drivers
v0x11f64a0_1 .array/port v0x11f64a0, 1;
v0x11decf0_0 .net "rd_wgray", 10 0, v0x11f64a0_1;  1 drivers
v0x11dc7b0_0 .net "read_empty", 0 0, L_0x19d2880;  1 drivers
v0x11dca90_0 .net "ren", 0 0, L_0x13a5ad0;  1 drivers
v0x11df9e0_0 .var "rgray", 10 0;
v0x11df870_0 .net "wclk", 0 0, L_0x1367e40;  alias, 1 drivers
v0x11dfb50_0 .var "wgray", 10 0;
v0x11dfe30_0 .net "wr", 0 0, L_0x1380c80;  1 drivers
v0x11dfcc0_0 .var "wr_addr", 10 0;
v0x11dcc00_0 .net "wr_data", 9 0, v0x118c440_0;  1 drivers
v0x11dd050_0 .net "wr_full", 0 0, L_0x19d27e0;  alias, 1 drivers
v0x11dcee0_0 .net "wr_reset", 0 0, L_0x19d29c0;  1 drivers
v0x11f7dc0_1 .array/port v0x11f7dc0, 1;
v0x11dd1c0_0 .net "wr_rgray", 10 0, v0x11f7dc0_1;  1 drivers
L_0x19d24c0 .arith/sum 11, v0x11dfcc0_0, L_0x7d750b30e210;
L_0x19d2560 .arith/sum 11, v0x11df140_0, L_0x7d750b30e258;
L_0x19d2600 .part v0x11dfb50_0, 9, 2;
L_0x19d26a0 .part v0x11dfb50_0, 0, 9;
L_0x19d2740 .concat [ 9 2 0 0], L_0x19d26a0, L_0x167c390;
L_0x19d27e0 .cmp/eq 11, v0x11f7dc0_1, L_0x19d2740;
L_0x19d2880 .cmp/eq 11, v0x11f64a0_1, v0x11df9e0_0;
L_0x19d2920 .reduce/nor L_0x19d27e0;
S_0x1965f30 .scope module, "dual_port_ram" "dual_port_ram" 9 235, 9 81 1, S_0x19684f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 10 "wdata";
    .port_info 6 /INPUT 11 "waddr";
    .port_info 7 /INPUT 11 "raddr";
P_0x18cfed0 .param/l "ADDRSIZE" 0 9 85, +C4<00000000000000000000000000001010>;
P_0x18cff10 .param/l "DATASIZE" 0 9 83, +C4<00000000000000000000000000001010>;
P_0x18cff50 .param/l "MEM_TYPE" 0 9 87, +C4<00000000000000000000000000000000>;
v0x12de0f0_0 .net "raddr", 10 0, v0x11df140_0;  1 drivers
v0x1155470_0 .net "rd_clk", 0 0, L_0x13a7de0;  alias, 1 drivers
v0x1168900_0 .var "rdata", 9 0;
v0x1196750_0 .net "ren", 0 0, L_0x13a5ad0;  alias, 1 drivers
v0x1196470_0 .net "waddr", 10 0, v0x11dfcc0_0;  1 drivers
v0x11965e0_0 .net "wdata", 9 0, v0x118c440_0;  alias, 1 drivers
v0x1196300_0 .net "wen", 0 0, L_0x137f180;  1 drivers
v0x11555e0_0 .net "wr_clk", 0 0, L_0x1367e40;  alias, 1 drivers
S_0x1921150 .scope generate, "genblk1" "genblk1" 9 102, 9 102 0, S_0x1965f30;
 .timescale -9 -12;
v0x12de260 .array "mem", 0 1023, 9 0;
E_0x14b86f0 .event posedge, v0x11555e0_0;
E_0x14c2d80 .event posedge, v0x1155470_0;
S_0x1926d80 .scope module, "synchronizer" "synchronizer" 9 221, 9 11 1, S_0x19684f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 11 "wptr_reg";
    .port_info 1 /OUTPUT 11 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 11 "wptr";
    .port_info 7 /INPUT 11 "rptr";
P_0x1482390 .param/l "ADDRSIZE" 0 9 15, +C4<00000000000000000000000000001010>;
P_0x14823d0 .param/l "SYNC_STAGES" 0 9 14, +C4<00000000000000000000000000000010>;
v0x1155300_0 .net "rd_clk", 0 0, L_0x13a7de0;  alias, 1 drivers
v0x1168be0_0 .net "rd_rst", 0 0, L_0x19d2b90;  alias, 1 drivers
v0x11f64a0 .array "rd_sync_register", 1 0, 10 0;
v0x1166690_0 .net "rptr", 10 0, v0x11df9e0_0;  1 drivers
v0x11663b0_0 .net "rptr_reg", 10 0, v0x11f64a0_1;  alias, 1 drivers
v0x1166520_0 .net "wptr", 10 0, v0x11dfb50_0;  1 drivers
v0x1166240_0 .net "wptr_reg", 10 0, v0x11f7dc0_1;  alias, 1 drivers
v0x1168d50_0 .net "wr_clk", 0 0, L_0x1367e40;  alias, 1 drivers
v0x1168a70_0 .net "wr_rst", 0 0, L_0x19d29c0;  alias, 1 drivers
v0x11f7dc0 .array "wr_sync_register", 1 0, 10 0;
S_0x1925d50 .scope generate, "genblk1[0]" "genblk1[0]" 9 58, 9 58 0, S_0x1926d80;
 .timescale -9 -12;
P_0x14c0090 .param/l "i" 1 9 58, +C4<00>;
E_0x14c0590 .event posedge, v0x1168be0_0, v0x1155470_0;
E_0x14c0360 .event posedge, v0x1168a70_0, v0x11555e0_0;
S_0x19368b0 .scope module, "reset_buffer0" "I_BUF" 4 46, 5 10 1, S_0x196f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x13f8080 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
L_0x11c24c0 .functor BUFT 1, RS_0x7d750b35a2e8, C4<0>, C4<0>, C4<0>;
v0x11b0440_0 .net "EN", 0 0, L_0x7d750b30e018;  alias, 1 drivers
v0x11b7c20_0 .net8 "I", 0 0, RS_0x7d750b35a2e8;  alias, 2 drivers, strength-aware
v0x11b7940_0 .net "O", 0 0, L_0x11c24c0;  alias, 1 drivers
S_0x1936ce0 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x19368b0;
 .timescale -9 -12;
S_0x192eed0 .scope module, "route_net" "GJC44_post_route" 3 14, 10 3 0, S_0x196e130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "enable_n";
    .port_info 2 /INPUT 1 "data_i";
    .port_info 3 /INPUT 1 "clkGHz";
    .port_info 4 /OUTPUT 10 "data_o";
    .port_info 5 /OUTPUT 1 "ready";
L_0x1250350 .functor BUFZ 1, L_0x14eecc0, C4<0>, C4<0>, C4<0>;
L_0x1251310 .functor BUFZ 1, L_0x14ee380, C4<0>, C4<0>, C4<0>;
L_0x123dfc0 .functor BUFZ 1, L_0x15201e0, C4<0>, C4<0>, C4<0>;
L_0x123dde0 .functor BUFZ 1, L_0x151fd20, C4<0>, C4<0>, C4<0>;
L_0x123ea10 .functor BUFZ 1, L_0x151f4c0, C4<0>, C4<0>, C4<0>;
L_0x123e1a0 .functor BUFZ 1, L_0x151f070, C4<0>, C4<0>, C4<0>;
L_0x1241df0 .functor BUFZ 1, L_0x151d860, C4<0>, C4<0>, C4<0>;
L_0x12419e0 .functor BUFZ 1, L_0x14f4de0, C4<0>, C4<0>, C4<0>;
L_0x123f9a0 .functor BUFZ 1, L_0x14f7700, C4<0>, C4<0>, C4<0>;
L_0x1238110 .functor BUFZ 1, L_0x14f8110, C4<0>, C4<0>, C4<0>;
L_0x123fd90 .functor BUFZ 1, L_0x14f4160, C4<0>, C4<0>, C4<0>;
L_0x123f5b0 .functor BUFZ 1, L_0x14f1550, C4<0>, C4<0>, C4<0>;
L_0x1240990 .functor BUFZ 1, L_0x14f0cb0, C4<0>, C4<0>, C4<0>;
L_0x12401b0 .functor BUFZ 1, L_0x13649d0, C4<0>, C4<0>, C4<0>;
L_0x1240d80 .functor BUFZ 1, L_0x137e4f0, C4<0>, C4<0>, C4<0>;
L_0x12405a0 .functor BUFZ 1, L_0x13aa790, C4<0>, C4<0>, C4<0>;
L_0x1241510 .functor BUFZ 1, L_0x19d8040, C4<0>, C4<0>, C4<0>;
L_0x1241670 .functor BUFZ 1, L_0x19d80e0, C4<0>, C4<0>, C4<0>;
L_0x1242170 .functor BUFZ 1, L_0x19d8210, C4<0>, C4<0>, C4<0>;
L_0x119c160 .functor BUFZ 1, L_0x19d82b0, C4<0>, C4<0>, C4<0>;
L_0x119f380 .functor BUFZ 1, L_0x19d8350, C4<0>, C4<0>, C4<0>;
L_0x119ee20 .functor BUFZ 1, L_0x19d83f0, C4<0>, C4<0>, C4<0>;
L_0x119c870 .functor BUFZ 1, L_0x19d85a0, C4<0>, C4<0>, C4<0>;
L_0x11a3200 .functor BUFZ 1, L_0x19d8640, C4<0>, C4<0>, C4<0>;
L_0x11a3720 .functor BUFZ 1, L_0x19d86e0, C4<0>, C4<0>, C4<0>;
L_0x119fa60 .functor BUFZ 1, L_0x19d8780, C4<0>, C4<0>, C4<0>;
L_0x11d5d30 .functor BUFZ 1, v0x19c07e0_0, C4<0>, C4<0>, C4<0>;
L_0x11d60d0 .functor BUFZ 1, L_0x115f740, C4<0>, C4<0>, C4<0>;
L_0x11d6240 .functor BUFZ 1, v0x19c0880_0, C4<0>, C4<0>, C4<0>;
L_0x117fcf0 .functor BUFZ 1, L_0x14f7350, C4<0>, C4<0>, C4<0>;
L_0x11800d0 .functor BUFZ 1, L_0x14fbce0, C4<0>, C4<0>, C4<0>;
L_0x1180400 .functor BUFZ 1, L_0x19d7f10, C4<0>, C4<0>, C4<0>;
L_0x1172800 .functor BUFZ 10, L_0x19d6840, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x11c42d0 .functor BUFZ 1, L_0x1368c30, C4<0>, C4<0>, C4<0>;
L_0x11c46b0 .functor BUFZ 1, L_0x19d67a0, C4<0>, C4<0>, C4<0>;
L_0x11c49e0 .functor BUFZ 1, v0x19c0a60_0, C4<0>, C4<0>, C4<0>;
L_0x11c4d10 .functor BUFZ 1, L_0x1250880, C4<0>, C4<0>, C4<0>;
L_0x11bf7c0 .functor BUFZ 1, L_0x1157fd0, C4<0>, C4<0>, C4<0>;
L_0x11bfbd0 .functor BUFZ 1, L_0x1365870, C4<0>, C4<0>, C4<0>;
L_0x11bff00 .functor BUFZ 1, v0x19c0ce0_0, C4<0>, C4<0>, C4<0>;
L_0x11c1a80 .functor BUFZ 1, L_0x19d8820, C4<0>, C4<0>, C4<0>;
L_0x11c1e60 .functor BUFZ 1, L_0x1365ca0, C4<0>, C4<0>, C4<0>;
L_0x11c2190 .functor BUFZ 1, L_0x14f6970, C4<0>, C4<0>, C4<0>;
L_0x115dfa0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b364128 .resolv tri, L_0x115dfa0, L_0x11d5d30;
v0x16a7490_0 .net8 "$auto$rs_design_edit.cc:1122:execute$1710.clkGHz", 0 0, RS_0x7d750b364128;  2 drivers, strength-aware
v0x16a7550_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_buf", 0 0, L_0x19d65d0;  1 drivers
v0x16a75f0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.clkGHz_clkbuf", 0 0, L_0x115f740;  1 drivers
L_0x115fb50 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b364308 .resolv tri, L_0x115fb50, L_0x11d6240;
v0x16a7690_0 .net8 "$auto$rs_design_edit.cc:1122:execute$1710.data_i", 0 0, RS_0x7d750b364308;  2 drivers, strength-aware
v0x1582360_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_buf", 0 0, L_0x19d6700;  1 drivers
v0x1582400_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_delay", 0 0, L_0x11c9280;  1 drivers
v0x15824c0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[0]", 0 0, L_0x19d8780;  1 drivers
v0x1582580_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[1]", 0 0, L_0x19d86e0;  1 drivers
v0x1582640_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[2]", 0 0, L_0x19d8640;  1 drivers
v0x15863c0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[3]", 0 0, L_0x19d85a0;  1 drivers
v0x1586480_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[4]", 0 0, L_0x19d83f0;  1 drivers
v0x1586540_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[5]", 0 0, L_0x19d8350;  1 drivers
v0x1586600_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[6]", 0 0, L_0x19d82b0;  1 drivers
v0x15866a0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[7]", 0 0, L_0x19d8210;  1 drivers
v0x1586740_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[8]", 0 0, L_0x19d80e0;  1 drivers
v0x1583370_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes[9]", 0 0, L_0x19d8040;  1 drivers
v0x1583430_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[0]", 0 0, L_0x12405a0;  1 drivers
v0x15834d0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[1]", 0 0, L_0x1240d80;  1 drivers
v0x1583570_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[2]", 0 0, L_0x12401b0;  1 drivers
v0x1583610_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[3]", 0 0, L_0x1240990;  1 drivers
v0x15836b0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[4]", 0 0, L_0x123f5b0;  1 drivers
v0x1583750_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[5]", 0 0, L_0x123fd90;  1 drivers
v0x14606a0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[6]", 0 0, L_0x1238110;  1 drivers
v0x1460740_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[7]", 0 0, L_0x117fcf0;  1 drivers
v0x14607e0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[8]", 0 0, L_0x11c2190;  1 drivers
v0x1460880_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_serdes_reg[9]", 0 0, L_0x11800d0;  1 drivers
v0x1460920_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_i_valid", 0 0, L_0x19d7f10;  1 drivers
v0x14609c0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.data_o", 9 0, L_0x19d6840;  1 drivers
v0x1460a60_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.enable_buf", 0 0, L_0x11c42d0;  1 drivers
v0x1193310_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.enable_buf_n", 0 0, L_0x19d67a0;  1 drivers
L_0x11f36a0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b364518 .resolv tri, L_0x11f36a0, L_0x11c49e0;
v0x11933b0_0 .net8 "$auto$rs_design_edit.cc:1122:execute$1710.enable_n", 0 0, RS_0x7d750b364518;  2 drivers, strength-aware
v0x1193450_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.fabric_clk_div", 0 0, L_0x1250880;  1 drivers
v0x11934f0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.ready", 0 0, L_0x1157fd0;  1 drivers
v0x1193590_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.ready_buf", 0 0, L_0x11bfbd0;  1 drivers
L_0x12505c0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7d750b367518 .resolv tri, L_0x12505c0, L_0x11bff00;
v0x1193630_0 .net8 "$auto$rs_design_edit.cc:1122:execute$1710.reset", 0 0, RS_0x7d750b367518;  2 drivers, strength-aware
v0x11936d0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.reset_buf", 0 0, L_0x19d8820;  1 drivers
v0x1800eb0_0 .net "$auto$rs_design_edit.cc:1122:execute$1710.reset_buf_n", 0 0, L_0x11c1e60;  1 drivers
v0x1800f50_0 .net "$auto$rs_design_edit.cc:841:execute$1700", 0 0, L_0x14f7700;  1 drivers
v0x1800ff0_0 .net "$auto$rs_design_edit.cc:841:execute$1701", 0 0, L_0x14f4de0;  1 drivers
v0x18010c0_0 .net "$auto$rs_design_edit.cc:841:execute$1702", 0 0, L_0x151d860;  1 drivers
v0x1801190_0 .net "$auto$rs_design_edit.cc:841:execute$1703", 0 0, L_0x151f070;  1 drivers
v0x1801260_0 .net "$auto$rs_design_edit.cc:841:execute$1704", 0 0, L_0x151f4c0;  1 drivers
v0x1801330_0 .net "$auto$rs_design_edit.cc:841:execute$1705", 0 0, L_0x151fd20;  1 drivers
v0x1801400_0 .net "$auto$rs_design_edit.cc:841:execute$1706", 0 0, L_0x15201e0;  1 drivers
v0x18014d0_0 .net "$auto$rs_design_edit.cc:841:execute$1707", 0 0, L_0x14ee380;  1 drivers
v0x18015a0_0 .net "$auto$rs_design_edit.cc:841:execute$1708", 0 0, L_0x14eecc0;  1 drivers
v0x1807e50_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:266:execute$1684", 0 0, v0x1584870_0;  1 drivers
v0x1807ef0_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1700", 0 0, L_0x123f9a0;  1 drivers
v0x1807f90_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1701", 0 0, L_0x12419e0;  1 drivers
v0x1808060_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1702", 0 0, L_0x1241df0;  1 drivers
v0x1808130_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1703", 0 0, L_0x123e1a0;  1 drivers
v0x1808200_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1704", 0 0, L_0x123ea10;  1 drivers
v0x18082d0_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1705", 0 0, L_0x123dde0;  1 drivers
v0x18083a0_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1706", 0 0, L_0x123dfc0;  1 drivers
v0x1808470_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1707", 0 0, L_0x1251310;  1 drivers
v0x1808540_0 .net "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$rs_design_edit.cc:841:execute$1708", 0 0, L_0x1250350;  1 drivers
v0x1808610_0 .net "clkGHz", 0 0, v0x19c07e0_0;  1 drivers
v0x18086b0_0 .net "clkGHz_clkbuf", 0 0, L_0x11d60d0;  1 drivers
v0x1808750_0 .net "data_i", 0 0, v0x19c0880_0;  1 drivers
v0x18087f0_0 .net "data_i_serdes[0]", 0 0, L_0x119fa60;  1 drivers
v0x1808890_0 .net "data_i_serdes[1]", 0 0, L_0x11a3720;  1 drivers
v0x1808930_0 .net "data_i_serdes[2]", 0 0, L_0x11a3200;  1 drivers
v0x18089d0_0 .net "data_i_serdes[3]", 0 0, L_0x119c870;  1 drivers
v0x1808a70_0 .net "data_i_serdes[4]", 0 0, L_0x119ee20;  1 drivers
v0x1808b10_0 .net "data_i_serdes[5]", 0 0, L_0x119f380;  1 drivers
v0x1808fc0_0 .net "data_i_serdes[6]", 0 0, L_0x119c160;  1 drivers
v0x19bf8e0_0 .net "data_i_serdes[7]", 0 0, L_0x1242170;  1 drivers
v0x19bf980_0 .net "data_i_serdes[8]", 0 0, L_0x1241670;  1 drivers
v0x19bfa20_0 .net "data_i_serdes[9]", 0 0, L_0x1241510;  1 drivers
v0x19bfac0_0 .net "data_i_serdes_reg[0]", 0 0, L_0x13aa790;  1 drivers
v0x19bfb60_0 .net "data_i_serdes_reg[1]", 0 0, L_0x137e4f0;  1 drivers
v0x19bfc00_0 .net "data_i_serdes_reg[2]", 0 0, L_0x13649d0;  1 drivers
v0x19bfca0_0 .net "data_i_serdes_reg[3]", 0 0, L_0x14f0cb0;  1 drivers
v0x19bfd40_0 .net "data_i_serdes_reg[4]", 0 0, L_0x14f1550;  1 drivers
v0x19bfde0_0 .net "data_i_serdes_reg[5]", 0 0, L_0x14f4160;  1 drivers
v0x19bfe80_0 .net "data_i_serdes_reg[6]", 0 0, L_0x14f8110;  1 drivers
v0x19bff20_0 .net "data_i_serdes_reg[7]", 0 0, L_0x14f7350;  1 drivers
v0x19bffc0_0 .net "data_i_serdes_reg[8]", 0 0, L_0x14f6970;  1 drivers
v0x19c0060_0 .net "data_i_serdes_reg[9]", 0 0, L_0x14fbce0;  1 drivers
v0x19c0100_0 .net "data_i_valid", 0 0, L_0x1180400;  1 drivers
v0x19c01a0_0 .net "data_o", 9 0, L_0x1172800;  alias, 1 drivers
v0x19c0240_0 .net "enable_buf", 0 0, L_0x1368c30;  1 drivers
v0x19c02e0_0 .net "enable_buf_n", 0 0, L_0x11c46b0;  1 drivers
v0x19c0380_0 .net "enable_n", 0 0, v0x19c0a60_0;  1 drivers
v0x19c0420_0 .net "fabric_clk_div", 0 0, L_0x11c4d10;  1 drivers
v0x19c04c0_0 .net "ready", 0 0, L_0x11bf7c0;  alias, 1 drivers
v0x19c0560_0 .net "ready_buf", 0 0, L_0x1365870;  1 drivers
v0x19c0600_0 .net "reset", 0 0, v0x19c0ce0_0;  1 drivers
v0x19c06a0_0 .net "reset_buf", 0 0, L_0x11c1a80;  1 drivers
v0x19c0740_0 .net "reset_buf_n", 0 0, L_0x1365ca0;  1 drivers
LS_0x19d6840_0_0 .concat8 [ 1 1 1 1], L_0x1161a80, L_0x11bc070, L_0x11bc6d0, L_0x114a150;
LS_0x19d6840_0_4 .concat8 [ 1 1 1 1], L_0x11cfea0, L_0x11d0670, L_0x11d0cd0, L_0x11d0f00;
LS_0x19d6840_0_8 .concat8 [ 1 1 0 0], L_0x1262d60, L_0x1263090;
L_0x19d6840 .concat8 [ 4 4 2 0], LS_0x19d6840_0_0, LS_0x19d6840_0_4, LS_0x19d6840_0_8;
L_0x19d8040 .part v0x160f4c0_0, 9, 1;
L_0x19d80e0 .part v0x160f4c0_0, 8, 1;
L_0x19d8210 .part v0x160f4c0_0, 7, 1;
L_0x19d82b0 .part v0x160f4c0_0, 6, 1;
L_0x19d8350 .part v0x160f4c0_0, 5, 1;
L_0x19d83f0 .part v0x160f4c0_0, 4, 1;
L_0x19d85a0 .part v0x160f4c0_0, 3, 1;
L_0x19d8640 .part v0x160f4c0_0, 2, 1;
L_0x19d86e0 .part v0x160f4c0_0, 1, 1;
L_0x19d8780 .part v0x160f4c0_0, 0, 1;
S_0x1932760 .scope module, "$auto$rs_design_edit.cc:1120:execute$1709" "fabric_GJC44" 10 204, 11 2 0, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkGHz_clkbuf";
    .port_info 1 /INPUT 1 "data_i_serdes[0]";
    .port_info 2 /INPUT 1 "data_i_serdes[1]";
    .port_info 3 /INPUT 1 "data_i_serdes[2]";
    .port_info 4 /INPUT 1 "data_i_serdes[3]";
    .port_info 5 /INPUT 1 "data_i_serdes[4]";
    .port_info 6 /INPUT 1 "data_i_serdes[5]";
    .port_info 7 /INPUT 1 "data_i_serdes[6]";
    .port_info 8 /INPUT 1 "data_i_serdes[7]";
    .port_info 9 /INPUT 1 "data_i_serdes[8]";
    .port_info 10 /INPUT 1 "data_i_serdes[9]";
    .port_info 11 /INPUT 1 "data_i_valid";
    .port_info 12 /INPUT 1 "enable_buf_n";
    .port_info 13 /INPUT 1 "fabric_clk_div";
    .port_info 14 /INPUT 1 "reset_buf";
    .port_info 15 /OUTPUT 1 "data_i_serdes_reg[0]";
    .port_info 16 /OUTPUT 1 "data_i_serdes_reg[1]";
    .port_info 17 /OUTPUT 1 "data_i_serdes_reg[2]";
    .port_info 18 /OUTPUT 1 "data_i_serdes_reg[3]";
    .port_info 19 /OUTPUT 1 "data_i_serdes_reg[4]";
    .port_info 20 /OUTPUT 1 "data_i_serdes_reg[5]";
    .port_info 21 /OUTPUT 1 "data_i_serdes_reg[6]";
    .port_info 22 /OUTPUT 1 "data_i_serdes_reg[7]";
    .port_info 23 /OUTPUT 1 "data_i_serdes_reg[8]";
    .port_info 24 /OUTPUT 1 "data_i_serdes_reg[9]";
    .port_info 25 /OUTPUT 1 "enable_buf";
    .port_info 26 /OUTPUT 1 "ready_buf";
    .port_info 27 /OUTPUT 1 "reset_buf_n";
    .port_info 28 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1700";
    .port_info 29 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1701";
    .port_info 30 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1702";
    .port_info 31 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1703";
    .port_info 32 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1704";
    .port_info 33 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1705";
    .port_info 34 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1706";
    .port_info 35 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1707";
    .port_info 36 /OUTPUT 1 "$auto$rs_design_edit.cc:841:execute$1708";
L_0x13aa790 .functor BUFZ 1, L_0x12b4420, C4<0>, C4<0>, C4<0>;
L_0x137e4f0 .functor BUFZ 1, L_0x12ac360, C4<0>, C4<0>, C4<0>;
L_0x13649d0 .functor BUFZ 1, L_0x12ac4d0, C4<0>, C4<0>, C4<0>;
L_0x14f0cb0 .functor BUFZ 1, L_0x12b6bb0, C4<0>, C4<0>, C4<0>;
L_0x14f1550 .functor BUFZ 1, L_0x12aa6a0, C4<0>, C4<0>, C4<0>;
L_0x14f4160 .functor BUFZ 1, L_0x1522c70, C4<0>, C4<0>, C4<0>;
L_0x14f8110 .functor BUFZ 1, L_0x1523150, C4<0>, C4<0>, C4<0>;
L_0x14f7350 .functor BUFZ 1, L_0x1526090, C4<0>, C4<0>, C4<0>;
L_0x14f6970 .functor BUFZ 1, L_0x1521e50, C4<0>, C4<0>, C4<0>;
L_0x14fbce0 .functor BUFZ 1, L_0x1528fe0, C4<0>, C4<0>, C4<0>;
L_0x1368c30 .functor BUFZ 1, L_0x15259d0, C4<0>, C4<0>, C4<0>;
L_0x1365870 .functor BUFZ 1, L_0x1529340, C4<0>, C4<0>, C4<0>;
L_0x1365ca0 .functor BUFZ 1, L_0x12af700, C4<0>, C4<0>, C4<0>;
L_0x14f7700 .functor BUFZ 1, L_0x12ab560, C4<0>, C4<0>, C4<0>;
L_0x14f4de0 .functor BUFZ 1, L_0x12b0590, C4<0>, C4<0>, C4<0>;
L_0x151d860 .functor BUFZ 1, L_0x12b3db0, C4<0>, C4<0>, C4<0>;
L_0x151f070 .functor BUFZ 1, L_0x12abd00, C4<0>, C4<0>, C4<0>;
L_0x151f4c0 .functor BUFZ 1, L_0x12ab890, C4<0>, C4<0>, C4<0>;
L_0x151fd20 .functor BUFZ 1, L_0x12aba00, C4<0>, C4<0>, C4<0>;
L_0x15201e0 .functor BUFZ 1, L_0x12b7540, C4<0>, C4<0>, C4<0>;
L_0x14ee380 .functor BUFZ 1, L_0x12ac030, C4<0>, C4<0>, C4<0>;
L_0x14eecc0 .functor BUFZ 1, L_0x12b0cc0, C4<0>, C4<0>, C4<0>;
L_0x14f0420 .functor BUFZ 1, L_0x11d60d0, C4<0>, C4<0>, C4<0>;
L_0x14f0050 .functor BUFZ 1, L_0x119fa60, C4<0>, C4<0>, C4<0>;
L_0x152b730 .functor BUFZ 1, L_0x11a3720, C4<0>, C4<0>, C4<0>;
L_0x15278c0 .functor BUFZ 1, L_0x11a3200, C4<0>, C4<0>, C4<0>;
L_0x152ab90 .functor BUFZ 1, L_0x119c870, C4<0>, C4<0>, C4<0>;
L_0x152cd90 .functor BUFZ 1, L_0x119ee20, C4<0>, C4<0>, C4<0>;
L_0x1523520 .functor BUFZ 1, L_0x119f380, C4<0>, C4<0>, C4<0>;
L_0x152dce0 .functor BUFZ 1, L_0x119c160, C4<0>, C4<0>, C4<0>;
L_0x1523f10 .functor BUFZ 1, L_0x1242170, C4<0>, C4<0>, C4<0>;
L_0x1526e80 .functor BUFZ 1, L_0x1241670, C4<0>, C4<0>, C4<0>;
L_0x14f6610 .functor BUFZ 1, L_0x1241510, C4<0>, C4<0>, C4<0>;
L_0x14f9e70 .functor BUFZ 1, L_0x1180400, C4<0>, C4<0>, C4<0>;
L_0x14f2bb0 .functor BUFZ 1, L_0x11c46b0, C4<0>, C4<0>, C4<0>;
L_0x158b860 .functor BUFZ 1, L_0x11c4d10, C4<0>, C4<0>, C4<0>;
L_0x158ba80 .functor BUFZ 1, L_0x11c1a80, C4<0>, C4<0>, C4<0>;
v0x124ae70_0 .net "$auto$rs_design_edit.cc:841:execute$1700", 0 0, L_0x14f7700;  alias, 1 drivers
v0x1238b40_0 .net "$auto$rs_design_edit.cc:841:execute$1700_input_0_0", 0 0, L_0x12ab560;  1 drivers
v0x1238c00_0 .net "$auto$rs_design_edit.cc:841:execute$1701", 0 0, L_0x14f4de0;  alias, 1 drivers
v0x1238cd0_0 .net "$auto$rs_design_edit.cc:841:execute$1701_input_0_0", 0 0, L_0x12b0590;  1 drivers
v0x1238da0_0 .net "$auto$rs_design_edit.cc:841:execute$1702", 0 0, L_0x151d860;  alias, 1 drivers
v0x1238e90_0 .net "$auto$rs_design_edit.cc:841:execute$1702_input_0_0", 0 0, L_0x12b3db0;  1 drivers
v0x123aa80_0 .net "$auto$rs_design_edit.cc:841:execute$1703", 0 0, L_0x151f070;  alias, 1 drivers
v0x123ab20_0 .net "$auto$rs_design_edit.cc:841:execute$1703_input_0_0", 0 0, L_0x12abd00;  1 drivers
v0x123abf0_0 .net "$auto$rs_design_edit.cc:841:execute$1704", 0 0, L_0x151f4c0;  alias, 1 drivers
v0x123ac90_0 .net "$auto$rs_design_edit.cc:841:execute$1704_input_0_0", 0 0, L_0x12ab890;  1 drivers
v0x123ad60_0 .net "$auto$rs_design_edit.cc:841:execute$1705", 0 0, L_0x151fd20;  alias, 1 drivers
v0x123ae00_0 .net "$auto$rs_design_edit.cc:841:execute$1705_input_0_0", 0 0, L_0x12aba00;  1 drivers
v0x122ea60_0 .net "$auto$rs_design_edit.cc:841:execute$1706", 0 0, L_0x15201e0;  alias, 1 drivers
v0x122eb00_0 .net "$auto$rs_design_edit.cc:841:execute$1706_input_0_0", 0 0, L_0x12b7540;  1 drivers
v0x122eba0_0 .net "$auto$rs_design_edit.cc:841:execute$1707", 0 0, L_0x14ee380;  alias, 1 drivers
v0x122ec40_0 .net "$auto$rs_design_edit.cc:841:execute$1707_input_0_0", 0 0, L_0x12ac030;  1 drivers
v0x122ed10_0 .net "$auto$rs_design_edit.cc:841:execute$1708", 0 0, L_0x14eecc0;  alias, 1 drivers
v0x122edb0_0 .net "$auto$rs_design_edit.cc:841:execute$1708_input_0_0", 0 0, L_0x12b0cc0;  1 drivers
L_0x7d750b30e6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1230e30_0 .net/2u *"_ivl_102", 0 0, L_0x7d750b30e6d8;  1 drivers
L_0x7d750b30e720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1230ed0_0 .net/2u *"_ivl_104", 0 0, L_0x7d750b30e720;  1 drivers
L_0x7d750b30e768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1230f90_0 .net/2u *"_ivl_106", 0 0, L_0x7d750b30e768;  1 drivers
L_0x7d750b30e7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1231070_0 .net/2u *"_ivl_110", 0 0, L_0x7d750b30e7f8;  1 drivers
L_0x7d750b30e840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1231150_0 .net/2u *"_ivl_112", 0 0, L_0x7d750b30e840;  1 drivers
L_0x7d750b30e8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1233db0_0 .net/2u *"_ivl_116", 0 0, L_0x7d750b30e8d0;  1 drivers
L_0x7d750b30e918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1233e90_0 .net/2u *"_ivl_118", 0 0, L_0x7d750b30e918;  1 drivers
L_0x7d750b30e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1233f70_0 .net/2u *"_ivl_120", 0 0, L_0x7d750b30e960;  1 drivers
L_0x7d750b30e9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1234050_0 .net/2u *"_ivl_122", 0 0, L_0x7d750b30e9a8;  1 drivers
L_0x7d750b30ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1234130_0 .net/2u *"_ivl_126", 0 0, L_0x7d750b30ea38;  1 drivers
L_0x7d750b30ea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12363c0_0 .net/2u *"_ivl_128", 0 0, L_0x7d750b30ea80;  1 drivers
L_0x7d750b30eb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1236480_0 .net/2u *"_ivl_132", 0 0, L_0x7d750b30eb10;  1 drivers
L_0x7d750b30eba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1236560_0 .net/2u *"_ivl_136", 0 0, L_0x7d750b30eba0;  1 drivers
L_0x7d750b30ebe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1236640_0 .net/2u *"_ivl_138", 0 0, L_0x7d750b30ebe8;  1 drivers
L_0x7d750b30ec30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1236720_0 .net/2u *"_ivl_140", 0 0, L_0x7d750b30ec30;  1 drivers
L_0x7d750b30ec78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11afca0_0 .net/2u *"_ivl_142", 0 0, L_0x7d750b30ec78;  1 drivers
L_0x7d750b30ed98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11afd80_0 .net/2u *"_ivl_150", 0 0, L_0x7d750b30ed98;  1 drivers
L_0x7d750b30ede0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11afe60_0 .net/2u *"_ivl_152", 0 0, L_0x7d750b30ede0;  1 drivers
L_0x7d750b30eeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11aff40_0 .net/2u *"_ivl_158", 0 0, L_0x7d750b30eeb8;  1 drivers
L_0x7d750b30ef00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b0020_0 .net/2u *"_ivl_160", 0 0, L_0x7d750b30ef00;  1 drivers
L_0x7d750b30ef48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b7030_0 .net/2u *"_ivl_162", 0 0, L_0x7d750b30ef48;  1 drivers
L_0x7d750b30ef90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b70f0_0 .net/2u *"_ivl_164", 0 0, L_0x7d750b30ef90;  1 drivers
L_0x7d750b30f020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b71d0_0 .net/2u *"_ivl_168", 0 0, L_0x7d750b30f020;  1 drivers
L_0x7d750b30f068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b72b0_0 .net/2u *"_ivl_170", 0 0, L_0x7d750b30f068;  1 drivers
L_0x7d750b30f0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b7390_0 .net/2u *"_ivl_172", 0 0, L_0x7d750b30f0b0;  1 drivers
L_0x7d750b30f0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11983b0_0 .net/2u *"_ivl_174", 0 0, L_0x7d750b30f0f8;  1 drivers
L_0x7d750b30f188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1198490_0 .net/2u *"_ivl_178", 0 0, L_0x7d750b30f188;  1 drivers
L_0x7d750b30f1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1198570_0 .net/2u *"_ivl_180", 0 0, L_0x7d750b30f1d0;  1 drivers
L_0x7d750b30f218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1198650_0 .net/2u *"_ivl_182", 0 0, L_0x7d750b30f218;  1 drivers
L_0x7d750b30f260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1198730_0 .net/2u *"_ivl_184", 0 0, L_0x7d750b30f260;  1 drivers
L_0x7d750b30f2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c8980_0 .net/2u *"_ivl_188", 0 0, L_0x7d750b30f2f0;  1 drivers
L_0x7d750b30f338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c8a40_0 .net/2u *"_ivl_190", 0 0, L_0x7d750b30f338;  1 drivers
L_0x7d750b30f380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c8b20_0 .net/2u *"_ivl_192", 0 0, L_0x7d750b30f380;  1 drivers
L_0x7d750b30f3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c8c00_0 .net/2u *"_ivl_194", 0 0, L_0x7d750b30f3c8;  1 drivers
L_0x7d750b30f458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c8ce0_0 .net/2u *"_ivl_198", 0 0, L_0x7d750b30f458;  1 drivers
L_0x7d750b30f4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11868e0_0 .net/2u *"_ivl_200", 0 0, L_0x7d750b30f4a0;  1 drivers
L_0x7d750b30f4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11869c0_0 .net/2u *"_ivl_202", 0 0, L_0x7d750b30f4e8;  1 drivers
L_0x7d750b30f530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1186aa0_0 .net/2u *"_ivl_204", 0 0, L_0x7d750b30f530;  1 drivers
L_0x7d750b30f6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1186b80_0 .net/2u *"_ivl_212", 0 0, L_0x7d750b30f6e0;  1 drivers
L_0x7d750b30f728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1186c60_0 .net/2u *"_ivl_214", 0 0, L_0x7d750b30f728;  1 drivers
L_0x7d750b30f770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114b220_0 .net/2u *"_ivl_216", 0 0, L_0x7d750b30f770;  1 drivers
L_0x7d750b30f7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114b2e0_0 .net/2u *"_ivl_218", 0 0, L_0x7d750b30f7b8;  1 drivers
L_0x7d750b30f848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114b3c0_0 .net/2u *"_ivl_222", 0 0, L_0x7d750b30f848;  1 drivers
L_0x7d750b30f890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114b4a0_0 .net/2u *"_ivl_224", 0 0, L_0x7d750b30f890;  1 drivers
L_0x7d750b30f8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114b580_0 .net/2u *"_ivl_226", 0 0, L_0x7d750b30f8d8;  1 drivers
L_0x7d750b30f920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118b9c0_0 .net/2u *"_ivl_228", 0 0, L_0x7d750b30f920;  1 drivers
L_0x7d750b30f9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118baa0_0 .net/2u *"_ivl_232", 0 0, L_0x7d750b30f9b0;  1 drivers
L_0x7d750b30f9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118bb80_0 .net/2u *"_ivl_234", 0 0, L_0x7d750b30f9f8;  1 drivers
L_0x7d750b30fa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118bc60_0 .net/2u *"_ivl_236", 0 0, L_0x7d750b30fa40;  1 drivers
L_0x7d750b30fa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118bd40_0 .net/2u *"_ivl_238", 0 0, L_0x7d750b30fa88;  1 drivers
L_0x7d750b30fb18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1132190_0 .net/2u *"_ivl_242", 0 0, L_0x7d750b30fb18;  1 drivers
L_0x7d750b30fb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1132250_0 .net/2u *"_ivl_244", 0 0, L_0x7d750b30fb60;  1 drivers
L_0x7d750b30fba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1132330_0 .net/2u *"_ivl_246", 0 0, L_0x7d750b30fba8;  1 drivers
L_0x7d750b30fbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1132410_0 .net/2u *"_ivl_248", 0 0, L_0x7d750b30fbf0;  1 drivers
L_0x7d750b30e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11324f0_0 .net/2u *"_ivl_74", 0 0, L_0x7d750b30e2e8;  1 drivers
L_0x7d750b30e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114f950_0 .net/2u *"_ivl_78", 0 0, L_0x7d750b30e378;  1 drivers
L_0x7d750b30e3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114fa30_0 .net/2u *"_ivl_80", 0 0, L_0x7d750b30e3c0;  1 drivers
L_0x7d750b30e408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114fb10_0 .net/2u *"_ivl_82", 0 0, L_0x7d750b30e408;  1 drivers
L_0x7d750b30e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114fbf0_0 .net/2u *"_ivl_86", 0 0, L_0x7d750b30e498;  1 drivers
L_0x7d750b30e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114fcd0_0 .net/2u *"_ivl_88", 0 0, L_0x7d750b30e4e0;  1 drivers
L_0x7d750b30e528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12634b0_0 .net/2u *"_ivl_90", 0 0, L_0x7d750b30e528;  1 drivers
L_0x7d750b30e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1263570_0 .net/2u *"_ivl_92", 0 0, L_0x7d750b30e570;  1 drivers
L_0x7d750b30e600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1263650_0 .net/2u *"_ivl_96", 0 0, L_0x7d750b30e600;  1 drivers
L_0x7d750b30e648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1263730_0 .net/2u *"_ivl_98", 0 0, L_0x7d750b30e648;  1 drivers
v0x1263810_0 .net "clkGHz_clkbuf", 0 0, L_0x11d60d0;  alias, 1 drivers
v0x1262080_0 .net "clkGHz_clkbuf_output_0_0", 0 0, L_0x14f0420;  1 drivers
v0x1262120_0 .net "data_i_serdes[0]", 0 0, L_0x119fa60;  alias, 1 drivers
v0x12621e0_0 .net "data_i_serdes[0]_output_0_0", 0 0, L_0x14f0050;  1 drivers
v0x12622b0_0 .net "data_i_serdes[1]", 0 0, L_0x11a3720;  alias, 1 drivers
v0x1262350_0 .net "data_i_serdes[1]_output_0_0", 0 0, L_0x152b730;  1 drivers
v0x1262420_0 .net "data_i_serdes[2]", 0 0, L_0x11a3200;  alias, 1 drivers
v0x11cf510_0 .net "data_i_serdes[2]_output_0_0", 0 0, L_0x15278c0;  1 drivers
v0x11cf5e0_0 .net "data_i_serdes[3]", 0 0, L_0x119c870;  alias, 1 drivers
v0x11cf680_0 .net "data_i_serdes[3]_output_0_0", 0 0, L_0x152ab90;  1 drivers
v0x11cf750_0 .net "data_i_serdes[4]", 0 0, L_0x119ee20;  alias, 1 drivers
v0x11cf7f0_0 .net "data_i_serdes[4]_output_0_0", 0 0, L_0x152cd90;  1 drivers
v0x11cf8c0_0 .net "data_i_serdes[5]", 0 0, L_0x119f380;  alias, 1 drivers
v0x1149430_0 .net "data_i_serdes[5]_output_0_0", 0 0, L_0x1523520;  1 drivers
v0x11494d0_0 .net "data_i_serdes[6]", 0 0, L_0x119c160;  alias, 1 drivers
v0x1149570_0 .net "data_i_serdes[6]_output_0_0", 0 0, L_0x152dce0;  1 drivers
v0x1149640_0 .net "data_i_serdes[7]", 0 0, L_0x1242170;  alias, 1 drivers
v0x11496e0_0 .net "data_i_serdes[7]_output_0_0", 0 0, L_0x1523f10;  1 drivers
v0x11497b0_0 .net "data_i_serdes[8]", 0 0, L_0x1241670;  alias, 1 drivers
v0x11baf30_0 .net "data_i_serdes[8]_output_0_0", 0 0, L_0x1526e80;  1 drivers
v0x11bb000_0 .net "data_i_serdes[9]", 0 0, L_0x1241510;  alias, 1 drivers
v0x11bb0a0_0 .net "data_i_serdes[9]_output_0_0", 0 0, L_0x14f6610;  1 drivers
v0x11bb170_0 .net "data_i_serdes_reg[0]", 0 0, L_0x13aa790;  alias, 1 drivers
v0x11bb210_0 .net "data_i_serdes_reg[0]_input_0_0", 0 0, L_0x12b4420;  1 drivers
v0x11bb2e0_0 .net "data_i_serdes_reg[1]", 0 0, L_0x137e4f0;  alias, 1 drivers
v0x11f2720_0 .net "data_i_serdes_reg[1]_input_0_0", 0 0, L_0x12ac360;  1 drivers
v0x11f27c0_0 .net "data_i_serdes_reg[2]", 0 0, L_0x13649d0;  alias, 1 drivers
v0x11f2860_0 .net "data_i_serdes_reg[2]_input_0_0", 0 0, L_0x12ac4d0;  1 drivers
v0x11f2930_0 .net "data_i_serdes_reg[3]", 0 0, L_0x14f0cb0;  alias, 1 drivers
v0x11f29d0_0 .net "data_i_serdes_reg[3]_input_0_0", 0 0, L_0x12b6bb0;  1 drivers
v0x11f2aa0_0 .net "data_i_serdes_reg[4]", 0 0, L_0x14f1550;  alias, 1 drivers
v0x1157240_0 .net "data_i_serdes_reg[4]_input_0_0", 0 0, L_0x12aa6a0;  1 drivers
v0x1157310_0 .net "data_i_serdes_reg[5]", 0 0, L_0x14f4160;  alias, 1 drivers
v0x11573b0_0 .net "data_i_serdes_reg[5]_input_0_0", 0 0, L_0x1522c70;  1 drivers
v0x1157480_0 .net "data_i_serdes_reg[6]", 0 0, L_0x14f8110;  alias, 1 drivers
v0x1157520_0 .net "data_i_serdes_reg[6]_input_0_0", 0 0, L_0x1523150;  1 drivers
v0x11575f0_0 .net "data_i_serdes_reg[7]", 0 0, L_0x14f7350;  alias, 1 drivers
v0x115edc0_0 .net "data_i_serdes_reg[7]_input_0_0", 0 0, L_0x1526090;  1 drivers
v0x115ee60_0 .net "data_i_serdes_reg[8]", 0 0, L_0x14f6970;  alias, 1 drivers
v0x115ef00_0 .net "data_i_serdes_reg[8]_input_0_0", 0 0, L_0x1521e50;  1 drivers
v0x115efd0_0 .net "data_i_serdes_reg[9]", 0 0, L_0x14fbce0;  alias, 1 drivers
v0x115f070_0 .net "data_i_serdes_reg[9]_input_0_0", 0 0, L_0x1528fe0;  1 drivers
v0x115f140_0 .net "data_i_valid", 0 0, L_0x1180400;  alias, 1 drivers
v0x1159120_0 .net "data_i_valid_output_0_0", 0 0, L_0x14f9e70;  1 drivers
v0x11591f0_0 .net "dffre_data_i_serdes_reg[0]_clock_0_0", 0 0, L_0x15299f0;  1 drivers
v0x1159290_0 .net "dffre_data_i_serdes_reg[0]_input_0_0", 0 0, L_0x1580980;  1 drivers
v0x1159380_0 .net "dffre_data_i_serdes_reg[0]_input_1_0", 0 0, L_0x12ada40;  1 drivers
v0x1159420_0 .net "dffre_data_i_serdes_reg[0]_input_2_0", 0 0, L_0x1314530;  1 drivers
v0x18016c0_0 .net "dffre_data_i_serdes_reg[0]_output_0_0", 0 0, v0x1232460_0;  1 drivers
v0x18017b0_0 .net "dffre_data_i_serdes_reg[1]_clock_0_0", 0 0, L_0x12aa290;  1 drivers
v0x18018a0_0 .net "dffre_data_i_serdes_reg[1]_input_0_0", 0 0, L_0x1580fb0;  1 drivers
v0x115cee0_0 .net "dffre_data_i_serdes_reg[1]_input_1_0", 0 0, L_0x12b5770;  1 drivers
v0x115cfd0_0 .net "dffre_data_i_serdes_reg[1]_input_2_0", 0 0, L_0x1313be0;  1 drivers
v0x115d0c0_0 .net "dffre_data_i_serdes_reg[1]_output_0_0", 0 0, v0x1239570_0;  1 drivers
v0x115d1b0_0 .net "dffre_data_i_serdes_reg[2]_clock_0_0", 0 0, L_0x12aa140;  1 drivers
v0x115d2a0_0 .net "dffre_data_i_serdes_reg[2]_input_0_0", 0 0, L_0x1580b40;  1 drivers
v0x115b000_0 .net "dffre_data_i_serdes_reg[2]_input_1_0", 0 0, L_0x12ae1e0;  1 drivers
v0x115b0f0_0 .net "dffre_data_i_serdes_reg[2]_input_2_0", 0 0, L_0x130c450;  1 drivers
v0x115b1e0_0 .net "dffre_data_i_serdes_reg[2]_output_0_0", 0 0, v0x124ce50_0;  1 drivers
v0x115b2d0_0 .net "dffre_data_i_serdes_reg[3]_clock_0_0", 0 0, L_0x12aadc0;  1 drivers
v0x115b3c0_0 .net "dffre_data_i_serdes_reg[3]_input_0_0", 0 0, L_0x1581150;  1 drivers
v0x120b710_0 .net "dffre_data_i_serdes_reg[3]_input_1_0", 0 0, L_0x12add70;  1 drivers
v0x120b800_0 .net "dffre_data_i_serdes_reg[3]_input_2_0", 0 0, L_0x130ad10;  1 drivers
v0x120b8f0_0 .net "dffre_data_i_serdes_reg[3]_output_0_0", 0 0, v0x124c720_0;  1 drivers
v0x120b9e0_0 .net "dffre_data_i_serdes_reg[4]_clock_0_0", 0 0, L_0x12afe60;  1 drivers
v0x120bad0_0 .net "dffre_data_i_serdes_reg[4]_input_0_0", 0 0, L_0x15812a0;  1 drivers
v0x1217330_0 .net "dffre_data_i_serdes_reg[4]_input_1_0", 0 0, L_0x12adee0;  1 drivers
v0x1217420_0 .net "dffre_data_i_serdes_reg[4]_input_2_0", 0 0, L_0x13152b0;  1 drivers
v0x1217510_0 .net "dffre_data_i_serdes_reg[4]_output_0_0", 0 0, v0x119bd10_0;  1 drivers
v0x1217600_0 .net "dffre_data_i_serdes_reg[5]_clock_0_0", 0 0, L_0x12ab0f0;  1 drivers
v0x12176f0_0 .net "dffre_data_i_serdes_reg[5]_input_0_0", 0 0, L_0x15813f0;  1 drivers
v0x12143e0_0 .net "dffre_data_i_serdes_reg[5]_input_1_0", 0 0, L_0x12af5c0;  1 drivers
v0x12144d0_0 .net "dffre_data_i_serdes_reg[5]_input_2_0", 0 0, L_0x12af8b0;  1 drivers
v0x12145c0_0 .net "dffre_data_i_serdes_reg[5]_output_0_0", 0 0, v0x124d760_0;  1 drivers
v0x12146b0_0 .net "dffre_data_i_serdes_reg[6]_clock_0_0", 0 0, L_0x12b3740;  1 drivers
v0x12147a0_0 .net "dffre_data_i_serdes_reg[6]_input_0_0", 0 0, L_0x13a0390;  1 drivers
v0x125f4b0_0 .net "dffre_data_i_serdes_reg[6]_input_1_0", 0 0, L_0x12b7ba0;  1 drivers
v0x125f5a0_0 .net "dffre_data_i_serdes_reg[6]_input_2_0", 0 0, L_0x130bdf0;  1 drivers
v0x125f690_0 .net "dffre_data_i_serdes_reg[6]_output_0_0", 0 0, v0x11c3d10_0;  1 drivers
v0x125f780_0 .net "dffre_data_i_serdes_reg[7]_clock_0_0", 0 0, L_0x15222a0;  1 drivers
v0x125f870_0 .net "dffre_data_i_serdes_reg[7]_input_0_0", 0 0, L_0x13a0580;  1 drivers
v0x116a820_0 .net "dffre_data_i_serdes_reg[7]_input_1_0", 0 0, L_0x12b6ee0;  1 drivers
v0x116a910_0 .net "dffre_data_i_serdes_reg[7]_input_2_0", 0 0, L_0x13130f0;  1 drivers
v0x116aa00_0 .net "dffre_data_i_serdes_reg[7]_output_0_0", 0 0, v0x1182280_0;  1 drivers
v0x116aaf0_0 .net "dffre_data_i_serdes_reg[8]_clock_0_0", 0 0, L_0x1526550;  1 drivers
v0x116abe0_0 .net "dffre_data_i_serdes_reg[8]_input_0_0", 0 0, L_0x1521650;  1 drivers
v0x116ee80_0 .net "dffre_data_i_serdes_reg[8]_input_1_0", 0 0, L_0x12ad740;  1 drivers
v0x116ef70_0 .net "dffre_data_i_serdes_reg[8]_input_2_0", 0 0, L_0x130c780;  1 drivers
v0x116f060_0 .net "dffre_data_i_serdes_reg[8]_output_0_0", 0 0, v0x11c14c0_0;  1 drivers
v0x116f150_0 .net "dffre_data_i_serdes_reg[9]_clock_0_0", 0 0, L_0x1529fd0;  1 drivers
v0x116f240_0 .net "dffre_data_i_serdes_reg[9]_input_0_0", 0 0, L_0x1521ad0;  1 drivers
v0x1160d20_0 .net "dffre_data_i_serdes_reg[9]_input_1_0", 0 0, L_0x12b2250;  1 drivers
v0x1160e10_0 .net "dffre_data_i_serdes_reg[9]_input_2_0", 0 0, L_0x13116c0;  1 drivers
v0x1160f00_0 .net "dffre_data_i_serdes_reg[9]_output_0_0", 0 0, v0x1191690_0;  1 drivers
v0x1160ff0_0 .net "dffre_wait_pll[0]_clock_0_0", 0 0, L_0x1455d60;  1 drivers
v0x11610e0_0 .net "dffre_wait_pll[0]_input_0_0", 0 0, L_0x1156190;  1 drivers
v0x11633e0_0 .net "dffre_wait_pll[0]_input_1_0", 0 0, L_0x152e880;  1 drivers
v0x11634d0_0 .net "dffre_wait_pll[0]_input_2_0", 0 0, L_0x13031b0;  1 drivers
v0x11635c0_0 .net "dffre_wait_pll[0]_output_0_0", 0 0, v0x118eb40_0;  1 drivers
v0x1163770_0 .net "dffre_wait_pll[1]_clock_0_0", 0 0, L_0x14552b0;  1 drivers
v0x11c5dc0_0 .net "dffre_wait_pll[1]_input_0_0", 0 0, L_0x12f0790;  1 drivers
v0x11c5eb0_0 .net "dffre_wait_pll[1]_input_1_0", 0 0, L_0x152e310;  1 drivers
v0x11c5fa0_0 .net "dffre_wait_pll[1]_input_2_0", 0 0, L_0x1302dc0;  1 drivers
v0x11c6090_0 .net "dffre_wait_pll[1]_output_0_0", 0 0, v0x1223370_0;  1 drivers
v0x11c6130_0 .net "dffre_wait_pll[2]_clock_0_0", 0 0, L_0x1363290;  1 drivers
v0x11d6c20_0 .net "dffre_wait_pll[2]_input_0_0", 0 0, L_0x130bac0;  1 drivers
v0x11d6d10_0 .net "dffre_wait_pll[2]_input_1_0", 0 0, L_0x12b5100;  1 drivers
v0x11d6e00_0 .net "dffre_wait_pll[2]_input_2_0", 0 0, L_0x1155750;  1 drivers
v0x11d6ef0_0 .net "dffre_wait_pll[2]_output_0_0", 0 0, v0x1184af0_0;  1 drivers
v0x11d6f90_0 .net "dffre_wait_pll[3]_clock_0_0", 0 0, L_0x14558d0;  1 drivers
v0x11dbf90_0 .net "dffre_wait_pll[3]_input_0_0", 0 0, L_0x1311300;  1 drivers
v0x11dc080_0 .net "dffre_wait_pll[3]_input_1_0", 0 0, L_0x1525d30;  1 drivers
v0x11dc170_0 .net "dffre_wait_pll[3]_input_2_0", 0 0, L_0x1302ae0;  1 drivers
v0x11dc260_0 .net "dffre_wait_pll[3]_output_0_0", 0 0, v0x11898f0_0;  1 drivers
v0x11dc300_0 .net "dffre_wait_pll[4]_clock_0_0", 0 0, L_0x13627a0;  1 drivers
v0x11de280_0 .net "dffre_wait_pll[4]_input_0_0", 0 0, L_0x1312240;  1 drivers
v0x11de370_0 .net "dffre_wait_pll[4]_input_1_0", 0 0, L_0x12b1b20;  1 drivers
v0x11de460_0 .net "dffre_wait_pll[4]_input_2_0", 0 0, L_0x1153940;  1 drivers
v0x11de550_0 .net "dffre_wait_pll[4]_output_0_0", 0 0, v0x11b2c90_0;  1 drivers
v0x11de5f0_0 .net "dffre_wait_pll[5]_clock_0_0", 0 0, L_0x13629d0;  1 drivers
v0x11e1560_0 .net "dffre_wait_pll[5]_input_0_0", 0 0, L_0x130a6b0;  1 drivers
v0x11e1650_0 .net "dffre_wait_pll[5]_input_1_0", 0 0, L_0x12ad5d0;  1 drivers
v0x11e1740_0 .net "dffre_wait_pll[5]_input_2_0", 0 0, L_0x1155e60;  1 drivers
v0x11e1830_0 .net "dffre_wait_pll[5]_output_0_0", 0 0, v0x1204610_0;  1 drivers
v0x11e18d0_0 .net "dffre_wait_pll[6]_clock_0_0", 0 0, L_0x14554a0;  1 drivers
v0x11f5b00_0 .net "dffre_wait_pll[6]_input_0_0", 0 0, L_0x1311e40;  1 drivers
v0x11f5bf0_0 .net "dffre_wait_pll[6]_input_1_0", 0 0, L_0x12b7870;  1 drivers
v0x11f5ce0_0 .net "dffre_wait_pll[6]_input_2_0", 0 0, L_0x1809060;  1 drivers
v0x11f5dd0_0 .net "dffre_wait_pll[6]_output_0_0", 0 0, v0x11add60_0;  1 drivers
v0x11f5e70_0 .net "dffre_wait_pll[7]_clock_0_0", 0 0, L_0x1362e00;  1 drivers
v0x1165aa0_0 .net "dffre_wait_pll[7]_input_0_0", 0 0, L_0x130b460;  1 drivers
v0x1165b90_0 .net "dffre_wait_pll[7]_input_1_0", 0 0, L_0x12ad2a0;  1 drivers
v0x1165c80_0 .net "dffre_wait_pll[7]_input_2_0", 0 0, L_0x11532e0;  1 drivers
v0x1165d70_0 .net "dffre_wait_pll[7]_output_0_0", 0 0, v0x11c7a10_0;  1 drivers
v0x1165e10_0 .net "enable_buf", 0 0, L_0x1368c30;  alias, 1 drivers
v0x1168160_0 .net "enable_buf_input_0_0", 0 0, L_0x15259d0;  1 drivers
v0x1168200_0 .net "enable_buf_n", 0 0, L_0x11c46b0;  alias, 1 drivers
v0x11682a0_0 .net "enable_buf_n_output_0_0", 0 0, L_0x14f2bb0;  1 drivers
v0x1168340_0 .net "fabric_clk_div", 0 0, L_0x11c4d10;  alias, 1 drivers
v0x11683e0_0 .net "fabric_clk_div_output_0_0", 0 0, L_0x158b860;  1 drivers
v0x1168480_0 .net "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_0", 0 0, L_0x1303470;  1 drivers
v0x1168520_0 .net "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_1", 0 0, L_0x12bc600;  1 drivers
v0x1195b60_0 .net "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_3", 0 0, L_0x1520e60;  1 drivers
v0x1195c00_0 .net "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_4", 0 0, L_0x1304550;  1 drivers
v0x1195ca0_0 .net "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0", 0 0, L_0x19d49d0;  1 drivers
v0x1195d40_0 .net "lut_$abc$1140$abc$687$li0_li0_input_0_0", 0 0, L_0x12b8860;  1 drivers
v0x1195de0_0 .net "lut_$abc$1140$abc$687$li0_li0_output_0_0", 0 0, L_0x19d4040;  1 drivers
v0x1195ed0_0 .net "lut_$abc$1140$abc$687$li1_li1_input_0_1", 0 0, L_0x12aa3e0;  1 drivers
v0x11dab20_0 .net "lut_$abc$1140$abc$687$li1_li1_input_0_3", 0 0, L_0x12bbbc0;  1 drivers
v0x11dabc0_0 .net "lut_$abc$1140$abc$687$li1_li1_output_0_0", 0 0, L_0x19d3f00;  1 drivers
v0x11dacb0_0 .net "lut_$abc$1140$abc$687$li2_li2_input_0_1", 0 0, L_0x12bd8c0;  1 drivers
v0x11dad50_0 .net "lut_$abc$1140$abc$687$li2_li2_input_0_2", 0 0, L_0x12a9d10;  1 drivers
v0x11dadf0_0 .net "lut_$abc$1140$abc$687$li2_li2_input_0_3", 0 0, L_0x12bf3c0;  1 drivers
v0x11dae90_0 .net "lut_$abc$1140$abc$687$li2_li2_output_0_0", 0 0, L_0x19d4ed0;  1 drivers
v0x11549f0_0 .net "lut_$abc$1140$abc$687$li3_li3_input_0_0", 0 0, L_0x12acf70;  1 drivers
v0x1154a90_0 .net "lut_$abc$1140$abc$687$li3_li3_input_0_1", 0 0, L_0x12a9ff0;  1 drivers
v0x1154b30_0 .net "lut_$abc$1140$abc$687$li3_li3_input_0_3", 0 0, L_0x12ba200;  1 drivers
v0x1154bd0_0 .net "lut_$abc$1140$abc$687$li3_li3_input_0_4", 0 0, L_0x13c7750;  1 drivers
v0x1154c70_0 .net "lut_$abc$1140$abc$687$li3_li3_output_0_0", 0 0, L_0x19d3dc0;  1 drivers
v0x1154d60_0 .net "lut_$abc$1140$abc$687$li4_li4_input_0_0", 0 0, L_0x1302f10;  1 drivers
v0x11521a0_0 .net "lut_$abc$1140$abc$687$li4_li4_input_0_1", 0 0, L_0x12baee0;  1 drivers
v0x1152240_0 .net "lut_$abc$1140$abc$687$li4_li4_input_0_2", 0 0, L_0x12979c0;  1 drivers
v0x11522e0_0 .net "lut_$abc$1140$abc$687$li4_li4_input_0_3", 0 0, L_0x12bf000;  1 drivers
v0x1152380_0 .net "lut_$abc$1140$abc$687$li4_li4_input_0_4", 0 0, L_0x12aaa60;  1 drivers
v0x1152420_0 .net "lut_$abc$1140$abc$687$li4_li4_output_0_0", 0 0, L_0x19d4d90;  1 drivers
v0x1152510_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_0", 0 0, L_0x1306320;  1 drivers
v0x15610c0_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_1", 0 0, L_0x12c0710;  1 drivers
v0x1561160_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_2", 0 0, L_0x12aa530;  1 drivers
v0x1561200_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_3", 0 0, L_0x12bec10;  1 drivers
v0x15612a0_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_4", 0 0, L_0x12b13f0;  1 drivers
v0x1561340_0 .net "lut_$abc$1140$abc$687$li5_li5_input_0_5", 0 0, L_0x12bc230;  1 drivers
v0x15613e0_0 .net "lut_$abc$1140$abc$687$li5_li5_output_0_0", 0 0, L_0x19d50a0;  1 drivers
v0x12dc9e0_0 .net "lut_$abc$1140$abc$687$li6_li6_input_0_1", 0 0, L_0x12af450;  1 drivers
v0x12dca80_0 .net "lut_$abc$1140$abc$687$li6_li6_input_0_4", 0 0, L_0x13096c0;  1 drivers
v0x12dcb20_0 .net "lut_$abc$1140$abc$687$li6_li6_output_0_0", 0 0, L_0x19d42c0;  1 drivers
v0x191d210_0 .net "lut_$abc$1140$abc$687$li7_li7_input_0_0", 0 0, L_0x1308c20;  1 drivers
v0x1926a40_0 .net "lut_$abc$1140$abc$687$li7_li7_input_0_1", 0 0, L_0x12af150;  1 drivers
v0x1914210_0 .net "lut_$abc$1140$abc$687$li7_li7_input_0_4", 0 0, L_0x1306a50;  1 drivers
v0x12dcbc0_0 .net "lut_$abc$1140$abc$687$li7_li7_output_0_0", 0 0, L_0x19d4400;  1 drivers
v0x12dccb0_0 .net "lut_$abc$1668$new_new_n26___input_0_0", 0 0, L_0x12acc70;  1 drivers
v0x12dcd50_0 .net "lut_$abc$1668$new_new_n26___input_0_1", 0 0, L_0x12bd500;  1 drivers
v0x180b650_0 .net "lut_$abc$1668$new_new_n26___input_0_2", 0 0, L_0x1285600;  1 drivers
v0x180b6f0_0 .net "lut_$abc$1668$new_new_n26___input_0_3", 0 0, L_0x12bcd80;  1 drivers
v0x180b790_0 .net "lut_$abc$1668$new_new_n26___input_0_4", 0 0, L_0x12aa7e0;  1 drivers
v0x180b830_0 .net "lut_$abc$1668$new_new_n26___input_0_5", 0 0, L_0x12ba870;  1 drivers
v0x1282b30_0 .net "lut_$abc$1668$new_new_n26___output_0_0", 0 0, L_0x19d4c50;  1 drivers
v0x1282bd0_0 .net "lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_1", 0 0, L_0x1305320;  1 drivers
v0x1282c70_0 .net "lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_2", 0 0, L_0x1304b80;  1 drivers
v0x1282d10_0 .net "lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_4", 0 0, L_0x1303c40;  1 drivers
v0x1282db0_0 .net "lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0", 0 0, L_0x19d4180;  1 drivers
v0x1282e50_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1700_input_0_3", 0 0, L_0x13c7d50;  1 drivers
v0x1282ef0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1700_output_0_0", 0 0, L_0x195f950;  1 drivers
v0x13c7170_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1701_input_0_3", 0 0, L_0x13c7940;  1 drivers
v0x13c7210_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1701_output_0_0", 0 0, L_0x1231210;  1 drivers
v0x13c7300_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1702_input_0_3", 0 0, L_0x12aecb0;  1 drivers
v0x13c73a0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1702_output_0_0", 0 0, L_0x19d56a0;  1 drivers
v0x13c7490_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1703_input_0_0", 0 0, L_0x12ae510;  1 drivers
v0x13c7530_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1703_output_0_0", 0 0, L_0x19d5dc0;  1 drivers
v0x139fd90_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1704_input_0_0", 0 0, L_0x12b2980;  1 drivers
v0x139fe30_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1704_output_0_0", 0 0, L_0x19d5be0;  1 drivers
v0x139ff20_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1705_input_0_0", 0 0, L_0x12ae840;  1 drivers
v0x139ffc0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1705_output_0_0", 0 0, L_0x19d6400;  1 drivers
v0x13a00b0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1706_input_0_0", 0 0, L_0x12b5de0;  1 drivers
v0x13a0150_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1706_output_0_0", 0 0, L_0x19d6170;  1 drivers
v0x15803b0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1707_input_0_1", 0 0, L_0x12b7210;  1 drivers
v0x1580450_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1707_output_0_0", 0 0, L_0x19d5440;  1 drivers
v0x1580540_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1708_input_0_1", 0 0, L_0x12ae9b0;  1 drivers
v0x15805e0_0 .net "lut_$auto$rs_design_edit.cc:841:execute$1708_output_0_0", 0 0, L_0x19d5270;  1 drivers
v0x15806d0_0 .net "lut_$false_output_0_0", 0 0, L_0x19d5d20;  1 drivers
v0x1580770_0 .net "lut_$true_output_0_0", 0 0, L_0x19d5c80;  1 drivers
v0x13621d0_0 .net "lut_enable_buf_input_0_2", 0 0, L_0x151e800;  1 drivers
v0x1362270_0 .net "lut_enable_buf_output_0_0", 0 0, L_0x19d4b10;  1 drivers
v0x1362360_0 .net "lut_ready_buf_input_0_0", 0 0, L_0x1305020;  1 drivers
v0x1362400_0 .net "lut_ready_buf_input_0_1", 0 0, L_0x12b8200;  1 drivers
v0x13624a0_0 .net "lut_ready_buf_input_0_4", 0 0, L_0x1304850;  1 drivers
v0x1362540_0 .net "lut_ready_buf_output_0_0", 0 0, L_0x19d4890;  1 drivers
v0x1454cd0_0 .net "lut_reset_buf_n_input_0_2", 0 0, L_0x12ab260;  1 drivers
v0x1454d70_0 .net "lut_reset_buf_n_output_0_0", 0 0, L_0x19d4540;  1 drivers
v0x1454e10_0 .net "ready_buf", 0 0, L_0x1365870;  alias, 1 drivers
v0x1454eb0_0 .net "ready_buf_input_0_0", 0 0, L_0x1529340;  1 drivers
v0x1454f50_0 .net "reset_buf", 0 0, L_0x11c1a80;  alias, 1 drivers
v0x1454ff0_0 .net "reset_buf_n", 0 0, L_0x1365ca0;  alias, 1 drivers
v0x1455090_0 .net "reset_buf_n_input_0_0", 0 0, L_0x12af700;  1 drivers
v0x158ada0_0 .net "reset_buf_output_0_0", 0 0, L_0x158ba80;  1 drivers
LS_0x19d3e60_0_0 .concat [ 1 1 1 1], L_0x12acf70, L_0x12a9ff0, L_0x7d750b30e2e8, L_0x12ba200;
LS_0x19d3e60_0_4 .concat [ 1 0 0 0], L_0x13c7750;
L_0x19d3e60 .concat [ 4 1 0 0], LS_0x19d3e60_0_0, LS_0x19d3e60_0_4;
LS_0x19d3fa0_0_0 .concat [ 1 1 1 1], L_0x7d750b30e408, L_0x12aa3e0, L_0x7d750b30e3c0, L_0x12bbbc0;
LS_0x19d3fa0_0_4 .concat [ 1 0 0 0], L_0x7d750b30e378;
L_0x19d3fa0 .concat [ 4 1 0 0], LS_0x19d3fa0_0_0, LS_0x19d3fa0_0_4;
LS_0x19d40e0_0_0 .concat [ 1 1 1 1], L_0x12b8860, L_0x7d750b30e570, L_0x7d750b30e528, L_0x7d750b30e4e0;
LS_0x19d40e0_0_4 .concat [ 1 0 0 0], L_0x7d750b30e498;
L_0x19d40e0 .concat [ 4 1 0 0], LS_0x19d40e0_0_0, LS_0x19d40e0_0_4;
LS_0x19d4220_0_0 .concat [ 1 1 1 1], L_0x7d750b30e648, L_0x1305320, L_0x1304b80, L_0x7d750b30e600;
LS_0x19d4220_0_4 .concat [ 1 0 0 0], L_0x1303c40;
L_0x19d4220 .concat [ 4 1 0 0], LS_0x19d4220_0_0, LS_0x19d4220_0_4;
LS_0x19d4360_0_0 .concat [ 1 1 1 1], L_0x7d750b30e768, L_0x12af450, L_0x7d750b30e720, L_0x7d750b30e6d8;
LS_0x19d4360_0_4 .concat [ 1 0 0 0], L_0x13096c0;
L_0x19d4360 .concat [ 4 1 0 0], LS_0x19d4360_0_0, LS_0x19d4360_0_4;
LS_0x19d44a0_0_0 .concat [ 1 1 1 1], L_0x1308c20, L_0x12af150, L_0x7d750b30e840, L_0x7d750b30e7f8;
LS_0x19d44a0_0_4 .concat [ 1 0 0 0], L_0x1306a50;
L_0x19d44a0 .concat [ 4 1 0 0], LS_0x19d44a0_0_0, LS_0x19d44a0_0_4;
LS_0x19d47f0_0_0 .concat [ 1 1 1 1], L_0x7d750b30e9a8, L_0x7d750b30e960, L_0x12ab260, L_0x7d750b30e918;
LS_0x19d47f0_0_4 .concat [ 1 0 0 0], L_0x7d750b30e8d0;
L_0x19d47f0 .concat [ 4 1 0 0], LS_0x19d47f0_0_0, LS_0x19d47f0_0_4;
LS_0x19d4930_0_0 .concat [ 1 1 1 1], L_0x1305020, L_0x12b8200, L_0x7d750b30ea80, L_0x7d750b30ea38;
LS_0x19d4930_0_4 .concat [ 1 0 0 0], L_0x1304850;
L_0x19d4930 .concat [ 4 1 0 0], LS_0x19d4930_0_0, LS_0x19d4930_0_4;
LS_0x19d4a70_0_0 .concat [ 1 1 1 1], L_0x1303470, L_0x12bc600, L_0x7d750b30eb10, L_0x1520e60;
LS_0x19d4a70_0_4 .concat [ 1 0 0 0], L_0x1304550;
L_0x19d4a70 .concat [ 4 1 0 0], LS_0x19d4a70_0_0, LS_0x19d4a70_0_4;
LS_0x19d4bb0_0_0 .concat [ 1 1 1 1], L_0x7d750b30ec78, L_0x7d750b30ec30, L_0x151e800, L_0x7d750b30ebe8;
LS_0x19d4bb0_0_4 .concat [ 1 0 0 0], L_0x7d750b30eba0;
L_0x19d4bb0 .concat [ 4 1 0 0], LS_0x19d4bb0_0_0, LS_0x19d4bb0_0_4;
LS_0x19d4cf0_0_0 .concat [ 1 1 1 1], L_0x12acc70, L_0x12bd500, L_0x1285600, L_0x12bcd80;
LS_0x19d4cf0_0_4 .concat [ 1 1 0 0], L_0x12aa7e0, L_0x12ba870;
L_0x19d4cf0 .concat [ 4 2 0 0], LS_0x19d4cf0_0_0, LS_0x19d4cf0_0_4;
LS_0x19d4e30_0_0 .concat [ 1 1 1 1], L_0x1302f10, L_0x12baee0, L_0x12979c0, L_0x12bf000;
LS_0x19d4e30_0_4 .concat [ 1 0 0 0], L_0x12aaa60;
L_0x19d4e30 .concat [ 4 1 0 0], LS_0x19d4e30_0_0, LS_0x19d4e30_0_4;
LS_0x19d5000_0_0 .concat [ 1 1 1 1], L_0x7d750b30ede0, L_0x12bd8c0, L_0x12a9d10, L_0x12bf3c0;
LS_0x19d5000_0_4 .concat [ 1 0 0 0], L_0x7d750b30ed98;
L_0x19d5000 .concat [ 4 1 0 0], LS_0x19d5000_0_0, LS_0x19d5000_0_4;
LS_0x19d51d0_0_0 .concat [ 1 1 1 1], L_0x1306320, L_0x12c0710, L_0x12aa530, L_0x12bec10;
LS_0x19d51d0_0_4 .concat [ 1 1 0 0], L_0x12b13f0, L_0x12bc230;
L_0x19d51d0 .concat [ 4 2 0 0], LS_0x19d51d0_0_0, LS_0x19d51d0_0_4;
LS_0x19d53a0_0_0 .concat [ 1 1 1 1], L_0x7d750b30ef90, L_0x12ae9b0, L_0x7d750b30ef48, L_0x7d750b30ef00;
LS_0x19d53a0_0_4 .concat [ 1 0 0 0], L_0x7d750b30eeb8;
L_0x19d53a0 .concat [ 4 1 0 0], LS_0x19d53a0_0_0, LS_0x19d53a0_0_4;
LS_0x19d5570_0_0 .concat [ 1 1 1 1], L_0x7d750b30f0f8, L_0x12b7210, L_0x7d750b30f0b0, L_0x7d750b30f068;
LS_0x19d5570_0_4 .concat [ 1 0 0 0], L_0x7d750b30f020;
L_0x19d5570 .concat [ 4 1 0 0], LS_0x19d5570_0_0, LS_0x19d5570_0_4;
LS_0x195c710_0_0 .concat [ 1 1 1 1], L_0x7d750b30f260, L_0x7d750b30f218, L_0x7d750b30f1d0, L_0x12aecb0;
LS_0x195c710_0_4 .concat [ 1 0 0 0], L_0x7d750b30f188;
L_0x195c710 .concat [ 4 1 0 0], LS_0x195c710_0_0, LS_0x195c710_0_4;
LS_0x1962d10_0_0 .concat [ 1 1 1 1], L_0x7d750b30f3c8, L_0x7d750b30f380, L_0x7d750b30f338, L_0x13c7940;
LS_0x1962d10_0_4 .concat [ 1 0 0 0], L_0x7d750b30f2f0;
L_0x1962d10 .concat [ 4 1 0 0], LS_0x1962d10_0_0, LS_0x1962d10_0_4;
LS_0x1945650_0_0 .concat [ 1 1 1 1], L_0x7d750b30f530, L_0x7d750b30f4e8, L_0x7d750b30f4a0, L_0x13c7d50;
LS_0x1945650_0_4 .concat [ 1 0 0 0], L_0x7d750b30f458;
L_0x1945650 .concat [ 4 1 0 0], LS_0x1945650_0_0, LS_0x1945650_0_4;
LS_0x19d5ef0_0_0 .concat [ 1 1 1 1], L_0x12ae510, L_0x7d750b30f7b8, L_0x7d750b30f770, L_0x7d750b30f728;
LS_0x19d5ef0_0_4 .concat [ 1 0 0 0], L_0x7d750b30f6e0;
L_0x19d5ef0 .concat [ 4 1 0 0], LS_0x19d5ef0_0_0, LS_0x19d5ef0_0_4;
LS_0x19d60d0_0_0 .concat [ 1 1 1 1], L_0x12b2980, L_0x7d750b30f920, L_0x7d750b30f8d8, L_0x7d750b30f890;
LS_0x19d60d0_0_4 .concat [ 1 0 0 0], L_0x7d750b30f848;
L_0x19d60d0 .concat [ 4 1 0 0], LS_0x19d60d0_0_0, LS_0x19d60d0_0_4;
LS_0x19d62a0_0_0 .concat [ 1 1 1 1], L_0x12b5de0, L_0x7d750b30fa88, L_0x7d750b30fa40, L_0x7d750b30f9f8;
LS_0x19d62a0_0_4 .concat [ 1 0 0 0], L_0x7d750b30f9b0;
L_0x19d62a0 .concat [ 4 1 0 0], LS_0x19d62a0_0_0, LS_0x19d62a0_0_4;
LS_0x19d6530_0_0 .concat [ 1 1 1 1], L_0x12ae840, L_0x7d750b30fbf0, L_0x7d750b30fba8, L_0x7d750b30fb60;
LS_0x19d6530_0_4 .concat [ 1 0 0 0], L_0x7d750b30fb18;
L_0x19d6530 .concat [ 4 1 0 0], LS_0x19d6530_0_0, LS_0x19d6530_0_4;
S_0x1932fc0 .scope module, "dffre_data_i_serdes_reg[0]" "DFFRE" 11 1343, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x122f4b0_0 .net "C", 0 0, L_0x15299f0;  alias, 1 drivers
v0x1231bc0_0 .net "D", 0 0, L_0x1580980;  alias, 1 drivers
v0x1232010_0 .net "E", 0 0, L_0x1314530;  alias, 1 drivers
v0x1232460_0 .var "Q", 0 0;
v0x12325d0_0 .net "R", 0 0, L_0x12ada40;  alias, 1 drivers
E_0x14e1b80/0 .event negedge, v0x12325d0_0;
E_0x14e1b80/1 .event posedge, v0x122f4b0_0;
E_0x14e1b80 .event/or E_0x14e1b80/0, E_0x14e1b80/1;
S_0x1932b90 .scope module, "dffre_data_i_serdes_reg[1]" "DFFRE" 11 1361, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x122f620_0 .net "C", 0 0, L_0x12aa290;  alias, 1 drivers
v0x124b880_0 .net "D", 0 0, L_0x1580fb0;  alias, 1 drivers
v0x12396e0_0 .net "E", 0 0, L_0x1313be0;  alias, 1 drivers
v0x1239570_0 .var "Q", 0 0;
v0x1239400_0 .net "R", 0 0, L_0x12b5770;  alias, 1 drivers
E_0x197ee60/0 .event negedge, v0x1239400_0;
E_0x197ee60/1 .event posedge, v0x122f620_0;
E_0x197ee60 .event/or E_0x197ee60/0, E_0x197ee60/1;
S_0x19333f0 .scope module, "dffre_data_i_serdes_reg[2]" "DFFRE" 11 1370, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x123b720_0 .net "C", 0 0, L_0x12aa140;  alias, 1 drivers
v0x123b5b0_0 .net "D", 0 0, L_0x1580b40;  alias, 1 drivers
v0x123b440_0 .net "E", 0 0, L_0x130c450;  alias, 1 drivers
v0x124ce50_0 .var "Q", 0 0;
v0x124d480_0 .net "R", 0 0, L_0x12ae1e0;  alias, 1 drivers
E_0x13fa880/0 .event negedge, v0x124d480_0;
E_0x13fa880/1 .event posedge, v0x123b720_0;
E_0x13fa880 .event/or E_0x13fa880/0, E_0x13fa880/1;
S_0x1933820 .scope module, "dffre_data_i_serdes_reg[3]" "DFFRE" 11 1379, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x124cb70_0 .net "C", 0 0, L_0x12aadc0;  alias, 1 drivers
v0x124c890_0 .net "D", 0 0, L_0x1581150;  alias, 1 drivers
v0x124ca00_0 .net "E", 0 0, L_0x130ad10;  alias, 1 drivers
v0x124c720_0 .var "Q", 0 0;
v0x124c5b0_0 .net "R", 0 0, L_0x12add70;  alias, 1 drivers
E_0x1425f80/0 .event negedge, v0x124c5b0_0;
E_0x1425f80/1 .event posedge, v0x124cb70_0;
E_0x1425f80 .event/or E_0x1425f80/0, E_0x1425f80/1;
S_0x1933c50 .scope module, "dffre_data_i_serdes_reg[4]" "DFFRE" 11 1388, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x124cce0_0 .net "C", 0 0, L_0x12afe60;  alias, 1 drivers
v0x124d5f0_0 .net "D", 0 0, L_0x15812a0;  alias, 1 drivers
v0x11d5bc0_0 .net "E", 0 0, L_0x13152b0;  alias, 1 drivers
v0x119bd10_0 .var "Q", 0 0;
v0x119bba0_0 .net "R", 0 0, L_0x12adee0;  alias, 1 drivers
E_0x1425a50/0 .event negedge, v0x119bba0_0;
E_0x1425a50/1 .event posedge, v0x124cce0_0;
E_0x1425a50 .event/or E_0x1425a50/0, E_0x1425a50/1;
S_0x1934080 .scope module, "dffre_data_i_serdes_reg[5]" "DFFRE" 11 1434, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x123ed60_0 .net "C", 0 0, L_0x12ab0f0;  alias, 1 drivers
v0x123e730_0 .net "D", 0 0, L_0x15813f0;  alias, 1 drivers
v0x123da00_0 .net "E", 0 0, L_0x12af8b0;  alias, 1 drivers
v0x124d760_0 .var "Q", 0 0;
v0x117f730_0 .net "R", 0 0, L_0x12af5c0;  alias, 1 drivers
E_0x1404f70/0 .event negedge, v0x117f730_0;
E_0x1404f70/1 .event posedge, v0x123ed60_0;
E_0x1404f70 .event/or E_0x1404f70/0, E_0x1404f70/1;
S_0x1930300 .scope module, "dffre_data_i_serdes_reg[6]" "DFFRE" 11 1425, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x11c4160_0 .net "C", 0 0, L_0x12b3740;  alias, 1 drivers
v0x11c3e80_0 .net "D", 0 0, L_0x13a0390;  alias, 1 drivers
v0x11c3ff0_0 .net "E", 0 0, L_0x130bdf0;  alias, 1 drivers
v0x11c3d10_0 .var "Q", 0 0;
v0x117fb80_0 .net "R", 0 0, L_0x12b7ba0;  alias, 1 drivers
E_0x14049b0/0 .event negedge, v0x117fb80_0;
E_0x14049b0/1 .event posedge, v0x11c4160_0;
E_0x14049b0 .event/or E_0x14049b0/0, E_0x14049b0/1;
S_0x1931330 .scope module, "dffre_data_i_serdes_reg[7]" "DFFRE" 11 1334, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x117f8a0_0 .net "C", 0 0, L_0x15222a0;  alias, 1 drivers
v0x117fa10_0 .net "D", 0 0, L_0x13a0580;  alias, 1 drivers
v0x11bf4e0_0 .net "E", 0 0, L_0x13130f0;  alias, 1 drivers
v0x1182280_0 .var "Q", 0 0;
v0x1181fa0_0 .net "R", 0 0, L_0x12b6ee0;  alias, 1 drivers
E_0x1425820/0 .event negedge, v0x1181fa0_0;
E_0x1425820/1 .event posedge, v0x117f8a0_0;
E_0x1425820 .event/or E_0x1425820/0, E_0x1425820/1;
S_0x192ca40 .scope module, "dffre_data_i_serdes_reg[8]" "DFFRE" 11 1325, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x11c1910_0 .net "C", 0 0, L_0x1526550;  alias, 1 drivers
v0x11c1630_0 .net "D", 0 0, L_0x1521650;  alias, 1 drivers
v0x11c17a0_0 .net "E", 0 0, L_0x130c780;  alias, 1 drivers
v0x11c14c0_0 .var "Q", 0 0;
v0x11bf650_0 .net "R", 0 0, L_0x12ad740;  alias, 1 drivers
E_0x1449f60/0 .event negedge, v0x11bf650_0;
E_0x1449f60/1 .event posedge, v0x11c1910_0;
E_0x1449f60 .event/or E_0x1449f60/0, E_0x1449f60/1;
S_0x192d270 .scope module, "dffre_data_i_serdes_reg[9]" "DFFRE" 11 1352, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1182110_0 .net "C", 0 0, L_0x1529fd0;  alias, 1 drivers
v0x118ecb0_0 .net "D", 0 0, L_0x1521ad0;  alias, 1 drivers
v0x118e9d0_0 .net "E", 0 0, L_0x13116c0;  alias, 1 drivers
v0x1191690_0 .var "Q", 0 0;
v0x11913b0_0 .net "R", 0 0, L_0x12b2250;  alias, 1 drivers
E_0x1448160/0 .event negedge, v0x11913b0_0;
E_0x1448160/1 .event posedge, v0x1182110_0;
E_0x1448160 .event/or E_0x1448160/0, E_0x1448160/1;
S_0x192dea0 .scope module, "dffre_wait_pll[0]" "DFFRE" 11 1087, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1191520_0 .net "C", 0 0, L_0x1455d60;  alias, 1 drivers
v0x1191240_0 .net "D", 0 0, L_0x1156190;  alias, 1 drivers
v0x11823f0_0 .net "E", 0 0, L_0x13031b0;  alias, 1 drivers
v0x118eb40_0 .var "Q", 0 0;
v0x12237c0_0 .net "R", 0 0, L_0x152e880;  alias, 1 drivers
E_0x126b5d0/0 .event negedge, v0x12237c0_0;
E_0x126b5d0/1 .event posedge, v0x1191520_0;
E_0x126b5d0 .event/or E_0x126b5d0/0, E_0x126b5d0/1;
S_0x19281b0 .scope module, "dffre_wait_pll[1]" "DFFRE" 11 1064, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1223650_0 .net "C", 0 0, L_0x14552b0;  alias, 1 drivers
v0x12234e0_0 .net "D", 0 0, L_0x12f0790;  alias, 1 drivers
v0x1222d90_0 .net "E", 0 0, L_0x1302dc0;  alias, 1 drivers
v0x1223370_0 .var "Q", 0 0;
v0x1223200_0 .net "R", 0 0, L_0x152e310;  alias, 1 drivers
E_0x126db30/0 .event negedge, v0x1223200_0;
E_0x126db30/1 .event posedge, v0x1223650_0;
E_0x126db30 .event/or E_0x126db30/0, E_0x126db30/1;
S_0x19295e0 .scope module, "dffre_wait_pll[2]" "DFFRE" 11 1264, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x118ee20_0 .net "C", 0 0, L_0x1363290;  alias, 1 drivers
v0x1173230_0 .net "D", 0 0, L_0x130bac0;  alias, 1 drivers
v0x1184980_0 .net "E", 0 0, L_0x1155750;  alias, 1 drivers
v0x1184af0_0 .var "Q", 0 0;
v0x1184810_0 .net "R", 0 0, L_0x12b5100;  alias, 1 drivers
E_0x126e0d0/0 .event negedge, v0x1184810_0;
E_0x126e0d0/1 .event posedge, v0x118ee20_0;
E_0x126e0d0 .event/or E_0x126e0d0/0, E_0x126e0d0/1;
S_0x192ae10 .scope module, "dffre_wait_pll[3]" "DFFRE" 11 1041, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1189d40_0 .net "C", 0 0, L_0x14558d0;  alias, 1 drivers
v0x1189a60_0 .net "D", 0 0, L_0x1311300;  alias, 1 drivers
v0x1189bd0_0 .net "E", 0 0, L_0x1302ae0;  alias, 1 drivers
v0x11898f0_0 .var "Q", 0 0;
v0x1184c60_0 .net "R", 0 0, L_0x1525d30;  alias, 1 drivers
E_0x1271650/0 .event negedge, v0x1184c60_0;
E_0x1271650/1 .event posedge, v0x1189d40_0;
E_0x1271650 .event/or E_0x1271650/0, E_0x1271650/1;
S_0x18e6e20 .scope module, "dffre_wait_pll[4]" "DFFRE" 11 1241, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x11b30e0_0 .net "C", 0 0, L_0x13627a0;  alias, 1 drivers
v0x11b2e00_0 .net "D", 0 0, L_0x1312240;  alias, 1 drivers
v0x11b2f70_0 .net "E", 0 0, L_0x1153940;  alias, 1 drivers
v0x11b2c90_0 .var "Q", 0 0;
v0x1221070_0 .net "R", 0 0, L_0x12b1b20;  alias, 1 drivers
E_0x1271bf0/0 .event negedge, v0x1221070_0;
E_0x1271bf0/1 .event posedge, v0x11b30e0_0;
E_0x1271bf0 .event/or E_0x1271bf0/0, E_0x1271bf0/1;
S_0x18f0a60 .scope module, "dffre_wait_pll[5]" "DFFRE" 11 1288, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x121ef70_0 .net "C", 0 0, L_0x13629d0;  alias, 1 drivers
v0x121ee00_0 .net "D", 0 0, L_0x130a6b0;  alias, 1 drivers
v0x11adbf0_0 .net "E", 0 0, L_0x1155e60;  alias, 1 drivers
v0x1204610_0 .var "Q", 0 0;
v0x1202260_0 .net "R", 0 0, L_0x12ad5d0;  alias, 1 drivers
E_0x1275170/0 .event negedge, v0x1202260_0;
E_0x1275170/1 .event posedge, v0x121ef70_0;
E_0x1275170 .event/or E_0x1275170/0, E_0x1275170/1;
S_0x18e4f50 .scope module, "dffre_wait_pll[6]" "DFFRE" 11 1124, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x12023d0_0 .net "C", 0 0, L_0x14554a0;  alias, 1 drivers
v0x12020f0_0 .net "D", 0 0, L_0x1311e40;  alias, 1 drivers
v0x11ae040_0 .net "E", 0 0, L_0x1809060;  alias, 1 drivers
v0x11add60_0 .var "Q", 0 0;
v0x11aded0_0 .net "R", 0 0, L_0x12b7870;  alias, 1 drivers
E_0x1275710/0 .event negedge, v0x11aded0_0;
E_0x1275710/1 .event posedge, v0x12023d0_0;
E_0x1275710 .event/or E_0x1275710/0, E_0x1275710/1;
S_0x18d8e60 .scope module, "dffre_wait_pll[7]" "DFFRE" 11 1147, 12 11 1, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x11fdb00_0 .net "C", 0 0, L_0x1362e00;  alias, 1 drivers
v0x11f4e10_0 .net "D", 0 0, L_0x130b460;  alias, 1 drivers
v0x11f4ca0_0 .net "E", 0 0, L_0x11532e0;  alias, 1 drivers
v0x11c7a10_0 .var "Q", 0 0;
v0x11d3930_0 .net "R", 0 0, L_0x12ad2a0;  alias, 1 drivers
E_0x1278210/0 .event negedge, v0x11d3930_0;
E_0x1278210/1 .event posedge, v0x11fdb00_0;
E_0x1278210 .event/or E_0x1278210/0, E_0x1278210/1;
S_0x18d8740 .scope module, "lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y" "LUT_K" 11 1186, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19a9000 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19a9040 .param/l "LUT_MASK" 0 13 133, C4<00001000000000000000000000000000>;
P_0x19a9080 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x19a90c0 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30eac8 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11fb710_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30eac8;  1 drivers
v0x11ffd70_0 .net "in", 4 0, L_0x19d4a70;  1 drivers
v0x11fdc70_0 .net "out", 0 0, L_0x19d49d0;  alias, 1 drivers
L_0x19d49d0 .part/v L_0x7d750b30eac8, L_0x19d4a70, 1;
S_0x1974a40 .scope module, "lut_$abc$1140$abc$687$li0_li0" "LUT_K" 11 1075, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19a9db0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19a9df0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000001>;
P_0x19a9e30 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x19a9e70 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11f4f80_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e450;  1 drivers
v0x1178670_0 .net "in", 4 0, L_0x19d40e0;  1 drivers
v0x1178390_0 .net "out", 0 0, L_0x19d4040;  alias, 1 drivers
L_0x19d4040 .part/v L_0x7d750b30e450, L_0x19d40e0, 1;
S_0x18cdd40 .scope module, "lut_$abc$1140$abc$687$li1_li1" "LUT_K" 11 1052, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19aa110 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19aa150 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000100000100>;
P_0x19aa190 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x19aa1d0 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e330 .functor BUFT 1, C4<00000000000000000000000100000100>, C4<0>, C4<0>, C4<0>;
v0x114dcf0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e330;  1 drivers
v0x114da10_0 .net "in", 4 0, L_0x19d3fa0;  1 drivers
v0x114db80_0 .net "out", 0 0, L_0x19d3f00;  alias, 1 drivers
L_0x19d3f00 .part/v L_0x7d750b30e330, L_0x19d3fa0, 1;
S_0x18cd1b0 .scope module, "lut_$abc$1140$abc$687$li2_li2" "LUT_K" 11 1252, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19aa4a0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19aa4e0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000001010001010000>;
P_0x19aa520 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x19aa560 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30ed50 .functor BUFT 1, C4<00000000000000000001010001010000>, C4<0>, C4<0>, C4<0>;
v0x114d8a0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30ed50;  1 drivers
v0x11ca860_0 .net "in", 4 0, L_0x19d5000;  1 drivers
v0x1178500_0 .net "out", 0 0, L_0x19d4ed0;  alias, 1 drivers
L_0x19d4ed0 .part/v L_0x7d750b30ed50, L_0x19d5000, 1;
S_0x18cc620 .scope module, "lut_$abc$1140$abc$687$li3_li3" "LUT_K" 11 1029, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x17fca90 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x17fcad0 .param/l "LUT_MASK" 0 13 133, C4<00000110000010100000101000001010>;
P_0x17fcb10 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x17fcb50 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e2a0 .functor BUFT 1, C4<00000110000010100000101000001010>, C4<0>, C4<0>, C4<0>;
v0x1193ab0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e2a0;  1 drivers
v0x120ecb0_0 .net "in", 4 0, L_0x19d3e60;  1 drivers
v0x1209540_0 .net "out", 0 0, L_0x19d3dc0;  alias, 1 drivers
L_0x19d3dc0 .part/v L_0x7d750b30e2a0, L_0x19d3e60, 1;
S_0x18cba90 .scope module, "lut_$abc$1140$abc$687$li4_li4" "LUT_K" 11 1229, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19af050 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19af090 .param/l "LUT_MASK" 0 13 133, C4<01111111111111111000000000000000>;
P_0x19af0d0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x19af110 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30ed08 .functor BUFT 1, C4<01111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1211f10_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30ed08;  1 drivers
v0x1211da0_0 .net "in", 4 0, L_0x19d4e30;  1 drivers
v0x117d860_0 .net "out", 0 0, L_0x19d4d90;  alias, 1 drivers
L_0x19d4d90 .part/v L_0x7d750b30ed08, L_0x19d4e30, 1;
S_0x18caf00 .scope module, "lut_$abc$1140$abc$687$li5_li5" "LUT_K" 11 1275, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18e3970 .param/l "K" 0 13 128, +C4<00000000000000000000000000000110>;
P_0x18e39b0 .param/l "LUT_MASK" 0 13 133, C4<0111111111111111111111111111111110000000000000000000000000000000>;
P_0x18e39f0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18e3a30 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30ee28 .functor BUFT 1, C4<0111111111111111111111111111111110000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11787e0_0 .net/2u *"_ivl_0", 63 0, L_0x7d750b30ee28;  1 drivers
v0x18db160_0 .net "in", 5 0, L_0x19d51d0;  1 drivers
v0x16ab240_0 .net "out", 0 0, L_0x19d50a0;  alias, 1 drivers
L_0x19d50a0 .part/v L_0x7d750b30ee28, L_0x19d51d0, 1;
S_0x18ca370 .scope module, "lut_$abc$1140$abc$687$li6_li6" "LUT_K" 11 1112, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18e31a0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x18e31e0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000010000000000000100>;
P_0x18e3220 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18e3260 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e690 .functor BUFT 1, C4<00000000000000010000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1468ee0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e690;  1 drivers
v0x146f5c0_0 .net "in", 4 0, L_0x19d4360;  1 drivers
v0x132d7a0_0 .net "out", 0 0, L_0x19d42c0;  alias, 1 drivers
L_0x19d42c0 .part/v L_0x7d750b30e690, L_0x19d4360, 1;
S_0x18c97e0 .scope module, "lut_$abc$1140$abc$687$li7_li7" "LUT_K" 11 1135, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18e5920 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x18e5960 .param/l "LUT_MASK" 0 13 133, C4<00000000000001100000000000001010>;
P_0x18e59a0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18e59e0 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e7b0 .functor BUFT 1, C4<00000000000001100000000000001010>, C4<0>, C4<0>, C4<0>;
v0x132e180_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e7b0;  1 drivers
v0x13c7070_0 .net "in", 4 0, L_0x19d44a0;  1 drivers
v0x16109e0_0 .net "out", 0 0, L_0x19d4400;  alias, 1 drivers
L_0x19d4400 .part/v L_0x7d750b30e7b0, L_0x19d44a0, 1;
S_0x18c8c50 .scope module, "lut_$abc$1668$new_new_n26__" "LUT_K" 11 1214, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18ef480 .param/l "K" 0 13 128, +C4<00000000000000000000000000000110>;
P_0x18ef4c0 .param/l "LUT_MASK" 0 13 133, C4<1000000000000000000000000000000000000000000000000000000000000000>;
P_0x18ef500 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18ef540 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30ecc0 .functor BUFT 1, C4<1000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13dce10_0 .net/2u *"_ivl_0", 63 0, L_0x7d750b30ecc0;  1 drivers
v0x1457ca0_0 .net "in", 5 0, L_0x19d4cf0;  1 drivers
v0x1569f50_0 .net "out", 0 0, L_0x19d4c50;  alias, 1 drivers
L_0x19d4c50 .part/v L_0x7d750b30ecc0, L_0x19d4cf0, 1;
S_0x19a8910 .scope module, "lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y" "LUT_K" 11 1098, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18eec90 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x18eecd0 .param/l "LUT_MASK" 0 13 133, C4<00000000000101010000000001010101>;
P_0x18eed10 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18eed50 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e5b8 .functor BUFT 1, C4<00000000000101010000000001010101>, C4<0>, C4<0>, C4<0>;
v0x14b23b0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e5b8;  1 drivers
v0x13d5d40_0 .net "in", 4 0, L_0x19d4220;  1 drivers
v0x167be90_0 .net "out", 0 0, L_0x19d4180;  alias, 1 drivers
L_0x19d4180 .part/v L_0x7d750b30e5b8, L_0x19d4220, 1;
S_0x19ab5e0 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1700" "LUT_K" 11 1445, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18f14b0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x18f14f0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000100000000>;
P_0x18f1530 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18f1570 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f410 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x158bea0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f410;  1 drivers
v0x1284d40_0 .net "in", 4 0, L_0x1945650;  1 drivers
v0x12dddf0_0 .net "out", 0 0, L_0x195f950;  alias, 1 drivers
L_0x195f950 .part/v L_0x7d750b30f410, L_0x1945650, 1;
S_0x19ab250 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1701" "LUT_K" 11 1413, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1905a70 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x1905ab0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000100000000>;
P_0x1905af0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1905b30 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f2a8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x11e1e20_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f2a8;  1 drivers
v0x125fce0_0 .net "in", 4 0, L_0x1962d10;  1 drivers
v0x12150e0_0 .net "out", 0 0, L_0x1231210;  alias, 1 drivers
L_0x1231210 .part/v L_0x7d750b30f2a8, L_0x1962d10, 1;
S_0x19aa800 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1702" "LUT_K" 11 1399, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1903490 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19034d0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000100000000>;
P_0x1903510 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1903550 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f140 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x1218030_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f140;  1 drivers
v0x120c200_0 .net "in", 4 0, L_0x195c710;  1 drivers
v0x11f30c0_0 .net "out", 0 0, L_0x19d56a0;  alias, 1 drivers
L_0x19d56a0 .part/v L_0x7d750b30f140, L_0x195c710, 1;
S_0x19896e0 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1703" "LUT_K" 11 1487, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x198a430 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x198a470 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000010>;
P_0x198a4b0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x198a4f0 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f698 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1262860_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f698;  1 drivers
v0x1263b40_0 .net "in", 4 0, L_0x19d5ef0;  1 drivers
v0x1236cd0_0 .net "out", 0 0, L_0x19d5dc0;  alias, 1 drivers
L_0x19d5dc0 .part/v L_0x7d750b30f698, L_0x19d5ef0, 1;
S_0x1980fb0 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1704" "LUT_K" 11 1501, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19005d0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x1900610 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000010>;
P_0x1900650 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1900690 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f800 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12346c0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f800;  1 drivers
v0x12318c0_0 .net "in", 4 0, L_0x19d60d0;  1 drivers
v0x122f320_0 .net "out", 0 0, L_0x19d5be0;  alias, 1 drivers
L_0x19d5be0 .part/v L_0x7d750b30f800, L_0x19d60d0, 1;
S_0x1980770 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1705" "LUT_K" 11 1529, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x18fe6c0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x18fe700 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000010>;
P_0x18fe740 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x18fe780 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30fad0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123b2b0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30fad0;  1 drivers
v0x1239270_0 .net "in", 4 0, L_0x19d6530;  1 drivers
v0x124cfc0_0 .net "out", 0 0, L_0x19d6400;  alias, 1 drivers
L_0x19d6400 .part/v L_0x7d750b30fad0, L_0x19d6530, 1;
S_0x1985570 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1706" "LUT_K" 11 1515, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x197ab90 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x197abd0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000010>;
P_0x197ac10 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x197ac50 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f968 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123e8a0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f968;  1 drivers
v0x1261570_0 .net "in", 4 0, L_0x19d62a0;  1 drivers
v0x1222f80_0 .net "out", 0 0, L_0x19d6170;  alias, 1 drivers
L_0x19d6170 .part/v L_0x7d750b30f968, L_0x19d62a0, 1;
S_0x1984e00 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1707" "LUT_K" 11 1313, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x197a3c0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x197a400 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000100>;
P_0x197a440 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x197a480 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30efd8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11f4850_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30efd8;  1 drivers
v0x11f4b10_0 .net "in", 4 0, L_0x19d5570;  1 drivers
v0x121cac0_0 .net "out", 0 0, L_0x19d5440;  alias, 1 drivers
L_0x19d5440 .part/v L_0x7d750b30efd8, L_0x19d5570, 1;
S_0x1975860 .scope module, "lut_$auto$rs_design_edit.cc:841:execute$1708" "LUT_K" 11 1299, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x197cb40 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x197cb80 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000100>;
P_0x197cbc0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x197cc00 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30ee70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x120ee20_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30ee70;  1 drivers
v0x12069d0_0 .net "in", 4 0, L_0x19d53a0;  1 drivers
v0x19866a0_0 .net "out", 0 0, L_0x19d5270;  alias, 1 drivers
L_0x19d5270 .part/v L_0x7d750b30ee70, L_0x19d53a0, 1;
S_0x19750d0 .scope module, "lut_$false" "LUT_K" 11 1473, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1985eb0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x1985ef0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000000>;
P_0x1985f30 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1985f70 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19886d0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f608;  1 drivers
L_0x7d750b30f650 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x199cca0_0 .net "in", 4 0, L_0x7d750b30f650;  1 drivers
v0x199a6c0_0 .net "out", 0 0, L_0x19d5d20;  alias, 1 drivers
L_0x19d5d20 .part/v L_0x7d750b30f608, L_0x7d750b30f650, 1;
S_0x1979aa0 .scope module, "lut_$true" "LUT_K" 11 1459, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19977a0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19977e0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000001>;
P_0x1997820 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1997860 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30f578 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x19958e0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30f578;  1 drivers
L_0x7d750b30f5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x19a9360_0 .net "in", 4 0, L_0x7d750b30f5c0;  1 drivers
v0x179d960_0 .net "out", 0 0, L_0x19d5c80;  alias, 1 drivers
L_0x19d5c80 .part/v L_0x7d750b30f578, L_0x7d750b30f5c0, 1;
S_0x1979330 .scope module, "lut_enable_buf" "LUT_K" 11 1200, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19649a0 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19649e0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000001>;
P_0x1964a20 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1964a60 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30eb58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1945590_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30eb58;  1 drivers
v0x195c650_0 .net "in", 4 0, L_0x19d4bb0;  1 drivers
v0x19501b0_0 .net "out", 0 0, L_0x19d4b10;  alias, 1 drivers
L_0x19d4b10 .part/v L_0x7d750b30eb58, L_0x19d4bb0, 1;
S_0x194d650 .scope module, "lut_ready_buf" "LUT_K" 11 1172, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1961270 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19612b0 .param/l "LUT_MASK" 0 13 133, C4<00000000000010000000000000000000>;
P_0x19612f0 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1961330 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e9f0 .functor BUFT 1, C4<00000000000010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1962c50_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e9f0;  1 drivers
v0x195f890_0 .net "in", 4 0, L_0x19d4930;  1 drivers
v0x1957ff0_0 .net "out", 0 0, L_0x19d4890;  alias, 1 drivers
L_0x19d4890 .part/v L_0x7d750b30e9f0, L_0x19d4930, 1;
S_0x1949610 .scope module, "lut_reset_buf_n" "LUT_K" 11 1158, 13 126 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1949180 .param/l "K" 0 13 128, +C4<00000000000000000000000000000101>;
P_0x19491c0 .param/l "LUT_MASK" 0 13 133, C4<00000000000000000000000000000001>;
P_0x1949200 .param/l "T1" 0 13 144, +C4<00000000000000000000000000000011>;
P_0x1949240 .param/l "T2" 0 13 145, +C4<00000000000000000000000000000010>;
L_0x7d750b30e888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x196afd0_0 .net/2u *"_ivl_0", 31 0, L_0x7d750b30e888;  1 drivers
v0x1999d90_0 .net "in", 4 0, L_0x19d47f0;  1 drivers
v0x1909cf0_0 .net "out", 0 0, L_0x19d4540;  alias, 1 drivers
L_0x19d4540 .part/v L_0x7d750b30e888, L_0x19d47f0, 1;
S_0x190b270 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[0]_clock_0_0" "fpga_interconnect" 11 299, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x14c12f0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x14c1330 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1455d60 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x1989130_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x19891d0_0 .net "dataout", 0 0, L_0x1455d60;  alias, 1 drivers
S_0x18dcb00 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[1]_clock_0_0" "fpga_interconnect" 11 294, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18ce550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18ce590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x14552b0 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x197d580_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x197d620_0 .net "dataout", 0 0, L_0x14552b0;  alias, 1 drivers
S_0x18cef20 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[2]_clock_0_0" "fpga_interconnect" 11 319, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19a94e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19a9520 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1363290 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x197db90_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x1902b60_0 .net "dataout", 0 0, L_0x1363290;  alias, 1 drivers
S_0x18f24c0 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[3]_clock_0_0" "fpga_interconnect" 11 289, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19a9f00 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19a9f40 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x14558d0 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x18e6970_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x18e6a10_0 .net "dataout", 0 0, L_0x14558d0;  alias, 1 drivers
S_0x18e9d90 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[4]_clock_0_0" "fpga_interconnect" 11 314, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18c3a00 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18c3a40 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13627a0 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x18f1f10_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x18f1fb0_0 .net "dataout", 0 0, L_0x13627a0;  alias, 1 drivers
S_0x18e9550 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[5]_clock_0_0" "fpga_interconnect" 11 324, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x196b0b0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x196b0f0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13629d0 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x1804220_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x18042c0_0 .net "dataout", 0 0, L_0x13629d0;  alias, 1 drivers
S_0x18ee350 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[6]_clock_0_0" "fpga_interconnect" 11 304, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1902c40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1902c80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x14554a0 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x19a3880_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x19a3920_0 .net "dataout", 0 0, L_0x14554a0;  alias, 1 drivers
S_0x18edbe0 .scope module, "routing_segment_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[7]_clock_0_0" "fpga_interconnect" 11 309, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1999e70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1999eb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1362e00 .functor BUFZ 1, L_0x14f0420, C4<0>, C4<0>, C4<0>;
v0x197e2c0_0 .net "datain", 0 0, L_0x14f0420;  alias, 1 drivers
v0x197e360_0 .net "dataout", 0 0, L_0x1362e00;  alias, 1 drivers
S_0x18de640 .scope module, "routing_segment_data_i_serdes[0]_output_0_0_to_dffre_data_i_serdes_reg[0]_input_0_0" "fpga_interconnect" 11 329, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19a28a0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19a28e0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1580980 .functor BUFZ 1, L_0x14f0050, C4<0>, C4<0>, C4<0>;
v0x1989ba0_0 .net "datain", 0 0, L_0x14f0050;  alias, 1 drivers
v0x1989c40_0 .net "dataout", 0 0, L_0x1580980;  alias, 1 drivers
S_0x18ddeb0 .scope module, "routing_segment_data_i_serdes[1]_output_0_0_to_dffre_data_i_serdes_reg[1]_input_0_0" "fpga_interconnect" 11 334, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x198a8e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x198a920 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1580fb0 .functor BUFZ 1, L_0x152b730, C4<0>, C4<0>, C4<0>;
v0x1982820_0 .net "datain", 0 0, L_0x152b730;  alias, 1 drivers
v0x19828c0_0 .net "dataout", 0 0, L_0x1580fb0;  alias, 1 drivers
S_0x18e2880 .scope module, "routing_segment_data_i_serdes[2]_output_0_0_to_dffre_data_i_serdes_reg[2]_input_0_0" "fpga_interconnect" 11 339, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1982c40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1982c80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1580b40 .functor BUFZ 1, L_0x15278c0, C4<0>, C4<0>, C4<0>;
v0x1984ba0_0 .net "datain", 0 0, L_0x15278c0;  alias, 1 drivers
v0x1984c60_0 .net "dataout", 0 0, L_0x1580b40;  alias, 1 drivers
S_0x18e2110 .scope module, "routing_segment_data_i_serdes[3]_output_0_0_to_dffre_data_i_serdes_reg[3]_input_0_0" "fpga_interconnect" 11 344, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1985310 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1985350 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1581150 .functor BUFZ 1, L_0x152ab90, C4<0>, C4<0>, C4<0>;
v0x1979840_0 .net "datain", 0 0, L_0x152ab90;  alias, 1 drivers
v0x1979900_0 .net "dataout", 0 0, L_0x1581150;  alias, 1 drivers
S_0x18ce6f0 .scope module, "routing_segment_data_i_serdes[4]_output_0_0_to_dffre_data_i_serdes_reg[4]_input_0_0" "fpga_interconnect" 11 349, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19772c0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1977300 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x15812a0 .functor BUFZ 1, L_0x152cd90, C4<0>, C4<0>, C4<0>;
v0x196c150_0 .net "datain", 0 0, L_0x152cd90;  alias, 1 drivers
v0x196c210_0 .net "dataout", 0 0, L_0x15812a0;  alias, 1 drivers
S_0x18cdb60 .scope module, "routing_segment_data_i_serdes[5]_output_0_0_to_dffre_data_i_serdes_reg[5]_input_0_0" "fpga_interconnect" 11 354, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19790d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1979110 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x15813f0 .functor BUFZ 1, L_0x1523520, C4<0>, C4<0>, C4<0>;
v0x1925580_0 .net "datain", 0 0, L_0x1523520;  alias, 1 drivers
v0x1925640_0 .net "dataout", 0 0, L_0x15813f0;  alias, 1 drivers
S_0x18ccfd0 .scope module, "routing_segment_data_i_serdes[6]_output_0_0_to_dffre_data_i_serdes_reg[6]_input_0_0" "fpga_interconnect" 11 359, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191b550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191b590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13a0390 .functor BUFZ 1, L_0x152dce0, C4<0>, C4<0>, C4<0>;
v0x1921980_0 .net "datain", 0 0, L_0x152dce0;  alias, 1 drivers
v0x1921a40_0 .net "dataout", 0 0, L_0x13a0390;  alias, 1 drivers
S_0x18cc440 .scope module, "routing_segment_data_i_serdes[7]_output_0_0_to_dffre_data_i_serdes_reg[7]_input_0_0" "fpga_interconnect" 11 364, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1921d80 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1921dc0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13a0580 .functor BUFZ 1, L_0x1523f10, C4<0>, C4<0>, C4<0>;
v0x1922180_0 .net "datain", 0 0, L_0x1523f10;  alias, 1 drivers
v0x1922240_0 .net "dataout", 0 0, L_0x13a0580;  alias, 1 drivers
S_0x18cb8b0 .scope module, "routing_segment_data_i_serdes[8]_output_0_0_to_dffre_data_i_serdes_reg[8]_input_0_0" "fpga_interconnect" 11 369, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1922980 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19229c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1521650 .functor BUFZ 1, L_0x1526e80, C4<0>, C4<0>, C4<0>;
v0x1922580_0 .net "datain", 0 0, L_0x1526e80;  alias, 1 drivers
v0x1922640_0 .net "dataout", 0 0, L_0x1521650;  alias, 1 drivers
S_0x18cad20 .scope module, "routing_segment_data_i_serdes[9]_output_0_0_to_dffre_data_i_serdes_reg[9]_input_0_0" "fpga_interconnect" 11 374, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1920d50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1920d90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1521ad0 .functor BUFZ 1, L_0x14f6610, C4<0>, C4<0>, C4<0>;
v0x1923980_0 .net "datain", 0 0, L_0x14f6610;  alias, 1 drivers
v0x1923a40_0 .net "dataout", 0 0, L_0x1521ad0;  alias, 1 drivers
S_0x18ca190 .scope module, "routing_segment_data_i_valid_output_0_0_to_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_3" "fpga_interconnect" 11 379, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1921580 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19215c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1520e60 .functor BUFZ 1, L_0x14f9e70, C4<0>, C4<0>, C4<0>;
v0x1923180_0 .net "datain", 0 0, L_0x14f9e70;  alias, 1 drivers
v0x1923240_0 .net "dataout", 0 0, L_0x1520e60;  alias, 1 drivers
S_0x18c9600 .scope module, "routing_segment_dffre_data_i_serdes_reg[0]_output_0_0_to_data_i_serdes_reg[0]_input_0_0" "fpga_interconnect" 11 489, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1922d80 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1922dc0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b4420 .functor BUFZ 1, v0x1232460_0, C4<0>, C4<0>, C4<0>;
v0x1925180_0 .net "datain", 0 0, v0x1232460_0;  alias, 1 drivers
v0x1925250_0 .net "dataout", 0 0, L_0x12b4420;  alias, 1 drivers
S_0x18c8a70 .scope module, "routing_segment_dffre_data_i_serdes_reg[1]_output_0_0_to_data_i_serdes_reg[1]_input_0_0" "fpga_interconnect" 11 494, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1924d80 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1924dc0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ac360 .functor BUFZ 1, v0x1239570_0, C4<0>, C4<0>, C4<0>;
v0x1924580_0 .net "datain", 0 0, v0x1239570_0;  alias, 1 drivers
v0x1924620_0 .net "dataout", 0 0, L_0x12ac360;  alias, 1 drivers
S_0x18c7e30 .scope module, "routing_segment_dffre_data_i_serdes_reg[2]_output_0_0_to_data_i_serdes_reg[2]_input_0_0" "fpga_interconnect" 11 499, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1924980 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19249c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ac4d0 .functor BUFZ 1, v0x124ce50_0, C4<0>, C4<0>, C4<0>;
v0x1923d80_0 .net "datain", 0 0, v0x124ce50_0;  alias, 1 drivers
v0x1923e50_0 .net "dataout", 0 0, L_0x12ac4d0;  alias, 1 drivers
S_0x198a150 .scope module, "routing_segment_dffre_data_i_serdes_reg[3]_output_0_0_to_data_i_serdes_reg[3]_input_0_0" "fpga_interconnect" 11 504, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1924180 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19241c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b6bb0 .functor BUFZ 1, v0x124c720_0, C4<0>, C4<0>, C4<0>;
v0x1920950_0 .net "datain", 0 0, v0x124c720_0;  alias, 1 drivers
v0x1920a10_0 .net "dataout", 0 0, L_0x12b6bb0;  alias, 1 drivers
S_0x197fff0 .scope module, "routing_segment_dffre_data_i_serdes_reg[4]_output_0_0_to_data_i_serdes_reg[4]_input_0_0" "fpga_interconnect" 11 509, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1923580 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19235c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa6a0 .functor BUFZ 1, v0x119bd10_0, C4<0>, C4<0>, C4<0>;
v0x1926980_0 .net "datain", 0 0, v0x119bd10_0;  alias, 1 drivers
v0x19271b0_0 .net "dataout", 0 0, L_0x12aa6a0;  alias, 1 drivers
S_0x197e770 .scope module, "routing_segment_dffre_data_i_serdes_reg[5]_output_0_0_to_data_i_serdes_reg[5]_input_0_0" "fpga_interconnect" 11 514, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1920550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1920590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1522c70 .functor BUFZ 1, v0x124d760_0, C4<0>, C4<0>, C4<0>;
v0x19279b0_0 .net "datain", 0 0, v0x124d760_0;  alias, 1 drivers
v0x1927a80_0 .net "dataout", 0 0, L_0x1522c70;  alias, 1 drivers
S_0x1971320 .scope module, "routing_segment_dffre_data_i_serdes_reg[6]_output_0_0_to_data_i_serdes_reg[6]_input_0_0" "fpga_interconnect" 11 519, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19275b0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19275f0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1523150 .functor BUFZ 1, v0x11c3d10_0, C4<0>, C4<0>, C4<0>;
v0x1926580_0 .net "datain", 0 0, v0x11c3d10_0;  alias, 1 drivers
v0x1926620_0 .net "dataout", 0 0, L_0x1523150;  alias, 1 drivers
S_0x18f2f30 .scope module, "routing_segment_dffre_data_i_serdes_reg[7]_output_0_0_to_data_i_serdes_reg[7]_input_0_0" "fpga_interconnect" 11 524, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1926180 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19261c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1526090 .functor BUFZ 1, v0x1182280_0, C4<0>, C4<0>, C4<0>;
v0x191d950_0 .net "datain", 0 0, v0x1182280_0;  alias, 1 drivers
v0x191da10_0 .net "dataout", 0 0, L_0x1526090;  alias, 1 drivers
S_0x18e8dd0 .scope module, "routing_segment_dffre_data_i_serdes_reg[8]_output_0_0_to_data_i_serdes_reg[8]_input_0_0" "fpga_interconnect" 11 529, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1925980 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19259c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1521e50 .functor BUFZ 1, v0x11c14c0_0, C4<0>, C4<0>, C4<0>;
v0x191d150_0 .net "datain", 0 0, v0x11c14c0_0;  alias, 1 drivers
v0x191cd50_0 .net "dataout", 0 0, L_0x1521e50;  alias, 1 drivers
S_0x18e7550 .scope module, "routing_segment_dffre_data_i_serdes_reg[9]_output_0_0_to_data_i_serdes_reg[9]_input_0_0" "fpga_interconnect" 11 534, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191d550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191d590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1528fe0 .functor BUFZ 1, v0x1191690_0, C4<0>, C4<0>, C4<0>;
v0x191c550_0 .net "datain", 0 0, v0x1191690_0;  alias, 1 drivers
v0x191c620_0 .net "dataout", 0 0, L_0x1528fe0;  alias, 1 drivers
S_0x196fcb0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li0_li0_input_0_0" "fpga_interconnect" 11 754, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191c950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191c990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b8860 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x191bd50_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x191be20_0 .net "dataout", 0 0, L_0x12b8860;  alias, 1 drivers
S_0x196f4b0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li1_li1_input_0_3" "fpga_interconnect" 11 749, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191c150 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191c190 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bbbc0 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x1937910_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x1937510_0 .net "dataout", 0 0, L_0x12bbbc0;  alias, 1 drivers
S_0x196ecb0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li2_li2_input_0_3" "fpga_interconnect" 11 769, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191b950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191b990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bf3c0 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x1937d10_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x1937dd0_0 .net "dataout", 0 0, L_0x12bf3c0;  alias, 1 drivers
S_0x196e4b0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li3_li3_input_0_3" "fpga_interconnect" 11 744, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1938510 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1938550 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ba200 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x1937110_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x19371d0_0 .net "dataout", 0 0, L_0x12ba200;  alias, 1 drivers
S_0x196dcb0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li4_li4_input_0_3" "fpga_interconnect" 11 764, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192f700 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192f740 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bf000 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x192ead0_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x192eb90_0 .net "dataout", 0 0, L_0x12bf000;  alias, 1 drivers
S_0x196d4b0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_1" "fpga_interconnect" 11 774, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192f7e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192f820 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12c0710 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x192fb00_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x192fba0_0 .net "dataout", 0 0, L_0x12c0710;  alias, 1 drivers
S_0x196ccb0 .scope module, "routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_3" "fpga_interconnect" 11 759, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192f300 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192f340 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bcd80 .functor BUFZ 1, v0x118eb40_0, C4<0>, C4<0>, C4<0>;
v0x19364b0_0 .net "datain", 0 0, v0x118eb40_0;  alias, 1 drivers
v0x1936550_0 .net "dataout", 0 0, L_0x12bcd80;  alias, 1 drivers
S_0x190a090 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1140$abc$687$li1_li1_input_0_1" "fpga_interconnect" 11 719, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1932360 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19323a0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa3e0 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x19348b0_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x1934980_0 .net "dataout", 0 0, L_0x12aa3e0;  alias, 1 drivers
S_0x1976f80 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1140$abc$687$li2_li2_input_0_1" "fpga_interconnect" 11 734, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1938910 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1938950 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bd8c0 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x19360b0_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x19358b0_0 .net "dataout", 0 0, L_0x12bd8c0;  alias, 1 drivers
S_0x18dfd60 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1140$abc$687$li3_li3_input_0_1" "fpga_interconnect" 11 714, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1935cb0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1935cf0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12a9ff0 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x19350b0_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x1935170_0 .net "dataout", 0 0, L_0x12a9ff0;  alias, 1 drivers
S_0x19a85b0 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1140$abc$687$li4_li4_input_0_1" "fpga_interconnect" 11 729, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19354b0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19354f0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12baee0 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x19344b0_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x1934570_0 .net "dataout", 0 0, L_0x12baee0;  alias, 1 drivers
S_0x19a8250 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_3" "fpga_interconnect" 11 739, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1919950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1919990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bec10 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x1918d50_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x1918df0_0 .net "dataout", 0 0, L_0x12bec10;  alias, 1 drivers
S_0x19a7ef0 .scope module, "routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_1" "fpga_interconnect" 11 724, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19199e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1919a20 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bd500 .functor BUFZ 1, v0x1223370_0, C4<0>, C4<0>, C4<0>;
v0x191ad50_0 .net "datain", 0 0, v0x1223370_0;  alias, 1 drivers
v0x191ae10_0 .net "dataout", 0 0, L_0x12bd500;  alias, 1 drivers
S_0x19a7b90 .scope module, "routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1140$abc$687$li2_li2_input_0_2" "fpga_interconnect" 11 704, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1919150 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1919190 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12a9d10 .functor BUFZ 1, v0x1184af0_0, C4<0>, C4<0>, C4<0>;
v0x191a950_0 .net "datain", 0 0, v0x1184af0_0;  alias, 1 drivers
v0x191a550_0 .net "dataout", 0 0, L_0x12a9d10;  alias, 1 drivers
S_0x19a7830 .scope module, "routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1140$abc$687$li3_li3_input_0_4" "fpga_interconnect" 11 689, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191b150 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191b190 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13c7750 .functor BUFZ 1, v0x1184af0_0, C4<0>, C4<0>, C4<0>;
v0x1919d50_0 .net "datain", 0 0, v0x1184af0_0;  alias, 1 drivers
v0x1919550_0 .net "dataout", 0 0, L_0x13c7750;  alias, 1 drivers
S_0x19a74d0 .scope module, "routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1140$abc$687$li4_li4_input_0_2" "fpga_interconnect" 11 699, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191a150 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191a190 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12979c0 .functor BUFZ 1, v0x1184af0_0, C4<0>, C4<0>, C4<0>;
v0x1930730_0 .net "datain", 0 0, v0x1184af0_0;  alias, 1 drivers
v0x19307f0_0 .net "dataout", 0 0, L_0x12979c0;  alias, 1 drivers
S_0x19a7170 .scope module, "routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_2" "fpga_interconnect" 11 709, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1918950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1918990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa530 .functor BUFZ 1, v0x1184af0_0, C4<0>, C4<0>, C4<0>;
v0x1930b30_0 .net "datain", 0 0, v0x1184af0_0;  alias, 1 drivers
v0x1930bf0_0 .net "dataout", 0 0, L_0x12aa530;  alias, 1 drivers
S_0x19a6e10 .scope module, "routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_2" "fpga_interconnect" 11 694, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1931b60 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1931ba0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1285600 .functor BUFZ 1, v0x1184af0_0, C4<0>, C4<0>, C4<0>;
v0x1930f30_0 .net "datain", 0 0, v0x1184af0_0;  alias, 1 drivers
v0x1930ff0_0 .net "dataout", 0 0, L_0x1285600;  alias, 1 drivers
S_0x19a6ab0 .scope module, "routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1140$abc$687$li3_li3_input_0_0" "fpga_interconnect" 11 804, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1931bf0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1931c30 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12acf70 .functor BUFZ 1, v0x11898f0_0, C4<0>, C4<0>, C4<0>;
v0x1931f60_0 .net "datain", 0 0, v0x11898f0_0;  alias, 1 drivers
v0x192c640_0 .net "dataout", 0 0, L_0x12acf70;  alias, 1 drivers
S_0x19a6750 .scope module, "routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1140$abc$687$li4_li4_input_0_0" "fpga_interconnect" 11 814, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1931760 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19317a0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1302f10 .functor BUFZ 1, v0x11898f0_0, C4<0>, C4<0>, C4<0>;
v0x192d6a0_0 .net "datain", 0 0, v0x11898f0_0;  alias, 1 drivers
v0x192e6d0_0 .net "dataout", 0 0, L_0x1302f10;  alias, 1 drivers
S_0x19a63f0 .scope module, "routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_0" "fpga_interconnect" 11 819, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192ce70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192ceb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1306320 .functor BUFZ 1, v0x11898f0_0, C4<0>, C4<0>, C4<0>;
v0x192daa0_0 .net "datain", 0 0, v0x11898f0_0;  alias, 1 drivers
v0x192db60_0 .net "dataout", 0 0, L_0x1306320;  alias, 1 drivers
S_0x19a6090 .scope module, "routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_0" "fpga_interconnect" 11 809, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192e2d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192e310 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12acc70 .functor BUFZ 1, v0x11898f0_0, C4<0>, C4<0>, C4<0>;
v0x19285e0_0 .net "datain", 0 0, v0x11898f0_0;  alias, 1 drivers
v0x19286a0_0 .net "dataout", 0 0, L_0x12acc70;  alias, 1 drivers
S_0x19a5d30 .scope module, "routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1140$abc$687$li4_li4_input_0_4" "fpga_interconnect" 11 794, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1927db0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1927df0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aaa60 .functor BUFZ 1, v0x11b2c90_0, C4<0>, C4<0>, C4<0>;
v0x19289e0_0 .net "datain", 0 0, v0x11b2c90_0;  alias, 1 drivers
v0x1928a80_0 .net "dataout", 0 0, L_0x12aaa60;  alias, 1 drivers
S_0x19a59d0 .scope module, "routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_4" "fpga_interconnect" 11 799, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1927e40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1927e80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b13f0 .functor BUFZ 1, v0x11b2c90_0, C4<0>, C4<0>, C4<0>;
v0x192a610_0 .net "datain", 0 0, v0x11b2c90_0;  alias, 1 drivers
v0x1929e10_0 .net "dataout", 0 0, L_0x12b13f0;  alias, 1 drivers
S_0x19a5670 .scope module, "routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_4" "fpga_interconnect" 11 789, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1929a10 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1929a50 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa7e0 .functor BUFZ 1, v0x11b2c90_0, C4<0>, C4<0>, C4<0>;
v0x192a210_0 .net "datain", 0 0, v0x11b2c90_0;  alias, 1 drivers
v0x192a2d0_0 .net "dataout", 0 0, L_0x12aa7e0;  alias, 1 drivers
S_0x19a5310 .scope module, "routing_segment_dffre_wait_pll[5]_output_0_0_to_lut_$abc$1140$abc$687$li5_li5_input_0_5" "fpga_interconnect" 11 784, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19291e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1929220 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bc230 .functor BUFZ 1, v0x1204610_0, C4<0>, C4<0>, C4<0>;
v0x192c240_0 .net "datain", 0 0, v0x1204610_0;  alias, 1 drivers
v0x192c310_0 .net "dataout", 0 0, L_0x12bc230;  alias, 1 drivers
S_0x19a4fb0 .scope module, "routing_segment_dffre_wait_pll[5]_output_0_0_to_lut_$abc$1668$new_new_n26___input_0_5" "fpga_interconnect" 11 779, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192b640 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192b680 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ba870 .functor BUFZ 1, v0x1204610_0, C4<0>, C4<0>, C4<0>;
v0x192aa10_0 .net "datain", 0 0, v0x1204610_0;  alias, 1 drivers
v0x192be40_0 .net "dataout", 0 0, L_0x12ba870;  alias, 1 drivers
S_0x19a4c50 .scope module, "routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_1" "fpga_interconnect" 11 889, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192ba40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192ba80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12bc600 .functor BUFZ 1, v0x11add60_0, C4<0>, C4<0>, C4<0>;
v0x1920150_0 .net "datain", 0 0, v0x11add60_0;  alias, 1 drivers
v0x191fd50_0 .net "dataout", 0 0, L_0x12bc600;  alias, 1 drivers
S_0x19a48f0 .scope module, "routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1140$abc$687$li6_li6_input_0_1" "fpga_interconnect" 11 874, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x192b240 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x192b280 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12af450 .functor BUFZ 1, v0x11add60_0, C4<0>, C4<0>, C4<0>;
v0x191f550_0 .net "datain", 0 0, v0x11add60_0;  alias, 1 drivers
v0x191f150_0 .net "dataout", 0 0, L_0x12af450;  alias, 1 drivers
S_0x19a4590 .scope module, "routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1140$abc$687$li7_li7_input_0_1" "fpga_interconnect" 11 879, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191f950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191f990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12af150 .functor BUFZ 1, v0x11add60_0, C4<0>, C4<0>, C4<0>;
v0x191e950_0 .net "datain", 0 0, v0x11add60_0;  alias, 1 drivers
v0x191ea10_0 .net "dataout", 0 0, L_0x12af150;  alias, 1 drivers
S_0x19a4230 .scope module, "routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_1" "fpga_interconnect" 11 869, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191ed50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191ed90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1305320 .functor BUFZ 1, v0x11add60_0, C4<0>, C4<0>, C4<0>;
v0x191e150_0 .net "datain", 0 0, v0x11add60_0;  alias, 1 drivers
v0x191e210_0 .net "dataout", 0 0, L_0x1305320;  alias, 1 drivers
S_0x19a3ed0 .scope module, "routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_ready_buf_input_0_1" "fpga_interconnect" 11 884, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191dd50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191dd90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b8200 .functor BUFZ 1, v0x11add60_0, C4<0>, C4<0>, C4<0>;
v0x1918550_0 .net "datain", 0 0, v0x11add60_0;  alias, 1 drivers
v0x19185f0_0 .net "dataout", 0 0, L_0x12b8200;  alias, 1 drivers
S_0x19a3b70 .scope module, "routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_0" "fpga_interconnect" 11 864, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x191dde0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x191de20 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1303470 .functor BUFZ 1, v0x11c7a10_0, C4<0>, C4<0>, C4<0>;
v0x1917d50_0 .net "datain", 0 0, v0x11c7a10_0;  alias, 1 drivers
v0x1917950_0 .net "dataout", 0 0, L_0x1303470;  alias, 1 drivers
S_0x19ac390 .scope module, "routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1140$abc$687$li7_li7_input_0_0" "fpga_interconnect" 11 854, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1918150 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1918190 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1308c20 .functor BUFZ 1, v0x11c7a10_0, C4<0>, C4<0>, C4<0>;
v0x1917150_0 .net "datain", 0 0, v0x11c7a10_0;  alias, 1 drivers
v0x1916d50_0 .net "dataout", 0 0, L_0x1308c20;  alias, 1 drivers
S_0x19ac030 .scope module, "routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_2" "fpga_interconnect" 11 849, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1917550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1917590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1304b80 .functor BUFZ 1, v0x11c7a10_0, C4<0>, C4<0>, C4<0>;
v0x1916550_0 .net "datain", 0 0, v0x11c7a10_0;  alias, 1 drivers
v0x1916610_0 .net "dataout", 0 0, L_0x1304b80;  alias, 1 drivers
S_0x19abcd0 .scope module, "routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_ready_buf_input_0_0" "fpga_interconnect" 11 859, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1916950 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1916990 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1305020 .functor BUFZ 1, v0x11c7a10_0, C4<0>, C4<0>, C4<0>;
v0x1915d50_0 .net "datain", 0 0, v0x11c7a10_0;  alias, 1 drivers
v0x1915e10_0 .net "dataout", 0 0, L_0x1305020;  alias, 1 drivers
S_0x19aaef0 .scope module, "routing_segment_enable_buf_n_output_0_0_to_lut_enable_buf_input_0_2" "fpga_interconnect" 11 384, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1914d50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1914d90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x151e800 .functor BUFZ 1, L_0x14f2bb0, C4<0>, C4<0>, C4<0>;
v0x1914950_0 .net "datain", 0 0, L_0x14f2bb0;  alias, 1 drivers
v0x1915950_0 .net "dataout", 0 0, L_0x151e800;  alias, 1 drivers
S_0x19a1300 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[0]_clock_0_0" "fpga_interconnect" 11 399, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1914de0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1914e20 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x15299f0 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x1915150_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x1915550_0 .net "dataout", 0 0, L_0x15299f0;  alias, 1 drivers
S_0x197f3b0 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[1]_clock_0_0" "fpga_interconnect" 11 409, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1914a30 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1914a70 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa290 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x1914150_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x1914550_0 .net "dataout", 0 0, L_0x12aa290;  alias, 1 drivers
S_0x1969aa0 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[2]_clock_0_0" "fpga_interconnect" 11 414, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1915230 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1915270 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aa140 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18f36c0_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18f2980_0 .net "dataout", 0 0, L_0x12aa140;  alias, 1 drivers
S_0x1967410 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[3]_clock_0_0" "fpga_interconnect" 11 419, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18e70a0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18e70e0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aadc0 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18eba20_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18ebae0_0 .net "dataout", 0 0, L_0x12aadc0;  alias, 1 drivers
S_0x193da90 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[4]_clock_0_0" "fpga_interconnect" 11 424, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18f2a60 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18f2aa0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12afe60 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18ee0f0_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18ee1b0_0 .net "dataout", 0 0, L_0x12afe60;  alias, 1 drivers
S_0x190c0c0 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[5]_clock_0_0" "fpga_interconnect" 11 434, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18ed980 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18ed9c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ab0f0 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18e00a0_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18e0140_0 .net "dataout", 0 0, L_0x12ab0f0;  alias, 1 drivers
S_0x193b7f0 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[6]_clock_0_0" "fpga_interconnect" 11 429, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18eda10 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18eda50 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b3740 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18e1eb0_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18e1f70_0 .net "dataout", 0 0, L_0x12b3740;  alias, 1 drivers
S_0x1939950 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[7]_clock_0_0" "fpga_interconnect" 11 394, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18e2620 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18e2660 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x15222a0 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x18d7280_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x18d7340_0 .net "dataout", 0 0, L_0x15222a0;  alias, 1 drivers
S_0x19138c0 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[8]_clock_0_0" "fpga_interconnect" 11 389, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18d0d10 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18d0d50 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1526550 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x1974620_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x19746e0_0 .net "dataout", 0 0, L_0x1526550;  alias, 1 drivers
S_0x1913500 .scope module, "routing_segment_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[9]_clock_0_0" "fpga_interconnect" 11 404, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18eb600 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18eb640 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1529fd0 .functor BUFZ 1, L_0x158b860, C4<0>, C4<0>, C4<0>;
v0x195de90_0 .net "datain", 0 0, L_0x158b860;  alias, 1 drivers
v0x195df30_0 .net "dataout", 0 0, L_0x1529fd0;  alias, 1 drivers
S_0x190bd00 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[0]_input_2_0" "fpga_interconnect" 11 934, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x198a5e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x198a620 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1314530 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x18f33c0_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x18f3480_0 .net "dataout", 0 0, L_0x1314530;  alias, 1 drivers
S_0x1913140 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[1]_input_2_0" "fpga_interconnect" 11 944, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18dd820 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18dd860 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1313be0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x18dcf80_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1912d80_0 .net "dataout", 0 0, L_0x1313be0;  alias, 1 drivers
S_0x19129c0 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[2]_input_2_0" "fpga_interconnect" 11 949, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18dd400 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18dd440 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130c450 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x1912e60_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1912600_0 .net "dataout", 0 0, L_0x130c450;  alias, 1 drivers
S_0x1912240 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[3]_input_2_0" "fpga_interconnect" 11 954, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18dd070 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18dd0b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130ad10 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x1911e80_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1911f20_0 .net "dataout", 0 0, L_0x130ad10;  alias, 1 drivers
S_0x1911ac0 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[4]_input_2_0" "fpga_interconnect" 11 959, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1911700 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1911740 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13152b0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x1911340_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1911400_0 .net "dataout", 0 0, L_0x13152b0;  alias, 1 drivers
S_0x1910f80 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[5]_input_2_0" "fpga_interconnect" 11 969, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1911790 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19117d0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12af8b0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x1910bc0_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1910c80_0 .net "dataout", 0 0, L_0x12af8b0;  alias, 1 drivers
S_0x1910800 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[6]_input_2_0" "fpga_interconnect" 11 964, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x190b940 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x190b980 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130bdf0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x1910080_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x1910140_0 .net "dataout", 0 0, L_0x130bdf0;  alias, 1 drivers
S_0x190fcc0 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[7]_input_2_0" "fpga_interconnect" 11 929, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1910440 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1910480 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13130f0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x190f540_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x190f180_0 .net "dataout", 0 0, L_0x13130f0;  alias, 1 drivers
S_0x190edc0 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[8]_input_2_0" "fpga_interconnect" 11 924, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19126e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1912720 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130c780 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x190f290_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x190ea00_0 .net "dataout", 0 0, L_0x130c780;  alias, 1 drivers
S_0x190b580 .scope module, "routing_segment_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_output_0_0_to_dffre_data_i_serdes_reg[9]_input_2_0" "fpga_interconnect" 11 939, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x190f900 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x190f940 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13116c0 .functor BUFZ 1, L_0x19d49d0, C4<0>, C4<0>, C4<0>;
v0x190e640_0 .net "datain", 0 0, L_0x19d49d0;  alias, 1 drivers
v0x190e700_0 .net "dataout", 0 0, L_0x13116c0;  alias, 1 drivers
S_0x190e280 .scope module, "routing_segment_lut_$abc$1140$abc$687$li0_li0_output_0_0_to_dffre_wait_pll[0]_input_0_0" "fpga_interconnect" 11 1019, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x190eb00 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x190eb40 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1156190 .functor BUFZ 1, L_0x19d4040, C4<0>, C4<0>, C4<0>;
v0x190dec0_0 .net "datain", 0 0, L_0x19d4040;  alias, 1 drivers
v0x190dfb0_0 .net "dataout", 0 0, L_0x1156190;  alias, 1 drivers
S_0x1962430 .scope module, "routing_segment_lut_$abc$1140$abc$687$li1_li1_output_0_0_to_dffre_wait_pll[1]_input_0_0" "fpga_interconnect" 11 974, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1963e10 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1963e50 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12f0790 .functor BUFZ 1, L_0x19d3f00, C4<0>, C4<0>, C4<0>;
v0x1960b80_0 .net "datain", 0 0, L_0x19d3f00;  alias, 1 drivers
v0x190db00_0 .net "dataout", 0 0, L_0x12f0790;  alias, 1 drivers
S_0x195f070 .scope module, "routing_segment_lut_$abc$1140$abc$687$li2_li2_output_0_0_to_dffre_wait_pll[2]_input_0_0" "fpga_interconnect" 11 919, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1960a50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1960a90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130bac0 .functor BUFZ 1, L_0x19d4ed0, C4<0>, C4<0>, C4<0>;
v0x190d740_0 .net "datain", 0 0, L_0x19d4ed0;  alias, 1 drivers
v0x190d800_0 .net "dataout", 0 0, L_0x130bac0;  alias, 1 drivers
S_0x195be30 .scope module, "routing_segment_lut_$abc$1140$abc$687$li3_li3_output_0_0_to_dffre_wait_pll[3]_input_0_0" "fpga_interconnect" 11 914, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x190dbc0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x190dc00 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1311300 .functor BUFZ 1, L_0x19d3dc0, C4<0>, C4<0>, C4<0>;
v0x190d380_0 .net "datain", 0 0, L_0x19d3dc0;  alias, 1 drivers
v0x190d470_0 .net "dataout", 0 0, L_0x1311300;  alias, 1 drivers
S_0x19577d0 .scope module, "routing_segment_lut_$abc$1140$abc$687$li4_li4_output_0_0_to_dffre_wait_pll[4]_input_0_0" "fpga_interconnect" 11 904, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19591b0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19591f0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1312240 .functor BUFZ 1, L_0x19d4d90, C4<0>, C4<0>, C4<0>;
v0x19514a0_0 .net "datain", 0 0, L_0x19d4d90;  alias, 1 drivers
v0x190cfc0_0 .net "dataout", 0 0, L_0x1312240;  alias, 1 drivers
S_0x194f990 .scope module, "routing_segment_lut_$abc$1140$abc$687$li5_li5_output_0_0_to_dffre_wait_pll[5]_input_0_0" "fpga_interconnect" 11 909, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1951370 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19513b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130a6b0 .functor BUFZ 1, L_0x19d50a0, C4<0>, C4<0>, C4<0>;
v0x194bf10_0 .net "datain", 0 0, L_0x19d50a0;  alias, 1 drivers
v0x194bfd0_0 .net "dataout", 0 0, L_0x130a6b0;  alias, 1 drivers
S_0x190cc00 .scope module, "routing_segment_lut_$abc$1140$abc$687$li6_li6_output_0_0_to_dffre_wait_pll[6]_input_0_0" "fpga_interconnect" 11 899, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x190d080 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x190d0c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1311e40 .functor BUFZ 1, L_0x19d42c0, C4<0>, C4<0>, C4<0>;
v0x194a370_0 .net "datain", 0 0, L_0x19d42c0;  alias, 1 drivers
v0x1948a80_0 .net "dataout", 0 0, L_0x1311e40;  alias, 1 drivers
S_0x1947040 .scope module, "routing_segment_lut_$abc$1140$abc$687$li7_li7_output_0_0_to_dffre_wait_pll[7]_input_0_0" "fpga_interconnect" 11 894, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x194a240 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x194a280 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x130b460 .functor BUFZ 1, L_0x19d4400, C4<0>, C4<0>, C4<0>;
v0x1946070_0 .net "datain", 0 0, L_0x19d4400;  alias, 1 drivers
v0x1946130_0 .net "dataout", 0 0, L_0x130b460;  alias, 1 drivers
S_0x190c840 .scope module, "routing_segment_lut_$abc$1668$new_new_n26___output_0_0_to_lut_$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y_input_0_4" "fpga_interconnect" 11 844, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1948b40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1948b80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1304550 .functor BUFZ 1, L_0x19d4c50, C4<0>, C4<0>, C4<0>;
v0x1944ea0_0 .net "datain", 0 0, L_0x19d4c50;  alias, 1 drivers
v0x1942a00_0 .net "dataout", 0 0, L_0x1304550;  alias, 1 drivers
S_0x190c480 .scope module, "routing_segment_lut_$abc$1668$new_new_n26___output_0_0_to_lut_$abc$1140$abc$687$li6_li6_input_0_4" "fpga_interconnect" 11 829, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1944d70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1944db0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13096c0 .functor BUFZ 1, L_0x19d4c50, C4<0>, C4<0>, C4<0>;
v0x1940d90_0 .net "datain", 0 0, L_0x19d4c50;  alias, 1 drivers
v0x1940ea0_0 .net "dataout", 0 0, L_0x13096c0;  alias, 1 drivers
S_0x193f6e0 .scope module, "routing_segment_lut_$abc$1668$new_new_n26___output_0_0_to_lut_$abc$1140$abc$687$li7_li7_input_0_4" "fpga_interconnect" 11 834, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1942b00 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1942b40 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1306a50 .functor BUFZ 1, L_0x19d4c50, C4<0>, C4<0>, C4<0>;
v0x1913e10_0 .net "datain", 0 0, L_0x19d4c50;  alias, 1 drivers
v0x1943ab0_0 .net "dataout", 0 0, L_0x1306a50;  alias, 1 drivers
S_0x194e6d0 .scope module, "routing_segment_lut_$abc$1668$new_new_n26___output_0_0_to_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_input_0_4" "fpga_interconnect" 11 824, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1913ce0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1913d20 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1303c40 .functor BUFZ 1, L_0x19d4c50, C4<0>, C4<0>, C4<0>;
v0x1956510_0 .net "datain", 0 0, L_0x19d4c50;  alias, 1 drivers
v0x19565d0_0 .net "dataout", 0 0, L_0x1303c40;  alias, 1 drivers
S_0x195ab70 .scope module, "routing_segment_lut_$abc$1668$new_new_n26___output_0_0_to_lut_ready_buf_input_0_4" "fpga_interconnect" 11 839, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x193eb00 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x193eb40 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1304850 .functor BUFZ 1, L_0x19d4c50, C4<0>, C4<0>, C4<0>;
v0x1941e20_0 .net "datain", 0 0, L_0x19d4c50;  alias, 1 drivers
v0x1941ee0_0 .net "dataout", 0 0, L_0x1304850;  alias, 1 drivers
S_0x194d0c0 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[0]_input_2_0" "fpga_interconnect" 11 989, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x193eb90 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x193ebd0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13031b0 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x194b330_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x194b400_0 .net "dataout", 0 0, L_0x13031b0;  alias, 1 drivers
S_0x193a8a0 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[1]_input_2_0" "fpga_interconnect" 11 984, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19390e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1939120 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1302dc0 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x18cf220_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x18cf310_0 .net "dataout", 0 0, L_0x1302dc0;  alias, 1 drivers
S_0x18e8190 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[2]_input_2_0" "fpga_interconnect" 11 1009, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x193c7d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x193c810 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1155750 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x18da870_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x18da930_0 .net "dataout", 0 0, L_0x1155750;  alias, 1 drivers
S_0x18c6df0 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[3]_input_2_0" "fpga_interconnect" 11 979, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18d9270 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18d92b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1302ae0 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x18ce8d0_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x18ce990_0 .net "dataout", 0 0, L_0x1302ae0;  alias, 1 drivers
S_0x190a410 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[4]_input_2_0" "fpga_interconnect" 11 1004, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19a8c70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19a8cb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1153940 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x19ab940_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x19ab9e0_0 .net "dataout", 0 0, L_0x1153940;  alias, 1 drivers
S_0x19aab60 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[5]_input_2_0" "fpga_interconnect" 11 1014, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19a8d50 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19a8d90 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1155e60 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x1972720_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x19727c0_0 .net "dataout", 0 0, L_0x1155e60;  alias, 1 drivers
S_0x18cfc50 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[6]_input_2_0" "fpga_interconnect" 11 994, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19abaa0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19abae0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1809060 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x1786e00_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x1786ec0_0 .net "dataout", 0 0, L_0x1809060;  alias, 1 drivers
S_0x196c4b0 .scope module, "routing_segment_lut_$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y_output_0_0_to_dffre_wait_pll[7]_input_2_0" "fpga_interconnect" 11 999, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19728a0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x19728e0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x11532e0 .functor BUFZ 1, L_0x19d4180, C4<0>, C4<0>, C4<0>;
v0x18cebe0_0 .net "datain", 0 0, L_0x19d4180;  alias, 1 drivers
v0x18cedb0_0 .net "dataout", 0 0, L_0x11532e0;  alias, 1 drivers
S_0x120e120 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1700_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1700_input_0_0" "fpga_interconnect" 11 444, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18d0ff0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x18d1030 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ab560 .functor BUFZ 1, L_0x195f950, C4<0>, C4<0>, C4<0>;
v0x120e450_0 .net "datain", 0 0, L_0x195f950;  alias, 1 drivers
v0x121bfd0_0 .net "dataout", 0 0, L_0x12ab560;  alias, 1 drivers
S_0x121c0d0 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1701_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1701_input_0_0" "fpga_interconnect" 11 449, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1786fa0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1786fe0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b0590 .functor BUFZ 1, L_0x1231210, C4<0>, C4<0>, C4<0>;
v0x12089b0_0 .net "datain", 0 0, L_0x1231210;  alias, 1 drivers
v0x1208a70_0 .net "dataout", 0 0, L_0x12b0590;  alias, 1 drivers
S_0x1208b70 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1702_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1702_input_0_0" "fpga_interconnect" 11 454, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x121c300 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x121c340 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b3db0 .functor BUFZ 1, L_0x19d56a0, C4<0>, C4<0>, C4<0>;
v0x1211130_0 .net "datain", 0 0, L_0x19d56a0;  alias, 1 drivers
v0x12111f0_0 .net "dataout", 0 0, L_0x12b3db0;  alias, 1 drivers
S_0x12112f0 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1703_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1703_input_0_0" "fpga_interconnect" 11 459, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1208da0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1208de0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12abd00 .functor BUFZ 1, L_0x19d5dc0, C4<0>, C4<0>, C4<0>;
v0x11ef130_0 .net "datain", 0 0, L_0x19d5dc0;  alias, 1 drivers
v0x11ef220_0 .net "dataout", 0 0, L_0x12abd00;  alias, 1 drivers
S_0x11ef320 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1704_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1704_input_0_0" "fpga_interconnect" 11 464, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1211520 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1211560 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ab890 .functor BUFZ 1, L_0x19d5be0, C4<0>, C4<0>, C4<0>;
v0x11eff60_0 .net "datain", 0 0, L_0x19d5be0;  alias, 1 drivers
v0x11f0050_0 .net "dataout", 0 0, L_0x12ab890;  alias, 1 drivers
S_0x1177890 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1705_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1705_input_0_0" "fpga_interconnect" 11 469, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11efdd0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11efe10 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aba00 .functor BUFZ 1, L_0x19d6400, C4<0>, C4<0>, C4<0>;
v0x1177c50_0 .net "datain", 0 0, L_0x19d6400;  alias, 1 drivers
v0x11f0150_0 .net "dataout", 0 0, L_0x12aba00;  alias, 1 drivers
S_0x114d100 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1706_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1706_input_0_0" "fpga_interconnect" 11 474, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1177ac0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1177b00 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b7540 .functor BUFZ 1, L_0x19d6170, C4<0>, C4<0>, C4<0>;
v0x114d4c0_0 .net "datain", 0 0, L_0x19d6170;  alias, 1 drivers
v0x11ed780_0 .net "dataout", 0 0, L_0x12b7540;  alias, 1 drivers
S_0x11ed860 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1707_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1707_input_0_0" "fpga_interconnect" 11 479, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x114d330 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x114d370 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ac030 .functor BUFZ 1, L_0x19d5440, C4<0>, C4<0>, C4<0>;
v0x11ee490_0 .net "datain", 0 0, L_0x19d5440;  alias, 1 drivers
v0x11ee550_0 .net "dataout", 0 0, L_0x12ac030;  alias, 1 drivers
S_0x11ee650 .scope module, "routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1708_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1708_input_0_0" "fpga_interconnect" 11 484, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11eda40 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11eda80 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b0cc0 .functor BUFZ 1, L_0x19d5270, C4<0>, C4<0>, C4<0>;
v0x11e7370_0 .net "datain", 0 0, L_0x19d5270;  alias, 1 drivers
v0x11e7460_0 .net "dataout", 0 0, L_0x12b0cc0;  alias, 1 drivers
S_0x11e7560 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1703_input_0_0" "fpga_interconnect" 11 644, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11ee880 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11ee8c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ae510 .functor BUFZ 1, L_0x19d5d20, C4<0>, C4<0>, C4<0>;
v0x11e89b0_0 .net "datain", 0 0, L_0x19d5d20;  alias, 1 drivers
v0x11e8aa0_0 .net "dataout", 0 0, L_0x12ae510;  alias, 1 drivers
S_0x11ca040 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1704_input_0_0" "fpga_interconnect" 11 649, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11e8820 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11e8860 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b2980 .functor BUFZ 1, L_0x19d5d20, C4<0>, C4<0>, C4<0>;
v0x11ca400_0 .net "datain", 0 0, L_0x19d5d20;  alias, 1 drivers
v0x11e8ba0_0 .net "dataout", 0 0, L_0x12b2980;  alias, 1 drivers
S_0x11e33d0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1705_input_0_0" "fpga_interconnect" 11 659, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11ca270 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11ca2b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ae840 .functor BUFZ 1, L_0x19d5d20, C4<0>, C4<0>, C4<0>;
v0x11e3760_0 .net "datain", 0 0, L_0x19d5d20;  alias, 1 drivers
v0x11e50f0_0 .net "dataout", 0 0, L_0x12ae840;  alias, 1 drivers
S_0x11e5210 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1706_input_0_0" "fpga_interconnect" 11 654, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11e3600 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11e3640 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b5de0 .functor BUFZ 1, L_0x19d5d20, C4<0>, C4<0>, C4<0>;
v0x11f3fe0_0 .net "datain", 0 0, L_0x19d5d20;  alias, 1 drivers
v0x11f4080_0 .net "dataout", 0 0, L_0x12b5de0;  alias, 1 drivers
S_0x11f41a0 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1700_input_0_3" "fpga_interconnect" 11 684, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11f4380 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11f43c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13c7d50 .functor BUFZ 1, L_0x19d5c80, C4<0>, C4<0>, C4<0>;
v0x11c7380_0 .net "datain", 0 0, L_0x19d5c80;  alias, 1 drivers
v0x11c7470_0 .net "dataout", 0 0, L_0x13c7d50;  alias, 1 drivers
S_0x11eb0c0 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1701_input_0_3" "fpga_interconnect" 11 679, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11c71f0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11c7230 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x13c7940 .functor BUFZ 1, L_0x19d5c80, C4<0>, C4<0>, C4<0>;
v0x11eb480_0 .net "datain", 0 0, L_0x19d5c80;  alias, 1 drivers
v0x11c7570_0 .net "dataout", 0 0, L_0x13c7940;  alias, 1 drivers
S_0x11d3130 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1702_input_0_3" "fpga_interconnect" 11 674, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11eb2f0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11eb330 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12aecb0 .functor BUFZ 1, L_0x19d5c80, C4<0>, C4<0>, C4<0>;
v0x11d34c0_0 .net "datain", 0 0, L_0x19d5c80;  alias, 1 drivers
v0x11f8e30_0 .net "dataout", 0 0, L_0x12aecb0;  alias, 1 drivers
S_0x11f8f50 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1707_input_0_1" "fpga_interconnect" 11 669, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11d3360 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11d33a0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b7210 .functor BUFZ 1, L_0x19d5c80, C4<0>, C4<0>, C4<0>;
v0x11fac20_0 .net "datain", 0 0, L_0x19d5c80;  alias, 1 drivers
v0x11facc0_0 .net "dataout", 0 0, L_0x12b7210;  alias, 1 drivers
S_0x11fade0 .scope module, "routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1708_input_0_1" "fpga_interconnect" 11 664, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11faf70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11fafb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ae9b0 .functor BUFZ 1, L_0x19d5c80, C4<0>, C4<0>, C4<0>;
v0x11fd080_0 .net "datain", 0 0, L_0x19d5c80;  alias, 1 drivers
v0x11fd140_0 .net "dataout", 0 0, L_0x12ae9b0;  alias, 1 drivers
S_0x11fd260 .scope module, "routing_segment_lut_enable_buf_output_0_0_to_enable_buf_input_0_0" "fpga_interconnect" 11 539, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11fcf70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11fcfb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x15259d0 .functor BUFZ 1, L_0x19d4b10, C4<0>, C4<0>, C4<0>;
v0x1201600_0 .net "datain", 0 0, L_0x19d4b10;  alias, 1 drivers
v0x12016f0_0 .net "dataout", 0 0, L_0x15259d0;  alias, 1 drivers
S_0x11ad400 .scope module, "routing_segment_lut_ready_buf_output_0_0_to_ready_buf_input_0_0" "fpga_interconnect" 11 544, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x12014d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1201510 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1529340 .functor BUFZ 1, L_0x19d4890, C4<0>, C4<0>, C4<0>;
v0x11ad7c0_0 .net "datain", 0 0, L_0x19d4890;  alias, 1 drivers
v0x12017f0_0 .net "dataout", 0 0, L_0x1529340;  alias, 1 drivers
S_0x11b24f0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[0]_input_1_0" "fpga_interconnect" 11 599, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11ad630 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11ad670 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ada40 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11b2860_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x121a580_0 .net "dataout", 0 0, L_0x12ada40;  alias, 1 drivers
S_0x121a670 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[1]_input_1_0" "fpga_interconnect" 11 609, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11b26d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11b2710 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b5770 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x121e270_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x121e380_0 .net "dataout", 0 0, L_0x12b5770;  alias, 1 drivers
S_0x121e460 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[2]_input_1_0" "fpga_interconnect" 11 614, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x121a8a0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x121a8e0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ae1e0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x1184200_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11842c0_0 .net "dataout", 0 0, L_0x12ae1e0;  alias, 1 drivers
S_0x11f0a70 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[3]_input_1_0" "fpga_interconnect" 11 619, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1184070 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11840b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12add70 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11f0e00_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11843f0_0 .net "dataout", 0 0, L_0x12add70;  alias, 1 drivers
S_0x1189150 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[4]_input_1_0" "fpga_interconnect" 11 624, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11892e0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1189320 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12adee0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x1171ad0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x1171b70_0 .net "dataout", 0 0, L_0x12adee0;  alias, 1 drivers
S_0x1171ca0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[5]_input_1_0" "fpga_interconnect" 11 634, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11893c0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1189400 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12af5c0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11ea8e0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11ea9a0_0 .net "dataout", 0 0, L_0x12af5c0;  alias, 1 drivers
S_0x1222500 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[6]_input_1_0" "fpga_interconnect" 11 629, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11ea780 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11ea7c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b7ba0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x12228c0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11eaab0_0 .net "dataout", 0 0, L_0x12b7ba0;  alias, 1 drivers
S_0x1264650 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[7]_input_1_0" "fpga_interconnect" 11 594, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1222730 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1222770 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b6ee0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x12649e0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x118e340_0 .net "dataout", 0 0, L_0x12b6ee0;  alias, 1 drivers
S_0x118e450 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[8]_input_1_0" "fpga_interconnect" 11 589, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11f0ca0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11f0ce0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ad740 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x1260e90_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x1260f50_0 .net "dataout", 0 0, L_0x12ad740;  alias, 1 drivers
S_0x1261050 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[9]_input_1_0" "fpga_interconnect" 11 604, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1264880 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x12648c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b2250 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x1190aa0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x1190b60_0 .net "dataout", 0 0, L_0x12b2250;  alias, 1 drivers
S_0x1190c40 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[0]_input_1_0" "fpga_interconnect" 11 559, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1261280 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x12612c0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x152e880 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11eba00_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11ebaa0_0 .net "dataout", 0 0, L_0x152e880;  alias, 1 drivers
S_0x11ebbd0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[1]_input_1_0" "fpga_interconnect" 11 554, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1190e70 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1190eb0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x152e310 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11746b0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x1174770_0 .net "dataout", 0 0, L_0x152e310;  alias, 1 drivers
S_0x1181800 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[2]_input_1_0" "fpga_interconnect" 11 579, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1174550 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1174590 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b5100 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x1181bc0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x1174880_0 .net "dataout", 0 0, L_0x12b5100;  alias, 1 drivers
S_0x11e9dc0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[3]_input_1_0" "fpga_interconnect" 11 549, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1181a30 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x1181a70 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x1525d30 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11ea150_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11c0d20_0 .net "dataout", 0 0, L_0x1525d30;  alias, 1 drivers
S_0x11c0e30 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[4]_input_1_0" "fpga_interconnect" 11 574, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11e9ff0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11ea030 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b1b20 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11bef00_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11befc0_0 .net "dataout", 0 0, L_0x12b1b20;  alias, 1 drivers
S_0x11bf0f0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[5]_input_1_0" "fpga_interconnect" 11 584, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11c1010 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11c1050 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ad5d0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11c36d0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11c3790_0 .net "dataout", 0 0, L_0x12ad5d0;  alias, 1 drivers
S_0x117ef10 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[6]_input_1_0" "fpga_interconnect" 11 564, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11c3570 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11c35b0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12b7870 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x117f2d0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x11c38a0_0 .net "dataout", 0 0, L_0x12b7870;  alias, 1 drivers
S_0x11d54a0 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[7]_input_1_0" "fpga_interconnect" 11 569, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x117f140 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x117f180 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ad2a0 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x11d5860_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x119b400_0 .net "dataout", 0 0, L_0x12ad2a0;  alias, 1 drivers
S_0x119b530 .scope module, "routing_segment_lut_reset_buf_n_output_0_0_to_reset_buf_n_input_0_0" "fpga_interconnect" 11 639, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x11d56d0 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x11d5710 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12af700 .functor BUFZ 1, L_0x19d4540, C4<0>, C4<0>, C4<0>;
v0x123cdc0_0 .net "datain", 0 0, L_0x19d4540;  alias, 1 drivers
v0x123ce80_0 .net "dataout", 0 0, L_0x12af700;  alias, 1 drivers
S_0x123cfa0 .scope module, "routing_segment_reset_buf_output_0_0_to_lut_reset_buf_n_input_0_2" "fpga_interconnect" 11 439, 13 244 0, S_0x1932760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x119b760 .param/l "T1" 0 13 254, +C4<00000000000000000000000000000011>;
P_0x119b7a0 .param/l "T2" 0 13 255, +C4<00000000000000000000000000000010>;
L_0x12ab260 .functor BUFZ 1, L_0x158ba80, C4<0>, C4<0>, C4<0>;
v0x124ac70_0 .net "datain", 0 0, L_0x158ba80;  alias, 1 drivers
v0x124ad50_0 .net "dataout", 0 0, L_0x12ab260;  alias, 1 drivers
S_0x158ae40 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.clk_i_buffer0" "I_BUF" 10 247, 5 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x158b020 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
v0x151bb30_0 .net "EN", 0 0, L_0x123f9a0;  alias, 1 drivers
v0x151bbd0_0 .net8 "I", 0 0, RS_0x7d750b364128;  alias, 2 drivers, strength-aware
v0x151bc70_0 .net "O", 0 0, L_0x19d65d0;  alias, 1 drivers
L_0x7d750b30fc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x151bd10_0 .net/2u *"_ivl_0", 0 0, L_0x7d750b30fc38;  1 drivers
L_0x19d65d0 .functor MUXZ 1, L_0x7d750b30fc38, RS_0x7d750b364128, L_0x123f9a0, C4<>;
S_0x151b9a0 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x158ae40;
 .timescale -9 -12;
S_0x14ecee0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.clock_buffer" "CLK_BUF" 10 254, 6 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x115f740 .functor BUFZ 1, L_0x19d65d0, C4<0>, C4<0>, C4<0>;
v0x14ed070_0 .net "I", 0 0, L_0x19d65d0;  alias, 1 drivers
v0x14ed110_0 .net "O", 0 0, L_0x115f740;  alias, 1 drivers
S_0x14ed1b0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.data_i_buffer0" "I_BUF" 10 262, 5 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x13e1c20 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
v0x1363c50_0 .net "EN", 0 0, L_0x12419e0;  alias, 1 drivers
v0x1363cf0_0 .net8 "I", 0 0, RS_0x7d750b364308;  alias, 2 drivers, strength-aware
v0x1363d90_0 .net "O", 0 0, L_0x19d6700;  alias, 1 drivers
L_0x7d750b30fc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1363e30_0 .net/2u *"_ivl_0", 0 0, L_0x7d750b30fc80;  1 drivers
L_0x19d6700 .functor MUXZ 1, L_0x7d750b30fc80, RS_0x7d750b364308, L_0x12419e0, C4<>;
S_0x1363ac0 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x14ed1b0;
 .timescale -9 -12;
S_0x13a2670 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.data_o_buffer0" "O_BUF" 10 269, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1157fd0 .functor BUFZ 1, L_0x11bfbd0, C4<0>, C4<0>, C4<0>;
v0x13a2850_0 .net "I", 0 0, L_0x11bfbd0;  alias, 1 drivers
v0x13a28f0_0 .net "O", 0 0, L_0x1157fd0;  alias, 1 drivers
S_0x167aa30 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.enable_buffer0" "I_BUF" 10 277, 5 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x167abc0 .param/str "WEAK_KEEPER" 0 5 11, "PULLUP";
v0x167adf0_0 .net "EN", 0 0, L_0x1241df0;  alias, 1 drivers
v0x13a2990_0 .net8 "I", 0 0, RS_0x7d750b364518;  alias, 2 drivers, strength-aware
v0x13a2a30_0 .net "O", 0 0, L_0x19d67a0;  alias, 1 drivers
L_0x7d750b30fcc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16849b0_0 .net/2u *"_ivl_0", 0 0, L_0x7d750b30fcc8;  1 drivers
L_0x19d67a0 .functor MUXZ 1, L_0x7d750b30fcc8, RS_0x7d750b364518, L_0x1241df0, C4<>;
S_0x167ac60 .scope generate, "add_pullup" "add_pullup" 5 18, 5 18 0, S_0x167aa30;
 .timescale -9 -12;
S_0x1684a50 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[0].data_o_buffer0" "O_BUF" 10 284, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1161a80 .functor BUFZ 1, L_0x12405a0, C4<0>, C4<0>, C4<0>;
v0x1684be0_0 .net "I", 0 0, L_0x12405a0;  alias, 1 drivers
v0x1684c80_0 .net "O", 0 0, L_0x1161a80;  1 drivers
S_0x1518960 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[1].data_o_buffer0" "O_BUF" 10 290, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11bc070 .functor BUFZ 1, L_0x1240d80, C4<0>, C4<0>, C4<0>;
v0x1684d20_0 .net "I", 0 0, L_0x1240d80;  alias, 1 drivers
v0x1518af0_0 .net "O", 0 0, L_0x11bc070;  1 drivers
S_0x1518c10 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[2].data_o_buffer0" "O_BUF" 10 296, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11bc6d0 .functor BUFZ 1, L_0x12401b0, C4<0>, C4<0>, C4<0>;
v0x13995e0_0 .net "I", 0 0, L_0x12401b0;  alias, 1 drivers
v0x13996c0_0 .net "O", 0 0, L_0x11bc6d0;  1 drivers
S_0x13997e0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[3].data_o_buffer0" "O_BUF" 10 302, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x114a150 .functor BUFZ 1, L_0x1240990, C4<0>, C4<0>, C4<0>;
v0x1399970_0 .net "I", 0 0, L_0x1240990;  alias, 1 drivers
v0x145e510_0 .net "O", 0 0, L_0x114a150;  1 drivers
S_0x145e630 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[4].data_o_buffer0" "O_BUF" 10 308, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11cfea0 .functor BUFZ 1, L_0x123f5b0, C4<0>, C4<0>, C4<0>;
v0x145e7c0_0 .net "I", 0 0, L_0x123f5b0;  alias, 1 drivers
v0x145e8a0_0 .net "O", 0 0, L_0x11cfea0;  1 drivers
S_0x13d47b0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[5].data_o_buffer0" "O_BUF" 10 314, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11d0670 .functor BUFZ 1, L_0x123fd90, C4<0>, C4<0>, C4<0>;
v0x13d4940_0 .net "I", 0 0, L_0x123fd90;  alias, 1 drivers
v0x13d4a20_0 .net "O", 0 0, L_0x11d0670;  1 drivers
S_0x14788d0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[6].data_o_buffer0" "O_BUF" 10 320, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11d0cd0 .functor BUFZ 1, L_0x1238110, C4<0>, C4<0>, C4<0>;
v0x13d4b40_0 .net "I", 0 0, L_0x1238110;  alias, 1 drivers
v0x1478a60_0 .net "O", 0 0, L_0x11d0cd0;  1 drivers
S_0x1478b80 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[7].data_o_buffer0" "O_BUF" 10 326, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x11d0f00 .functor BUFZ 1, L_0x117fcf0, C4<0>, C4<0>, C4<0>;
v0x1353560_0 .net "I", 0 0, L_0x117fcf0;  alias, 1 drivers
v0x1353640_0 .net "O", 0 0, L_0x11d0f00;  1 drivers
S_0x1353760 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[8].data_o_buffer0" "O_BUF" 10 332, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1262d60 .functor BUFZ 1, L_0x11c2190, C4<0>, C4<0>, C4<0>;
v0x13538f0_0 .net "I", 0 0, L_0x11c2190;  alias, 1 drivers
v0x1354970_0 .net "O", 0 0, L_0x1262d60;  1 drivers
S_0x1354a90 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.genblk1[9].data_o_buffer0" "O_BUF" 10 338, 7 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1263090 .functor BUFZ 1, L_0x11800d0, C4<0>, C4<0>, C4<0>;
v0x1354c20_0 .net "I", 0 0, L_0x11800d0;  alias, 1 drivers
v0x1354d00_0 .net "O", 0 0, L_0x1263090;  1 drivers
S_0x1358d30 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.input_data_delay" "I_DELAY" 10 344, 8 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "DLY_LOAD";
    .port_info 2 /INPUT 1 "DLY_ADJ";
    .port_info 3 /INPUT 1 "DLY_INCDEC";
    .port_info 4 /OUTPUT 6 "DLY_TAP_VALUE";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "O";
P_0x1358fd0 .param/l "DELAY" 0 8 11, +C4<00000000000000000000000000000000>;
L_0x1217cf0 .functor AND 1, v0x13576c0_0, L_0x19d68e0, C4<1>, C4<1>;
L_0x1218a80 .functor AND 1, v0x1355f70_0, L_0x19d6980, C4<1>, C4<1>;
L_0x114bba0 .functor BUFZ 6, v0x1357900_0, C4<000000>, C4<000000>, C4<000000>;
L_0x11c9280/d .functor BUFZ 1, L_0x19d6700, C4<0>, C4<0>, C4<0>;
L_0x11c9280 .delay 1 L_0x11c9280/d, L_0x19d6b60, L_0x19d6b60, L_0x19d6b60;
v0x135a4d0_0 .net "CLK_IN", 0 0, L_0x115f740;  alias, 1 drivers
v0x135a590_0 .net "DLY_ADJ", 0 0, L_0x123e1a0;  alias, 1 drivers
v0x135a630_0 .net "DLY_INCDEC", 0 0, L_0x123ea10;  alias, 1 drivers
v0x135a6d0_0 .net "DLY_LOAD", 0 0, L_0x123dde0;  alias, 1 drivers
v0x135a790_0 .net "DLY_TAP_VALUE", 5 0, L_0x114bba0;  1 drivers
v0x135a870_0 .net "I", 0 0, L_0x19d6700;  alias, 1 drivers
v0x135db30_0 .net "O", 0 0, L_0x11c9280;  alias, 1 drivers
v0x135dbd0_0 .net *"_ivl_1", 0 0, L_0x19d68e0;  1 drivers
L_0x7d750b30fd10 .functor BUFT 1, Cr<m7800000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x135dc90_0 .net/real *"_ivl_10", 0 0, L_0x7d750b30fd10;  1 drivers
L_0x7d750b30fd58 .functor BUFT 1, Cr<m563d70a3d70a3c00gfc6>, C4<0>, C4<0>, C4<0>;
v0x135dd50_0 .net/real *"_ivl_12", 0 0, L_0x7d750b30fd58;  1 drivers
v0x135de10_0 .net/real *"_ivl_14", 0 0, L_0x19d6a20;  1 drivers
v0x135ded0_0 .net/real *"_ivl_17", 0 0, L_0x19d6ac0;  1 drivers
v0x1355dd0_0 .net/real *"_ivl_18", 0 0, L_0x19d6b60;  1 drivers
v0x1355eb0_0 .net *"_ivl_5", 0 0, L_0x19d6980;  1 drivers
v0x1355f70_0 .var "dly_adj_0", 0 0;
v0x1356030_0 .var "dly_adj_1", 0 0;
v0x13560f0_0 .net "dly_adj_p", 0 0, L_0x1218a80;  1 drivers
v0x13576c0_0 .var "dly_ld_0", 0 0;
v0x1357780_0 .var "dly_ld_1", 0 0;
v0x1357840_0 .net "dly_ld_p", 0 0, L_0x1217cf0;  1 drivers
v0x1357900_0 .var "dly_tap_val", 5 0;
E_0x12624c0 .event posedge, v0x14ed110_0;
L_0x19d68e0 .reduce/nor v0x1357780_0;
L_0x19d6980 .reduce/nor v0x1356030_0;
L_0x19d6a20 .cast/real v0x1357900_0;
L_0x19d6ac0 .arith/mult.r 1, L_0x7d750b30fd58, L_0x19d6a20;
L_0x19d6b60 .arith/sum.r 1, L_0x7d750b30fd10, L_0x19d6ac0;
S_0x135bc70 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.input_data_serdes" "I_SERDES" 10 357, 9 247 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "RX_RST";
    .port_info 2 /INPUT 1 "BITSLIP_ADJ";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "CLK_IN";
    .port_info 5 /OUTPUT 1 "CLK_OUT";
    .port_info 6 /OUTPUT 10 "Q";
    .port_info 7 /OUTPUT 1 "DATA_VALID";
    .port_info 8 /OUTPUT 1 "DPA_LOCK";
    .port_info 9 /OUTPUT 1 "DPA_ERROR";
    .port_info 10 /INPUT 1 "PLL_LOCK";
    .port_info 11 /INPUT 1 "PLL_CLK";
P_0x135be00 .param/str "DATA_RATE" 0 9 248, "SDR";
P_0x135be40 .param/str "DPA_MODE" 0 9 250, "NONE";
P_0x135be80 .param/l "WIDTH" 0 9 249, +C4<00000000000000000000000000001010>;
L_0x11c9800 .functor BUFZ 1, v0x1674350_0, C4<0>, C4<0>, C4<0>;
L_0x1232be0 .functor BUFZ 1, L_0x11c9280, C4<0>, C4<0>, C4<0>;
L_0x1232aa0 .functor BUFZ 1, L_0x115f740, C4<0>, C4<0>, C4<0>;
L_0x122fa70 .functor AND 1, v0x13cab20_0, L_0x19d7660, C4<1>, C4<1>;
L_0x124edf0 .functor AND 1, L_0x19d7ca0, v0x157e480_0, C4<1>, C4<1>;
v0x161cdc0_0 .net "BITSLIP_ADJ", 0 0, L_0x123dfc0;  alias, 1 drivers
v0x161cea0_0 .net "CLK_IN", 0 0, L_0x1250880;  alias, 1 drivers
v0x161cf60_0 .net "CLK_OUT", 0 0, v0x1584870_0;  alias, 1 drivers
v0x161d030_0 .net "D", 0 0, L_0x11c9280;  alias, 1 drivers
v0x161d100_0 .net "DATA_VALID", 0 0, L_0x19d7f10;  alias, 1 drivers
o0x7d750b3668b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x161d1a0_0 .net "DPA_ERROR", 0 0, o0x7d750b3668b8;  0 drivers
v0x158d140_0 .net "DPA_LOCK", 0 0, L_0x11c9800;  1 drivers
v0x158d200_0 .net "EN", 0 0, L_0x11c42d0;  alias, 1 drivers
v0x158d2c0_0 .net "PLL_CLK", 0 0, L_0x115f740;  alias, 1 drivers
v0x158d360_0 .net "PLL_LOCK", 0 0, L_0x1251310;  alias, 1 drivers
v0x158d420_0 .net "Q", 9 0, v0x160f4c0_0;  1 drivers
v0x158d4e0_0 .net "RX_RST", 0 0, L_0x11c1e60;  alias, 1 drivers
L_0x7d750b30fe30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c5960_0 .net/2u *"_ivl_16", 0 0, L_0x7d750b30fe30;  1 drivers
v0x13c5a20_0 .net *"_ivl_23", 0 0, L_0x19d7660;  1 drivers
v0x13c5ae0_0 .net *"_ivl_29", 0 0, L_0x19d7ca0;  1 drivers
v0x13c5ba0_0 .var "bit_shifter", 9 0;
v0x13c5c80_0 .var "bitslip_adj_0", 0 0;
v0x13cab20_0 .var "bitslip_adj_1", 0 0;
v0x13cabe0_0 .net "bitslip_adj_pulse", 0 0, L_0x122fa70;  1 drivers
v0x13caca0_0 .var "bitslip_counter", 3 0;
v0x13cad80_0 .net "bitslip_des_clk", 0 0, L_0x1232aa0;  1 drivers
v0x13c5d20_0 .net "bitslip_din", 0 0, L_0x19d7530;  1 drivers
v0x1562de0_0 .net "bitslip_din_mux", 0 0, L_0x1232be0;  1 drivers
v0x1562ea0_0 .var "bitslip_dout", 0 0;
v0x1562f60_0 .var "bitslip_shifter_out", 0 0;
v0x1563020_0 .var "cdr_clk", 0 0;
v0x15630c0_0 .var "cdr_core_clk", 0 0;
v0x1563180_0 .var "cdr_core_clk_count", 3 0;
v0x1265770_0 .var "cdr_pll_lock_count", 8 0;
v0x1265850_0 .var "cdr_word_load_en", 0 0;
v0x1265910_0 .var "clk0_data_comp", 3 0;
v0x12659f0_0 .var "clk0_data_count", 4 0;
v0x1265ad0_0 .var "clk0_data_reg", 3 0;
v0x13f59e0_0 .var "clk0_reg_data_count", 1 0;
v0x13f5ac0_0 .var "clk180_data_comp", 3 0;
v0x13f5ba0_0 .var "clk180_data_count", 4 0;
v0x13f5c80_0 .var "clk180_data_reg", 3 0;
v0x13f5d60_0 .var "clk180_reg_data_count", 1 0;
v0x14b6ab0_0 .var "clk270_data_comp", 3 0;
v0x14b6b70_0 .var "clk270_data_count", 4 0;
v0x14b6c50_0 .var "clk270_data_reg", 3 0;
v0x14b6d30_0 .var "clk270_reg_data_count", 1 0;
v0x14b6e10_0 .var "clk90_data_comp", 3 0;
v0x132c890_0 .var "clk90_data_count", 4 0;
v0x132c970_0 .var "clk90_data_reg", 3 0;
v0x132ca50_0 .var "clk90_reg_data_count", 1 0;
v0x132cb30_0 .var "clk_0", 0 0;
v0x132cbf0_0 .var "clk_180", 0 0;
v0x1584570_0 .var "clk_270", 0 0;
v0x1584630_0 .var "clk_90", 0 0;
v0x15846f0_0 .var/real "clk_period", 0 0;
v0x15847b0_0 .var "clk_start", 0 0;
v0x1584870_0 .var "core_clk", 0 0;
v0x1584930_0 .var "core_clk_count", 3 0;
v0x146eee0_0 .net "des_fifo_empty", 0 0, v0x163e7e0_0;  1 drivers
v0x146ef80_0 .net "des_fifo_full", 0 0, L_0x19d7a20;  1 drivers
v0x146f020_0 .var "des_parallel_reg", 9 0;
v0x146f0c0_0 .var "des_shifter", 9 0;
v0x146f160_0 .net "des_word_load_en", 0 0, v0x157e480_0;  1 drivers
v0x146f220_0 .var "dpa_dout", 0 0;
v0x146f2c0_0 .net "dpa_fifo_dout", 0 0, v0x135fe00_0;  1 drivers
v0x1674210_0 .net "dpa_fifo_empty", 0 0, v0x13c86f0_0;  1 drivers
v0x16742b0_0 .net "dpa_fifo_full", 0 0, L_0x19d6fb0;  1 drivers
v0x1674350_0 .var "dpa_lock", 0 0;
v0x16743f0_0 .var/real "end_point", 0 0;
v0x1674490_0 .var/real "period_quarter", 0 0;
v0x1674550_0 .var "pll_lock_count", 8 0;
v0x157e3c0_0 .var/real "start_point", 0 0;
v0x157e480_0 .var "word_load_en", 0 0;
E_0x18090e0/0 .event negedge, v0x158d4e0_0;
E_0x18090e0/1 .event posedge, v0x1651cb0_0;
E_0x18090e0 .event/or E_0x18090e0/0, E_0x18090e0/1;
E_0x135df70 .event anyedge, v0x13caca0_0, v0x13c5ba0_0;
E_0x1456800/0 .event negedge, v0x158d4e0_0;
E_0x1456800/1 .event posedge, v0x14ad490_0;
E_0x1456800 .event/or E_0x1456800/0, E_0x1456800/1;
E_0x1456860/0 .event negedge, v0x158d4e0_0;
E_0x1456860/1 .event posedge, v0x14ed110_0;
E_0x1456860 .event/or E_0x1456860/0, E_0x1456860/1;
E_0x14568c0/0 .event anyedge, v0x12659f0_0, v0x132cb30_0, v0x132c890_0, v0x1584630_0;
E_0x14568c0/1 .event anyedge, v0x13f5ba0_0, v0x132cbf0_0, v0x14b6b70_0, v0x1584570_0;
E_0x14568c0/2 .event anyedge, v0x135db30_0;
E_0x14568c0 .event/or E_0x14568c0/0, E_0x14568c0/1, E_0x14568c0/2;
E_0x1456950/0 .event negedge, v0x158d4e0_0;
E_0x1456950/1 .event posedge, v0x1584570_0;
E_0x1456950 .event/or E_0x1456950/0, E_0x1456950/1;
E_0x14569f0/0 .event negedge, v0x158d4e0_0;
E_0x14569f0/1 .event posedge, v0x132cbf0_0;
E_0x14569f0 .event/or E_0x14569f0/0, E_0x14569f0/1;
E_0x1456a50/0 .event negedge, v0x158d4e0_0;
E_0x1456a50/1 .event posedge, v0x1584630_0;
E_0x1456a50 .event/or E_0x1456a50/0, E_0x1456a50/1;
E_0x1456990/0 .event negedge, v0x158d4e0_0;
E_0x1456990/1 .event posedge, v0x132cb30_0;
E_0x1456990 .event/or E_0x1456990/0, E_0x1456990/1;
E_0x136f7f0/0 .event negedge, v0x132cbf0_0;
E_0x136f7f0/1 .event posedge, v0x132cbf0_0;
E_0x136f7f0 .event/or E_0x136f7f0/0, E_0x136f7f0/1;
E_0x136f830/0 .event negedge, v0x132cb30_0;
E_0x136f830/1 .event posedge, v0x132cb30_0;
E_0x136f830 .event/or E_0x136f830/0, E_0x136f830/1;
E_0x1381b80/0 .event negedge, v0x14ed110_0;
E_0x1381b80/1 .event posedge, v0x14ed110_0;
E_0x1381b80 .event/or E_0x1381b80/0, E_0x1381b80/1;
L_0x19d7190 .reduce/nor L_0x11c1e60;
L_0x19d7230 .reduce/nor L_0x19d6fb0;
L_0x19d7360 .reduce/nor L_0x11c1e60;
L_0x19d7400 .reduce/nor v0x13c86f0_0;
L_0x19d7530 .functor MUXZ 1, L_0x7d750b30fe30, L_0x1232be0, L_0x11c42d0, C4<>;
L_0x19d7660 .reduce/nor v0x13c5c80_0;
L_0x19d7c00 .reduce/nor L_0x11c1e60;
L_0x19d7ca0 .reduce/nor L_0x19d7a20;
L_0x19d7dd0 .reduce/nor L_0x11c1e60;
L_0x19d7e70 .reduce/nor v0x163e7e0_0;
L_0x19d7f10 .reduce/nor v0x163e7e0_0;
S_0x13a08a0 .scope module, "afifo_dpa" "afifo" 9 621, 9 135 1, S_0x135bc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 1 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x13a0a30 .param/l "ADDRSIZE" 0 9 137, +C4<00000000000000000000000000000100>;
P_0x13a0a70 .param/l "DATASIZE" 0 9 140, +C4<00000000000000000000000000000001>;
P_0x13a0ab0 .param/l "MEM_TYPE" 0 9 145, +C4<00000000000000000000000000000000>;
P_0x13a0af0 .param/l "SYNC_STAGES" 0 9 143, +C4<00000000000000000000000000000010>;
L_0x11b7d90 .functor NOT 2, L_0x19d6dd0, C4<00>, C4<00>, C4<00>;
L_0x12376f0 .functor OR 1, v0x13c86f0_0, L_0x19d7400, C4<0>, C4<0>;
L_0x1235660 .functor AND 1, L_0x19d7230, L_0x19d70f0, C4<1>, C4<1>;
L_0x7d750b30fda0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14aa450_0 .net/2u *"_ivl_0", 4 0, L_0x7d750b30fda0;  1 drivers
v0x14aa550_0 .net *"_ivl_10", 1 0, L_0x11b7d90;  1 drivers
v0x1559250_0 .net *"_ivl_13", 2 0, L_0x19d6e70;  1 drivers
v0x1559310_0 .net *"_ivl_14", 4 0, L_0x19d6f10;  1 drivers
v0x15593f0_0 .net *"_ivl_23", 0 0, L_0x19d70f0;  1 drivers
L_0x7d750b30fde8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15594b0_0 .net/2u *"_ivl_4", 4 0, L_0x7d750b30fde8;  1 drivers
v0x1559590_0 .net *"_ivl_9", 1 0, L_0x19d6dd0;  1 drivers
v0x13da580_0 .net "next_rd_addr", 4 0, L_0x19d6d30;  1 drivers
v0x13da660_0 .net "next_wr_addr", 4 0, L_0x19d6c90;  1 drivers
v0x13da740_0 .net "rclk", 0 0, L_0x115f740;  alias, 1 drivers
v0x13da7e0_0 .net "rd", 0 0, L_0x19d7400;  1 drivers
v0x13da8a0_0 .var "rd_addr", 4 0;
v0x13da960_0 .net "rd_data", 0 0, v0x135fe00_0;  alias, 1 drivers
v0x13c86f0_0 .var "rd_empty", 0 0;
v0x13c87b0_0 .net "rd_reset", 0 0, L_0x19d7360;  1 drivers
v0x155ced0_1 .array/port v0x155ced0, 1;
v0x13c8850_0 .net "rd_wgray", 4 0, v0x155ced0_1;  1 drivers
v0x13c88f0_0 .net "read_empty", 0 0, L_0x19d7050;  1 drivers
v0x13c8aa0_0 .net "ren", 0 0, L_0x12376f0;  1 drivers
v0x14b0da0_0 .var "rgray", 4 0;
v0x14b0e40_0 .net "wclk", 0 0, v0x1563020_0;  1 drivers
v0x14b0ee0_0 .var "wgray", 4 0;
v0x14b0f80_0 .net "wr", 0 0, L_0x19d7230;  1 drivers
v0x14b1020_0 .var "wr_addr", 4 0;
v0x14b10e0_0 .net "wr_data", 0 0, v0x146f220_0;  1 drivers
v0x14b1180_0 .net "wr_full", 0 0, L_0x19d6fb0;  alias, 1 drivers
v0x1569a00_0 .net "wr_reset", 0 0, L_0x19d7190;  1 drivers
v0x14aa230_1 .array/port v0x14aa230, 1;
v0x1569aa0_0 .net "wr_rgray", 4 0, v0x14aa230_1;  1 drivers
L_0x19d6c90 .arith/sum 5, v0x14b1020_0, L_0x7d750b30fda0;
L_0x19d6d30 .arith/sum 5, v0x13da8a0_0, L_0x7d750b30fde8;
L_0x19d6dd0 .part v0x14b0ee0_0, 3, 2;
L_0x19d6e70 .part v0x14b0ee0_0, 0, 3;
L_0x19d6f10 .concat [ 3 2 0 0], L_0x19d6e70, L_0x11b7d90;
L_0x19d6fb0 .cmp/eq 5, v0x14aa230_1, L_0x19d6f10;
L_0x19d7050 .cmp/eq 5, v0x155ced0_1, v0x14b0da0_0;
L_0x19d70f0 .reduce/nor L_0x19d6fb0;
S_0x135fa60 .scope module, "dual_port_ram" "dual_port_ram" 9 235, 9 81 1, S_0x13a08a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wdata";
    .port_info 6 /INPUT 5 "waddr";
    .port_info 7 /INPUT 5 "raddr";
P_0x135fbf0 .param/l "ADDRSIZE" 0 9 85, +C4<00000000000000000000000000000100>;
P_0x135fc30 .param/l "DATASIZE" 0 9 83, +C4<00000000000000000000000000000001>;
P_0x135fc70 .param/l "MEM_TYPE" 0 9 87, +C4<00000000000000000000000000000000>;
v0x1515c10_0 .net "raddr", 4 0, v0x13da8a0_0;  1 drivers
v0x1356190_0 .net "rd_clk", 0 0, L_0x115f740;  alias, 1 drivers
v0x135fe00_0 .var "rdata", 0 0;
v0x135c000_0 .net "ren", 0 0, L_0x12376f0;  alias, 1 drivers
v0x14ad1c0_0 .net "waddr", 4 0, v0x14b1020_0;  1 drivers
v0x14ad2f0_0 .net "wdata", 0 0, v0x146f220_0;  alias, 1 drivers
v0x14ad3d0_0 .net "wen", 0 0, L_0x1235660;  1 drivers
v0x14ad490_0 .net "wr_clk", 0 0, v0x1563020_0;  alias, 1 drivers
S_0x1515970 .scope generate, "genblk1" "genblk1" 9 102, 9 102 0, S_0x135fa60;
 .timescale -9 -12;
v0x13a0c80 .array "mem", 0 15, 0 0;
E_0x1381bc0 .event posedge, v0x14ad490_0;
S_0x155cb20 .scope module, "synchronizer" "synchronizer" 9 221, 9 11 1, S_0x13a08a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "wptr_reg";
    .port_info 1 /OUTPUT 5 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 5 "wptr";
    .port_info 7 /INPUT 5 "rptr";
P_0x189ab10 .param/l "ADDRSIZE" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x189ab50 .param/l "SYNC_STAGES" 0 9 14, +C4<00000000000000000000000000000010>;
v0x157af60_0 .net "rd_clk", 0 0, L_0x115f740;  alias, 1 drivers
v0x157b020_0 .net "rd_rst", 0 0, L_0x19d7360;  alias, 1 drivers
v0x155ced0 .array "rd_sync_register", 1 0, 4 0;
v0x13db880_0 .net "rptr", 4 0, v0x14b0da0_0;  1 drivers
v0x13db960_0 .net "rptr_reg", 4 0, v0x155ced0_1;  alias, 1 drivers
v0x13dba90_0 .net "wptr", 4 0, v0x14b0ee0_0;  1 drivers
v0x13dbb70_0 .net "wptr_reg", 4 0, v0x14aa230_1;  alias, 1 drivers
v0x13dbc50_0 .net "wr_clk", 0 0, v0x1563020_0;  alias, 1 drivers
v0x14aa190_0 .net "wr_rst", 0 0, L_0x19d7190;  alias, 1 drivers
v0x14aa230 .array "wr_sync_register", 1 0, 4 0;
S_0x157ac40 .scope generate, "genblk1[0]" "genblk1[0]" 9 58, 9 58 0, S_0x155cb20;
 .timescale -9 -12;
P_0x157ae40 .param/l "i" 1 9 58, +C4<00>;
E_0x135fea0 .event posedge, v0x157b020_0, v0x14ed110_0;
E_0x14ad600 .event posedge, v0x14aa190_0, v0x14ad490_0;
S_0x1569c60 .scope module, "afifo_inst" "afifo" 9 733, 9 135 1, S_0x135bc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wr_reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 10 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rd_reset";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /OUTPUT 10 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_empty";
P_0x1457750 .param/l "ADDRSIZE" 0 9 137, +C4<00000000000000000000000000001010>;
P_0x1457790 .param/l "DATASIZE" 0 9 140, +C4<00000000000000000000000000001010>;
P_0x14577d0 .param/l "MEM_TYPE" 0 9 145, +C4<00000000000000000000000000000000>;
P_0x1457810 .param/l "SYNC_STAGES" 0 9 143, +C4<00000000000000000000000000000010>;
L_0x123c390 .functor NOT 2, L_0x19d7840, C4<00>, C4<00>, C4<00>;
L_0x118cb00 .functor OR 1, v0x163e7e0_0, L_0x19d7e70, C4<0>, C4<0>;
L_0x1250bb0 .functor AND 1, L_0x124edf0, L_0x19d7b60, C4<1>, C4<1>;
L_0x7d750b30fe78 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x162b750_0 .net/2u *"_ivl_0", 10 0, L_0x7d750b30fe78;  1 drivers
v0x162b850_0 .net *"_ivl_10", 1 0, L_0x123c390;  1 drivers
v0x1634dc0_0 .net *"_ivl_13", 8 0, L_0x19d78e0;  1 drivers
v0x1634eb0_0 .net *"_ivl_14", 10 0, L_0x19d7980;  1 drivers
v0x1634f90_0 .net *"_ivl_23", 0 0, L_0x19d7b60;  1 drivers
L_0x7d750b30fec0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x1635050_0 .net/2u *"_ivl_4", 10 0, L_0x7d750b30fec0;  1 drivers
v0x1635130_0 .net *"_ivl_9", 1 0, L_0x19d7840;  1 drivers
v0x1648080_0 .net "next_rd_addr", 10 0, L_0x19d77a0;  1 drivers
v0x1648160_0 .net "next_wr_addr", 10 0, L_0x19d7700;  1 drivers
v0x16482d0_0 .net "rclk", 0 0, L_0x1250880;  alias, 1 drivers
v0x1648370_0 .net "rd", 0 0, L_0x19d7e70;  1 drivers
v0x1648430_0 .var "rd_addr", 10 0;
v0x163e740_0 .net "rd_data", 9 0, v0x160f4c0_0;  alias, 1 drivers
v0x163e7e0_0 .var "rd_empty", 0 0;
v0x163e880_0 .net "rd_reset", 0 0, L_0x19d7dd0;  1 drivers
v0x165a710_1 .array/port v0x165a710, 1;
v0x163e920_0 .net "rd_wgray", 10 0, v0x165a710_1;  1 drivers
v0x163e9f0_0 .net "read_empty", 0 0, L_0x19d7ac0;  1 drivers
v0x1615ce0_0 .net "ren", 0 0, L_0x118cb00;  1 drivers
v0x1615db0_0 .var "rgray", 10 0;
v0x1615e80_0 .net "wclk", 0 0, L_0x1232aa0;  alias, 1 drivers
v0x1615f70_0 .var "wgray", 10 0;
v0x1616010_0 .net "wr", 0 0, L_0x124edf0;  1 drivers
v0x16160b0_0 .var "wr_addr", 10 0;
v0x1624030_0 .net "wr_data", 9 0, v0x146f020_0;  1 drivers
v0x1624100_0 .net "wr_full", 0 0, L_0x19d7a20;  alias, 1 drivers
v0x16241a0_0 .net "wr_reset", 0 0, L_0x19d7c00;  1 drivers
v0x162b530_1 .array/port v0x162b530, 1;
v0x1624270_0 .net "wr_rgray", 10 0, v0x162b530_1;  1 drivers
L_0x19d7700 .arith/sum 11, v0x16160b0_0, L_0x7d750b30fe78;
L_0x19d77a0 .arith/sum 11, v0x1648430_0, L_0x7d750b30fec0;
L_0x19d7840 .part v0x1615f70_0, 9, 2;
L_0x19d78e0 .part v0x1615f70_0, 0, 9;
L_0x19d7980 .concat [ 9 2 0 0], L_0x19d78e0, L_0x123c390;
L_0x19d7a20 .cmp/eq 11, v0x162b530_1, L_0x19d7980;
L_0x19d7ac0 .cmp/eq 11, v0x165a710_1, v0x1615db0_0;
L_0x19d7b60 .reduce/nor L_0x19d7a20;
S_0x14579a0 .scope module, "dual_port_ram" "dual_port_ram" 9 235, 9 81 1, S_0x1569c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "rdata";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 10 "wdata";
    .port_info 6 /INPUT 11 "waddr";
    .port_info 7 /INPUT 11 "raddr";
P_0x13dc730 .param/l "ADDRSIZE" 0 9 85, +C4<00000000000000000000000000001010>;
P_0x13dc770 .param/l "DATASIZE" 0 9 83, +C4<00000000000000000000000000001010>;
P_0x13dc7b0 .param/l "MEM_TYPE" 0 9 87, +C4<00000000000000000000000000000000>;
v0x160f300_0 .net "raddr", 10 0, v0x1648430_0;  1 drivers
v0x160f400_0 .net "rd_clk", 0 0, L_0x1250880;  alias, 1 drivers
v0x160f4c0_0 .var "rdata", 9 0;
v0x160f580_0 .net "ren", 0 0, L_0x118cb00;  alias, 1 drivers
v0x16519e0_0 .net "waddr", 10 0, v0x16160b0_0;  1 drivers
v0x1651b10_0 .net "wdata", 9 0, v0x146f020_0;  alias, 1 drivers
v0x1651bf0_0 .net "wen", 0 0, L_0x1250bb0;  1 drivers
v0x1651cb0_0 .net "wr_clk", 0 0, L_0x1232aa0;  alias, 1 drivers
S_0x13dca00 .scope generate, "genblk1" "genblk1" 9 102, 9 102 0, S_0x14579a0;
 .timescale -9 -12;
v0x160f200 .array "mem", 0 1023, 9 0;
E_0x1569e10 .event posedge, v0x1651cb0_0;
E_0x14ed820 .event posedge, v0x160f400_0;
S_0x165a360 .scope module, "synchronizer" "synchronizer" 9 221, 9 11 1, S_0x1569c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 11 "wptr_reg";
    .port_info 1 /OUTPUT 11 "rptr_reg";
    .port_info 2 /INPUT 1 "wr_clk";
    .port_info 3 /INPUT 1 "rd_clk";
    .port_info 4 /INPUT 1 "wr_rst";
    .port_info 5 /INPUT 1 "rd_rst";
    .port_info 6 /INPUT 11 "wptr";
    .port_info 7 /INPUT 11 "rptr";
P_0x1238f30 .param/l "ADDRSIZE" 0 9 15, +C4<00000000000000000000000000001010>;
P_0x1238f70 .param/l "SYNC_STAGES" 0 9 14, +C4<00000000000000000000000000000010>;
v0x166ba80_0 .net "rd_clk", 0 0, L_0x1250880;  alias, 1 drivers
v0x166bb40_0 .net "rd_rst", 0 0, L_0x19d7dd0;  alias, 1 drivers
v0x165a710 .array "rd_sync_register", 1 0, 10 0;
v0x1662d80_0 .net "rptr", 10 0, v0x1615db0_0;  1 drivers
v0x1662e40_0 .net "rptr_reg", 10 0, v0x165a710_1;  alias, 1 drivers
v0x1662f70_0 .net "wptr", 10 0, v0x1615f70_0;  1 drivers
v0x1663050_0 .net "wptr_reg", 10 0, v0x162b530_1;  alias, 1 drivers
v0x1663130_0 .net "wr_clk", 0 0, L_0x1232aa0;  alias, 1 drivers
v0x162b490_0 .net "wr_rst", 0 0, L_0x19d7c00;  alias, 1 drivers
v0x162b530 .array "wr_sync_register", 1 0, 10 0;
S_0x166b760 .scope generate, "genblk1[0]" "genblk1[0]" 9 58, 9 58 0, S_0x165a360;
 .timescale -9 -12;
P_0x166b960 .param/l "i" 1 9 58, +C4<00>;
E_0x14ed860 .event posedge, v0x166bb40_0, v0x160f400_0;
E_0x1651e20 .event posedge, v0x162b490_0, v0x1651cb0_0;
S_0x157c3e0 .scope module, "$auto$rs_design_edit.cc:1122:execute$1710.reset_buffer0" "I_BUF" 10 373, 5 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0x157c5c0 .param/str "WEAK_KEEPER" 0 5 11, "PULLDOWN";
v0x157e730_0 .net "EN", 0 0, L_0x1250350;  alias, 1 drivers
v0x1468950_0 .net8 "I", 0 0, RS_0x7d750b367518;  alias, 2 drivers, strength-aware
v0x1468a10_0 .net "O", 0 0, L_0x19d8820;  alias, 1 drivers
L_0x7d750b30ff08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468ab0_0 .net/2u *"_ivl_0", 0 0, L_0x7d750b30ff08;  1 drivers
L_0x19d8820 .functor MUXZ 1, L_0x7d750b30ff08, RS_0x7d750b367518, L_0x1250350, C4<>;
S_0x157c6b0 .scope generate, "add_pulldown" "add_pulldown" 5 20, 5 20 0, S_0x157c3e0;
 .timescale -9 -12;
S_0x1468c10 .scope module, "$flatten$auto$rs_design_edit.cc:1122:execute$1710.$auto$clkbufmap.cc:265:execute$1683" "CLK_BUF" 10 380, 6 10 1, S_0x192eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
L_0x1250880 .functor BUFZ 1, v0x1584870_0, C4<0>, C4<0>, C4<0>;
v0x16a72f0_0 .net "I", 0 0, v0x1584870_0;  alias, 1 drivers
v0x16a73b0_0 .net "O", 0 0, L_0x1250880;  alias, 1 drivers
    .scope S_0x196c930;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x18ce110;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0x18c9bb0;
T_3 ;
    %end;
    .thread T_3;
    .scope S_0x18cb2d0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x18cc9f0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_0x18c8490;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1947880;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x1949ec0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x190ab20;
T_9 ;
    %end;
    .thread T_9;
    .scope S_0x18dc7c0;
T_10 ;
    %end;
    .thread T_10;
    .scope S_0x19368b0;
T_11 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x13f8080 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_11.4;
T_11.0 ;
    %jmp T_11.4;
T_11.1 ;
    %jmp T_11.4;
T_11.2 ;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x18e7340;
T_12 ;
    %pushi/vec4 2695534744, 0, 49;
    %concati/vec4 21840, 0, 15;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x16ae980 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_12.4;
T_12.0 ;
    %jmp T_12.4;
T_12.1 ;
    %jmp T_12.4;
T_12.2 ;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x196d930;
T_13 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x16be090 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_13.4;
T_13.0 ;
    %jmp T_13.4;
T_13.1 ;
    %jmp T_13.4;
T_13.2 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x1970130;
T_14 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x13def00 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_14.4;
T_14.0 ;
    %jmp T_14.4;
T_14.1 ;
    %jmp T_14.4;
T_14.2 ;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0x18ebf90;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0x18069e0;
T_16 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14b7d20_0, 0, 6;
    %end;
    .thread T_16, $init;
    .scope S_0x18069e0;
T_17 ;
    %wait E_0x1194490;
    %load/vec4 v0x132f200_0;
    %assign/vec4 v0x13f6b20_0, 0;
    %load/vec4 v0x13f6b20_0;
    %assign/vec4 v0x13f78d0_0, 0;
    %load/vec4 v0x132f4e0_0;
    %assign/vec4 v0x13f75f0_0, 0;
    %load/vec4 v0x13f75f0_0;
    %assign/vec4 v0x13f66d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x18069e0;
T_18 ;
    %wait E_0x1194490;
    %load/vec4 v0x13f69b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14b7d20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x13f7a40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.5, 10;
    %load/vec4 v0x132f370_0;
    %and;
T_18.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x14b7d20_0;
    %pad/u 32;
    %pushi/vec4 63, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14b7d20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14b7d20_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x13f7a40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.9, 10;
    %load/vec4 v0x132f370_0;
    %nor/r;
    %and;
T_18.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v0x14b7d20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x14b7d20_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x14b7d20_0, 0;
T_18.6 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x18069e0;
T_19 ;
    %end;
    .thread T_19;
    .scope S_0x196ab40;
T_20 ;
    %wait E_0x14beed0;
    %load/vec4 v0x1364c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1364180, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1364180, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1364180, 0, 4;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x196ab40;
T_21 ;
    %wait E_0x1332e80;
    %load/vec4 v0x1399bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1399d50, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1399d50, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1399d50, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1970960;
T_22 ;
    %wait E_0x14beed0;
    %load/vec4 v0x1364c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1364180, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x13d6af0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1364180, 0, 4;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1970960;
T_23 ;
    %wait E_0x1332e80;
    %load/vec4 v0x1399bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1399d50, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x14790a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1399d50, 0, 4;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1971020;
T_24 ;
    %wait E_0x1194490;
    %load/vec4 v0x13cb0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x14b3160_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13f6840, 4;
    %assign/vec4 v0x13dcca0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1971020;
T_25 ;
    %wait E_0x1332e40;
    %load/vec4 v0x13f7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1563350_0;
    %load/vec4 v0x13caf80_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f6840, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1987c80;
T_26 ;
    %wait E_0x14beed0;
    %load/vec4 v0x1152c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1155190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1284bd0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12ddf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x1152ab0_0;
    %nor/r;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x151bef0_0;
    %assign/vec4 v0x1155190_0, 0;
    %load/vec4 v0x151bef0_0;
    %load/vec4 v0x151bef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x1284bd0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1987c80;
T_27 ;
    %wait E_0x1332e80;
    %load/vec4 v0x12ddc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13642d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1285040_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12851b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0x1285320_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x151db90_0;
    %assign/vec4 v0x13642d0_0, 0;
    %load/vec4 v0x151db90_0;
    %load/vec4 v0x151db90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x1285040_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1987c80;
T_28 ;
    %wait E_0x1332e80;
    %load/vec4 v0x12ddc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1581540_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12851b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1285320_0;
    %assign/vec4 v0x1581540_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1925d50;
T_29 ;
    %wait E_0x14c0360;
    %load/vec4 v0x1168a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f7dc0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f7dc0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f7dc0, 0, 4;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1925d50;
T_30 ;
    %wait E_0x14c0590;
    %load/vec4 v0x1168be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f64a0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x11f64a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f64a0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1926d80;
T_31 ;
    %wait E_0x14c0360;
    %load/vec4 v0x1168a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f7dc0, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1166690_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f7dc0, 0, 4;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1926d80;
T_32 ;
    %wait E_0x14c0590;
    %load/vec4 v0x1168be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f64a0, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1166520_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f64a0, 0, 4;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1921150;
T_33 ;
    %wait E_0x14c2d80;
    %load/vec4 v0x1196750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x12de0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12de260, 4;
    %assign/vec4 v0x1168900_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1921150;
T_34 ;
    %wait E_0x14b86f0;
    %load/vec4 v0x1196300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x11965e0_0;
    %load/vec4 v0x1196470_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de260, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x19684f0;
T_35 ;
    %wait E_0x14c0360;
    %load/vec4 v0x11dcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x11dfcc0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x11dfb50_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x11dfe30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v0x11dd050_0;
    %nor/r;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x11df420_0;
    %assign/vec4 v0x11dfcc0_0, 0;
    %load/vec4 v0x11df420_0;
    %load/vec4 v0x11df420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x11dfb50_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x19684f0;
T_36 ;
    %wait E_0x14c0590;
    %load/vec4 v0x11df700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x11df140_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x11df9e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x11dca90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.4, 9;
    %load/vec4 v0x11dc7b0_0;
    %nor/r;
    %and;
T_36.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x11df590_0;
    %assign/vec4 v0x11df140_0, 0;
    %load/vec4 v0x11df590_0;
    %load/vec4 v0x11df590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x11df9e0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x19684f0;
T_37 ;
    %wait E_0x14c0590;
    %load/vec4 v0x11df700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11dee60_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x11dca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x11dc7b0_0;
    %assign/vec4 v0x11dee60_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x19a2490;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11503d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1149c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11500f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cfd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11bbb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11326a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1150540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b130_0, 0, 1;
    %end;
    .thread T_38, $init;
    .scope S_0x19a2490;
T_39 ;
    %wait E_0x1194490;
    %vpi_func/r 9 341 "$realtime" {0 0 0};
    %store/real v0x1187080_0;
    %wait E_0x1194490;
    %vpi_func/r 9 343 "$realtime" {0 0 0};
    %store/real v0x11874d0_0;
    %load/real v0x11874d0_0;
    %load/real v0x1187080_0;
    %sub/wr;
    %store/real v0x1149ad0_0;
    %load/real v0x1149ad0_0;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x11871f0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11bbb20_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_39;
    .scope S_0x19a2490;
T_40 ;
    %wait E_0x1332b30;
    %load/vec4 v0x11bbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1163b80_0;
    %assign/vec4 v0x11503d0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x19a2490;
T_41 ;
    %wait E_0x1331190;
    %load/vec4 v0x11bbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/real v0x11871f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1149c40_0;
    %inv;
    %assign/vec4 v0x1149c40_0, 0;
    %load/real v0x11871f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x11500f0_0;
    %inv;
    %assign/vec4 v0x11500f0_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x19a2490;
T_42 ;
    %wait E_0x1331150;
    %load/vec4 v0x11bbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/real v0x11871f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x11cfd30_0;
    %inv;
    %assign/vec4 v0x11cfd30_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x19a2490;
T_43 ;
    %wait E_0x13327e0;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x115d6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1159930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11597c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x115d580_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1163cf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v0x1163e60_0;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x115d6f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x11dcd70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x115d6f0_0, 0;
    %load/vec4 v0x115d580_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x115d580_0, 0;
    %load/vec4 v0x115d580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.5, 4;
    %load/vec4 v0x1159930_0;
    %load/vec4 v0x115d6f0_0;
    %cmp/e;
    %jmp/0xz  T_43.7, 4;
    %load/vec4 v0x11597c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x11597c0_0, 0;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v0x115d6f0_0;
    %assign/vec4 v0x1159930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11597c0_0, 0;
T_43.8 ;
T_43.5 ;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x19a2490;
T_44 ;
    %wait E_0x1334350;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11bb840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1157a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11578e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1150260_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1163cf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v0x1163e60_0;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x11bb840_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x11dcd70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11bb840_0, 0;
    %load/vec4 v0x1150260_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1150260_0, 0;
    %load/vec4 v0x1150260_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_44.5, 4;
    %load/vec4 v0x1157a50_0;
    %load/vec4 v0x11bb840_0;
    %cmp/e;
    %jmp/0xz  T_44.7, 4;
    %load/vec4 v0x11578e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x11578e0_0, 0;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v0x11bb840_0;
    %assign/vec4 v0x1157a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11578e0_0, 0;
T_44.8 ;
T_44.5 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x19a2490;
T_45 ;
    %wait E_0x1332820;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x115f5d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x115b810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x115b6a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11bb9b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1163cf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.4, 9;
    %load/vec4 v0x1163e60_0;
    %and;
T_45.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x115f5d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x11dcd70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x115f5d0_0, 0;
    %load/vec4 v0x11bb9b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11bb9b0_0, 0;
    %load/vec4 v0x11bb9b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.5, 4;
    %load/vec4 v0x115b810_0;
    %load/vec4 v0x115f5d0_0;
    %cmp/e;
    %jmp/0xz  T_45.7, 4;
    %load/vec4 v0x115b6a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x115b6a0_0, 0;
    %jmp T_45.8;
T_45.7 ;
    %load/vec4 v0x115f5d0_0;
    %assign/vec4 v0x115b810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x115b6a0_0, 0;
T_45.8 ;
T_45.5 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x19a2490;
T_46 ;
    %wait E_0x1330510;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11f33c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11bb6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f3530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11f3250_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1163cf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.4, 9;
    %load/vec4 v0x1163e60_0;
    %and;
T_46.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x11f33c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x11dcd70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11f33c0_0, 0;
    %load/vec4 v0x11f3250_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11f3250_0, 0;
    %load/vec4 v0x11f3250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.5, 4;
    %load/vec4 v0x11bb6d0_0;
    %load/vec4 v0x11f33c0_0;
    %cmp/e;
    %jmp/0xz  T_46.7, 4;
    %load/vec4 v0x11f3530_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x11f3530_0, 0;
    %jmp T_46.8;
T_46.7 ;
    %load/vec4 v0x11f33c0_0;
    %assign/vec4 v0x11bb6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11f3530_0, 0;
T_46.8 ;
T_46.5 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x19a2490;
T_47 ;
    %wait E_0x13304d0;
    %load/vec4 v0x11597c0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x11503d0_0;
    %store/vec4 v0x116b410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x11578e0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x1149c40_0;
    %store/vec4 v0x116b410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x115b6a0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %load/vec4 v0x11500f0_0;
    %store/vec4 v0x116b410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x11f3530_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %load/vec4 v0x11cfd30_0;
    %store/vec4 v0x116b410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
    %jmp T_47.7;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1198b50_0, 0, 1;
T_47.7 ;
T_47.5 ;
T_47.3 ;
T_47.1 ;
    %load/vec4 v0x11dcd70_0;
    %store/vec4 v0x11326a0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x19a2490;
T_48 ;
    %wait E_0x1330640;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1187360_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x11c6460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1187360_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x11c6460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.6, 9;
    %load/vec4 v0x1187360_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_48.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x1187360_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1187360_0, 0;
T_48.4 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x19a2490;
T_49 ;
    %wait E_0x1330640;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1150540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x114b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1198fa0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x114b8c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x114b8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1198fa0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x1187360_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0x114b8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x114b8c0_0, 0;
    %load/vec4 v0x114b8c0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_49.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_49.7, 8;
T_49.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_49.7, 8;
 ; End of false expr.
    %blend;
T_49.7;
    %assign/vec4 v0x1150540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1198fa0_0, 0;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x19a2490;
T_50 ;
    %wait E_0x1330270;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x120d620_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x11c6460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x120d620_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x11c6460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.6, 9;
    %load/vec4 v0x120d620_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_50.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x120d620_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x120d620_0, 0;
T_50.4 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x19a2490;
T_51 ;
    %wait E_0x1330270;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x116b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x115f460_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x116b2a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_51.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x116b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x115f460_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x120d620_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_51.4, 5;
    %load/vec4 v0x116b2a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x116b2a0_0, 0;
    %load/vec4 v0x116b2a0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_51.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_51.7, 8;
T_51.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_51.7, 8;
 ; End of false expr.
    %blend;
T_51.7;
    %assign/vec4 v0x116b130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x115f460_0, 0;
T_51.4 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x19a2490;
T_52 ;
    %wait E_0x1194490;
    %load/vec4 v0x11dd4a0_0;
    %assign/vec4 v0x1161910_0, 0;
    %load/vec4 v0x1161910_0;
    %assign/vec4 v0x116f5a0_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x19a2490;
T_53 ;
    %wait E_0x11940b0;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11617a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1214f70_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1161630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x11617a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_53.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11617a0_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x11617a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x11617a0_0, 0;
T_53.5 ;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x19a2490;
T_54 ;
    %wait E_0x11940b0;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x116f880_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x116f880_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x12195c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x116f880_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x19a2490;
T_55 ;
    %wait E_0x1194af0;
    %load/vec4 v0x11617a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %jmp T_55.10;
T_55.0 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.1 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.2 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.3 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.4 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.5 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.6 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.7 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.8 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.9 ;
    %load/vec4 v0x116f880_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1214f70_0, 0, 1;
    %jmp T_55.10;
T_55.10 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x19a2490;
T_56 ;
    %wait E_0x11940b0;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1216670_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1214f70_0;
    %assign/vec4 v0x1216670_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x19a2490;
T_57 ;
    %wait E_0x11940b0;
    %load/vec4 v0x11d7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x118c160_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x118c440_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x118c160_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x1216670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x118c160_0, 0;
    %load/vec4 v0x1132810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x118c160_0;
    %assign/vec4 v0x118c440_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x19a2490;
T_58 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %vpi_call/w 9 755 "$display", "\012Error: I_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0x1665680 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 756 "$stop" {0 0 0};
    %jmp T_58.3;
T_58.0 ;
    %jmp T_58.3;
T_58.1 ;
    %jmp T_58.3;
T_58.3 ;
    %pop/vec4 1;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 4476993, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 4408402, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %vpi_call/w 9 769 "$display", "\012Error: I_SERDES instance %m has parameter DPA_MODE set to %s.  Valid values are NONE, DPA, CDR\012", P_0x16656c0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 770 "$stop" {0 0 0};
    %jmp T_58.8;
T_58.4 ;
    %jmp T_58.8;
T_58.5 ;
    %jmp T_58.8;
T_58.6 ;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %end;
    .thread T_58;
    .scope S_0x196f930;
T_59 ;
    %wait E_0x1193f40;
    %load/vec4 v0x122f900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1236e60_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x11b0890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.4, 9;
    %load/vec4 v0x1234ca0_0;
    %and;
T_59.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x1237140_0;
    %assign/vec4 v0x1236e60_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x196f930;
T_60 ;
    %wait E_0x1330640;
    %load/vec4 v0x122f900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x122f790_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x122f790_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_60.2, 5;
    %load/vec4 v0x122f790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x122f790_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x192ae10;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11898f0_0, 0, 1;
    %end;
    .thread T_61, $init;
    .scope S_0x192ae10;
T_62 ;
    %wait E_0x1271650;
    %load/vec4 v0x1184c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11898f0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1189bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x1189a60_0;
    %assign/vec4 v0x11898f0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x19281b0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1223370_0, 0, 1;
    %end;
    .thread T_63, $init;
    .scope S_0x19281b0;
T_64 ;
    %wait E_0x126db30;
    %load/vec4 v0x1223200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1223370_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1222d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x12234e0_0;
    %assign/vec4 v0x1223370_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x192dea0;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118eb40_0, 0, 1;
    %end;
    .thread T_65, $init;
    .scope S_0x192dea0;
T_66 ;
    %wait E_0x126b5d0;
    %load/vec4 v0x12237c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x118eb40_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x11823f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x1191240_0;
    %assign/vec4 v0x118eb40_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x18e4f50;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11add60_0, 0, 1;
    %end;
    .thread T_67, $init;
    .scope S_0x18e4f50;
T_68 ;
    %wait E_0x1275710;
    %load/vec4 v0x11aded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11add60_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x11ae040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x12020f0_0;
    %assign/vec4 v0x11add60_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x18d8e60;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c7a10_0, 0, 1;
    %end;
    .thread T_69, $init;
    .scope S_0x18d8e60;
T_70 ;
    %wait E_0x1278210;
    %load/vec4 v0x11d3930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c7a10_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x11f4ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x11f4e10_0;
    %assign/vec4 v0x11c7a10_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x18e6e20;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11b2c90_0, 0, 1;
    %end;
    .thread T_71, $init;
    .scope S_0x18e6e20;
T_72 ;
    %wait E_0x1271bf0;
    %load/vec4 v0x1221070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11b2c90_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x11b2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x11b2e00_0;
    %assign/vec4 v0x11b2c90_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x19295e0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1184af0_0, 0, 1;
    %end;
    .thread T_73, $init;
    .scope S_0x19295e0;
T_74 ;
    %wait E_0x126e0d0;
    %load/vec4 v0x1184810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1184af0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1184980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x1173230_0;
    %assign/vec4 v0x1184af0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x18f0a60;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204610_0, 0, 1;
    %end;
    .thread T_75, $init;
    .scope S_0x18f0a60;
T_76 ;
    %wait E_0x1275170;
    %load/vec4 v0x1202260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1204610_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x11adbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x121ee00_0;
    %assign/vec4 v0x1204610_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x192ca40;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c14c0_0, 0, 1;
    %end;
    .thread T_77, $init;
    .scope S_0x192ca40;
T_78 ;
    %wait E_0x1449f60;
    %load/vec4 v0x11bf650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c14c0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x11c17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x11c1630_0;
    %assign/vec4 v0x11c14c0_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1931330;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1182280_0, 0, 1;
    %end;
    .thread T_79, $init;
    .scope S_0x1931330;
T_80 ;
    %wait E_0x1425820;
    %load/vec4 v0x1181fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1182280_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x11bf4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x117fa10_0;
    %assign/vec4 v0x1182280_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1932fc0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1232460_0, 0, 1;
    %end;
    .thread T_81, $init;
    .scope S_0x1932fc0;
T_82 ;
    %wait E_0x14e1b80;
    %load/vec4 v0x12325d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1232460_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x1232010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x1231bc0_0;
    %assign/vec4 v0x1232460_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x192d270;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1191690_0, 0, 1;
    %end;
    .thread T_83, $init;
    .scope S_0x192d270;
T_84 ;
    %wait E_0x1448160;
    %load/vec4 v0x11913b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1191690_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x118e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x118ecb0_0;
    %assign/vec4 v0x1191690_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x1932b90;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1239570_0, 0, 1;
    %end;
    .thread T_85, $init;
    .scope S_0x1932b90;
T_86 ;
    %wait E_0x197ee60;
    %load/vec4 v0x1239400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1239570_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x12396e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x124b880_0;
    %assign/vec4 v0x1239570_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x19333f0;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124ce50_0, 0, 1;
    %end;
    .thread T_87, $init;
    .scope S_0x19333f0;
T_88 ;
    %wait E_0x13fa880;
    %load/vec4 v0x124d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124ce50_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x123b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x123b5b0_0;
    %assign/vec4 v0x124ce50_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x1933820;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124c720_0, 0, 1;
    %end;
    .thread T_89, $init;
    .scope S_0x1933820;
T_90 ;
    %wait E_0x1425f80;
    %load/vec4 v0x124c5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124c720_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x124ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x124c890_0;
    %assign/vec4 v0x124c720_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1933c50;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119bd10_0, 0, 1;
    %end;
    .thread T_91, $init;
    .scope S_0x1933c50;
T_92 ;
    %wait E_0x1425a50;
    %load/vec4 v0x119bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x119bd10_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x11d5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x124d5f0_0;
    %assign/vec4 v0x119bd10_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x1930300;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c3d10_0, 0, 1;
    %end;
    .thread T_93, $init;
    .scope S_0x1930300;
T_94 ;
    %wait E_0x14049b0;
    %load/vec4 v0x117fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c3d10_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x11c3ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x11c3e80_0;
    %assign/vec4 v0x11c3d10_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x1934080;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124d760_0, 0, 1;
    %end;
    .thread T_95, $init;
    .scope S_0x1934080;
T_96 ;
    %wait E_0x1404f70;
    %load/vec4 v0x117f730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124d760_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x123da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x123e730_0;
    %assign/vec4 v0x124d760_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x158ae40;
T_97 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x158b020 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_97.4;
T_97.0 ;
    %jmp T_97.4;
T_97.1 ;
    %jmp T_97.4;
T_97.2 ;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %end;
    .thread T_97;
    .scope S_0x14ed1b0;
T_98 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x13e1c20 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_98.4;
T_98.0 ;
    %jmp T_98.4;
T_98.1 ;
    %jmp T_98.4;
T_98.2 ;
    %jmp T_98.4;
T_98.4 ;
    %pop/vec4 1;
    %end;
    .thread T_98;
    .scope S_0x13a2670;
T_99 ;
    %end;
    .thread T_99;
    .scope S_0x167aa30;
T_100 ;
    %pushi/vec4 2695534744, 0, 49;
    %concati/vec4 21840, 0, 15;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x167abc0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_100.4;
T_100.0 ;
    %jmp T_100.4;
T_100.1 ;
    %jmp T_100.4;
T_100.2 ;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %end;
    .thread T_100;
    .scope S_0x1684a50;
T_101 ;
    %end;
    .thread T_101;
    .scope S_0x1518960;
T_102 ;
    %end;
    .thread T_102;
    .scope S_0x1518c10;
T_103 ;
    %end;
    .thread T_103;
    .scope S_0x13997e0;
T_104 ;
    %end;
    .thread T_104;
    .scope S_0x145e630;
T_105 ;
    %end;
    .thread T_105;
    .scope S_0x13d47b0;
T_106 ;
    %end;
    .thread T_106;
    .scope S_0x14788d0;
T_107 ;
    %end;
    .thread T_107;
    .scope S_0x1478b80;
T_108 ;
    %end;
    .thread T_108;
    .scope S_0x1353760;
T_109 ;
    %end;
    .thread T_109;
    .scope S_0x1354a90;
T_110 ;
    %end;
    .thread T_110;
    .scope S_0x1358d30;
T_111 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1357900_0, 0, 6;
    %end;
    .thread T_111, $init;
    .scope S_0x1358d30;
T_112 ;
    %wait E_0x12624c0;
    %load/vec4 v0x135a6d0_0;
    %assign/vec4 v0x13576c0_0, 0;
    %load/vec4 v0x13576c0_0;
    %assign/vec4 v0x1357780_0, 0;
    %load/vec4 v0x135a590_0;
    %assign/vec4 v0x1355f70_0, 0;
    %load/vec4 v0x1355f70_0;
    %assign/vec4 v0x1356030_0, 0;
    %jmp T_112;
    .thread T_112;
    .scope S_0x1358d30;
T_113 ;
    %wait E_0x12624c0;
    %load/vec4 v0x1357840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1357900_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x13560f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.5, 10;
    %load/vec4 v0x135a630_0;
    %and;
T_113.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.4, 9;
    %load/vec4 v0x1357900_0;
    %pad/u 32;
    %pushi/vec4 63, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x1357900_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1357900_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x13560f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.9, 10;
    %load/vec4 v0x135a630_0;
    %nor/r;
    %and;
T_113.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.8, 9;
    %load/vec4 v0x1357900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %load/vec4 v0x1357900_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x1357900_0, 0;
T_113.6 ;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x1358d30;
T_114 ;
    %end;
    .thread T_114;
    .scope S_0x157ac40;
T_115 ;
    %wait E_0x14ad600;
    %load/vec4 v0x14aa190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa230, 0, 4;
    %jmp T_115.1;
T_115.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14aa230, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa230, 0, 4;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x157ac40;
T_116 ;
    %wait E_0x135fea0;
    %load/vec4 v0x157b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155ced0, 0, 4;
    %jmp T_116.1;
T_116.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x155ced0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155ced0, 0, 4;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x155cb20;
T_117 ;
    %wait E_0x14ad600;
    %load/vec4 v0x14aa190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa230, 0, 4;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x13db880_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14aa230, 0, 4;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x155cb20;
T_118 ;
    %wait E_0x135fea0;
    %load/vec4 v0x157b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155ced0, 0, 4;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x13dba90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155ced0, 0, 4;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x1515970;
T_119 ;
    %wait E_0x12624c0;
    %load/vec4 v0x135c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x1515c10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13a0c80, 4;
    %assign/vec4 v0x135fe00_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x1515970;
T_120 ;
    %wait E_0x1381bc0;
    %load/vec4 v0x14ad3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x14ad2f0_0;
    %load/vec4 v0x14ad1c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a0c80, 0, 4;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x13a08a0;
T_121 ;
    %wait E_0x14ad600;
    %load/vec4 v0x1569a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b1020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b0ee0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x14b0f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.4, 9;
    %load/vec4 v0x14b1180_0;
    %nor/r;
    %and;
T_121.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x13da660_0;
    %assign/vec4 v0x14b1020_0, 0;
    %load/vec4 v0x13da660_0;
    %load/vec4 v0x13da660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x14b0ee0_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x13a08a0;
T_122 ;
    %wait E_0x135fea0;
    %load/vec4 v0x13c87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13da8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b0da0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x13c8aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_122.4, 9;
    %load/vec4 v0x13c88f0_0;
    %nor/r;
    %and;
T_122.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x13da580_0;
    %assign/vec4 v0x13da8a0_0, 0;
    %load/vec4 v0x13da580_0;
    %load/vec4 v0x13da580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x14b0da0_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x13a08a0;
T_123 ;
    %wait E_0x135fea0;
    %load/vec4 v0x13c87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c86f0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x13c8aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x13c88f0_0;
    %assign/vec4 v0x13c86f0_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x166b760;
T_124 ;
    %wait E_0x1651e20;
    %load/vec4 v0x162b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x162b530, 0, 4;
    %jmp T_124.1;
T_124.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x162b530, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x162b530, 0, 4;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x166b760;
T_125 ;
    %wait E_0x14ed860;
    %load/vec4 v0x166bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x165a710, 0, 4;
    %jmp T_125.1;
T_125.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x165a710, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x165a710, 0, 4;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x165a360;
T_126 ;
    %wait E_0x1651e20;
    %load/vec4 v0x162b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x162b530, 0, 4;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x1662d80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x162b530, 0, 4;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x165a360;
T_127 ;
    %wait E_0x14ed860;
    %load/vec4 v0x166bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x165a710, 0, 4;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x1662f70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x165a710, 0, 4;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x13dca00;
T_128 ;
    %wait E_0x14ed820;
    %load/vec4 v0x160f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v0x160f300_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x160f200, 4;
    %assign/vec4 v0x160f4c0_0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x13dca00;
T_129 ;
    %wait E_0x1569e10;
    %load/vec4 v0x1651bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x1651b10_0;
    %load/vec4 v0x16519e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160f200, 0, 4;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x1569c60;
T_130 ;
    %wait E_0x1651e20;
    %load/vec4 v0x16241a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x16160b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x1615f70_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x1616010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_130.4, 9;
    %load/vec4 v0x1624100_0;
    %nor/r;
    %and;
T_130.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0x1648160_0;
    %assign/vec4 v0x16160b0_0, 0;
    %load/vec4 v0x1648160_0;
    %load/vec4 v0x1648160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x1615f70_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x1569c60;
T_131 ;
    %wait E_0x14ed860;
    %load/vec4 v0x163e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x1648430_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x1615db0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x1615ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_131.4, 9;
    %load/vec4 v0x163e9f0_0;
    %nor/r;
    %and;
T_131.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x1648080_0;
    %assign/vec4 v0x1648430_0, 0;
    %load/vec4 v0x1648080_0;
    %load/vec4 v0x1648080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v0x1615db0_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x1569c60;
T_132 ;
    %wait E_0x14ed860;
    %load/vec4 v0x163e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x163e7e0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x1615ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0x163e9f0_0;
    %assign/vec4 v0x163e7e0_0, 0;
T_132.2 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x135bc70;
T_133 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1584630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1584570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15847b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1563020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1584870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15630c0_0, 0, 1;
    %end;
    .thread T_133, $init;
    .scope S_0x135bc70;
T_134 ;
    %wait E_0x12624c0;
    %vpi_func/r 9 341 "$realtime" {0 0 0};
    %store/real v0x157e3c0_0;
    %wait E_0x12624c0;
    %vpi_func/r 9 343 "$realtime" {0 0 0};
    %store/real v0x16743f0_0;
    %load/real v0x16743f0_0;
    %load/real v0x157e3c0_0;
    %sub/wr;
    %store/real v0x15846f0_0;
    %load/real v0x15846f0_0;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x1674490_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15847b0_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_134;
    .scope S_0x135bc70;
T_135 ;
    %wait E_0x1381b80;
    %load/vec4 v0x15847b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %load/vec4 v0x158d2c0_0;
    %assign/vec4 v0x132cb30_0, 0;
T_135.0 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x135bc70;
T_136 ;
    %wait E_0x136f830;
    %load/vec4 v0x15847b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/real v0x1674490_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1584630_0;
    %inv;
    %assign/vec4 v0x1584630_0, 0;
    %load/real v0x1674490_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x132cbf0_0;
    %inv;
    %assign/vec4 v0x132cbf0_0, 0;
T_136.0 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x135bc70;
T_137 ;
    %wait E_0x136f7f0;
    %load/vec4 v0x15847b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/real v0x1674490_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1584570_0;
    %inv;
    %assign/vec4 v0x1584570_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x135bc70;
T_138 ;
    %wait E_0x1456990;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1265ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1265910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12659f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f59e0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x158d140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_138.4, 9;
    %load/vec4 v0x158d200_0;
    %and;
T_138.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0x1265ad0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x161d030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1265ad0_0, 0;
    %load/vec4 v0x13f59e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13f59e0_0, 0;
    %load/vec4 v0x13f59e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_138.5, 4;
    %load/vec4 v0x1265910_0;
    %load/vec4 v0x1265ad0_0;
    %cmp/e;
    %jmp/0xz  T_138.7, 4;
    %load/vec4 v0x12659f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x12659f0_0, 0;
    %jmp T_138.8;
T_138.7 ;
    %load/vec4 v0x1265ad0_0;
    %assign/vec4 v0x1265910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12659f0_0, 0;
T_138.8 ;
T_138.5 ;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x135bc70;
T_139 ;
    %wait E_0x1456a50;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x132c970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b6e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x132c890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x132ca50_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x158d140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_139.4, 9;
    %load/vec4 v0x158d200_0;
    %and;
T_139.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x132c970_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x161d030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x132c970_0, 0;
    %load/vec4 v0x132ca50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x132ca50_0, 0;
    %load/vec4 v0x132ca50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_139.5, 4;
    %load/vec4 v0x14b6e10_0;
    %load/vec4 v0x132c970_0;
    %cmp/e;
    %jmp/0xz  T_139.7, 4;
    %load/vec4 v0x132c890_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x132c890_0, 0;
    %jmp T_139.8;
T_139.7 ;
    %load/vec4 v0x132c970_0;
    %assign/vec4 v0x14b6e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x132c890_0, 0;
T_139.8 ;
T_139.5 ;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x135bc70;
T_140 ;
    %wait E_0x14569f0;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f5c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13f5ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f5ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f5d60_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x158d140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_140.4, 9;
    %load/vec4 v0x158d200_0;
    %and;
T_140.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x13f5c80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x161d030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13f5c80_0, 0;
    %load/vec4 v0x13f5d60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13f5d60_0, 0;
    %load/vec4 v0x13f5d60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_140.5, 4;
    %load/vec4 v0x13f5ac0_0;
    %load/vec4 v0x13f5c80_0;
    %cmp/e;
    %jmp/0xz  T_140.7, 4;
    %load/vec4 v0x13f5ba0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x13f5ba0_0, 0;
    %jmp T_140.8;
T_140.7 ;
    %load/vec4 v0x13f5c80_0;
    %assign/vec4 v0x13f5ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13f5ba0_0, 0;
T_140.8 ;
T_140.5 ;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x135bc70;
T_141 ;
    %wait E_0x1456950;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b6c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b6ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b6b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14b6d30_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x158d140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_141.4, 9;
    %load/vec4 v0x158d200_0;
    %and;
T_141.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x14b6c50_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x161d030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14b6c50_0, 0;
    %load/vec4 v0x14b6d30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14b6d30_0, 0;
    %load/vec4 v0x14b6d30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_141.5, 4;
    %load/vec4 v0x14b6ab0_0;
    %load/vec4 v0x14b6c50_0;
    %cmp/e;
    %jmp/0xz  T_141.7, 4;
    %load/vec4 v0x14b6b70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x14b6b70_0, 0;
    %jmp T_141.8;
T_141.7 ;
    %load/vec4 v0x14b6c50_0;
    %assign/vec4 v0x14b6ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14b6b70_0, 0;
T_141.8 ;
T_141.5 ;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x135bc70;
T_142 ;
    %wait E_0x14568c0;
    %load/vec4 v0x12659f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_142.0, 4;
    %load/vec4 v0x132cb30_0;
    %store/vec4 v0x1563020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x132c890_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_142.2, 4;
    %load/vec4 v0x1584630_0;
    %store/vec4 v0x1563020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
    %jmp T_142.3;
T_142.2 ;
    %load/vec4 v0x13f5ba0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_142.4, 4;
    %load/vec4 v0x132cbf0_0;
    %store/vec4 v0x1563020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
    %jmp T_142.5;
T_142.4 ;
    %load/vec4 v0x14b6b70_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_142.6, 4;
    %load/vec4 v0x1584570_0;
    %store/vec4 v0x1563020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
    %jmp T_142.7;
T_142.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1674350_0, 0, 1;
T_142.7 ;
T_142.5 ;
T_142.3 ;
T_142.1 ;
    %load/vec4 v0x161d030_0;
    %store/vec4 v0x146f220_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x135bc70;
T_143 ;
    %wait E_0x1456860;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1674550_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x158d360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1674550_0, 0;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v0x158d360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_143.6, 9;
    %load/vec4 v0x1674550_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_143.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %load/vec4 v0x1674550_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1674550_0, 0;
T_143.4 ;
T_143.3 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x135bc70;
T_144 ;
    %wait E_0x1456860;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1584870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1584930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157e480_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x1584930_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_144.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1584930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x157e480_0, 0;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v0x1674550_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_144.4, 5;
    %load/vec4 v0x1584930_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1584930_0, 0;
    %load/vec4 v0x1584930_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_144.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_144.7, 8;
T_144.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_144.7, 8;
 ; End of false expr.
    %blend;
T_144.7;
    %assign/vec4 v0x1584870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x157e480_0, 0;
T_144.4 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x135bc70;
T_145 ;
    %wait E_0x1456800;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1265770_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x158d360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1265770_0, 0;
    %jmp T_145.3;
T_145.2 ;
    %load/vec4 v0x158d360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_145.6, 9;
    %load/vec4 v0x1265770_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_145.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %load/vec4 v0x1265770_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1265770_0, 0;
T_145.4 ;
T_145.3 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x135bc70;
T_146 ;
    %wait E_0x1456800;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15630c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1563180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1265850_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x1563180_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_146.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1563180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1265850_0, 0;
    %jmp T_146.3;
T_146.2 ;
    %load/vec4 v0x1265770_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_146.4, 5;
    %load/vec4 v0x1563180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1563180_0, 0;
    %load/vec4 v0x1563180_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_146.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_146.7, 8;
T_146.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_146.7, 8;
 ; End of false expr.
    %blend;
T_146.7;
    %assign/vec4 v0x15630c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1265850_0, 0;
T_146.4 ;
T_146.3 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x135bc70;
T_147 ;
    %wait E_0x12624c0;
    %load/vec4 v0x161cdc0_0;
    %assign/vec4 v0x13cab20_0, 0;
    %load/vec4 v0x13cab20_0;
    %assign/vec4 v0x13c5c80_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x135bc70;
T_148 ;
    %wait E_0x18090e0;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13caca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1562f60_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x13cabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %load/vec4 v0x13caca0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_148.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13caca0_0, 0;
    %jmp T_148.5;
T_148.4 ;
    %load/vec4 v0x13caca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13caca0_0, 0;
T_148.5 ;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x135bc70;
T_149 ;
    %wait E_0x18090e0;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x13c5ba0_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x13c5d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13c5ba0_0, 0;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x135bc70;
T_150 ;
    %wait E_0x135df70;
    %load/vec4 v0x13caca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_150.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_150.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_150.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_150.9, 6;
    %jmp T_150.10;
T_150.0 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.1 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.2 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.3 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.4 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.5 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.6 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.7 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.8 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.9 ;
    %load/vec4 v0x13c5ba0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1562f60_0, 0, 1;
    %jmp T_150.10;
T_150.10 ;
    %pop/vec4 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x135bc70;
T_151 ;
    %wait E_0x18090e0;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1562ea0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x1562f60_0;
    %assign/vec4 v0x1562ea0_0, 0;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x135bc70;
T_152 ;
    %wait E_0x18090e0;
    %load/vec4 v0x158d4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x146f0c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x146f020_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x146f0c0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x1562ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x146f0c0_0, 0;
    %load/vec4 v0x146f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x146f0c0_0;
    %assign/vec4 v0x146f020_0, 0;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x135bc70;
T_153 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %vpi_call/w 9 755 "$display", "\012Error: I_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0x135be00 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 756 "$stop" {0 0 0};
    %jmp T_153.3;
T_153.0 ;
    %jmp T_153.3;
T_153.1 ;
    %jmp T_153.3;
T_153.3 ;
    %pop/vec4 1;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_153.4, 6;
    %dup/vec4;
    %pushi/vec4 4476993, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_153.5, 6;
    %dup/vec4;
    %pushi/vec4 4408402, 0, 32; draw_string_vec4
    %cmp/u;
    %jmp/1 T_153.6, 6;
    %vpi_call/w 9 769 "$display", "\012Error: I_SERDES instance %m has parameter DPA_MODE set to %s.  Valid values are NONE, DPA, CDR\012", P_0x135be40 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 770 "$stop" {0 0 0};
    %jmp T_153.8;
T_153.4 ;
    %jmp T_153.8;
T_153.5 ;
    %jmp T_153.8;
T_153.6 ;
    %jmp T_153.8;
T_153.8 ;
    %pop/vec4 1;
    %end;
    .thread T_153;
    .scope S_0x157c3e0;
T_154 ;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_154.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_154.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_154.2, 6;
    %vpi_call/w 5 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0x157c5c0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 35 "$stop" {0 0 0};
    %jmp T_154.4;
T_154.0 ;
    %jmp T_154.4;
T_154.1 ;
    %jmp T_154.4;
T_154.2 ;
    %jmp T_154.4;
T_154.4 ;
    %pop/vec4 1;
    %end;
    .thread T_154;
    .scope S_0x196e130;
T_155 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19c0b00_0, 0, 32;
    %end;
    .thread T_155, $init;
    .scope S_0x196e130;
T_156 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x19c0a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0880_0, 0;
    %assign/vec4 v0x19c07e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c0ce0_0, 0;
    %delay 10000, 0;
    %fork TD_co_sim_GJC44.compare, S_0x196f130;
    %join;
    %fork t_1, S_0x196e930;
    %jmp t_0;
    .scope S_0x196e930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18d4f40_0, 0, 32;
T_156.0 ; Top of for-loop
    %load/vec4 v0x18d4f40_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_156.1, 5;
    %vpi_func 3 27 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x19c07e0_0, 0;
    %vpi_func 3 28 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x19c0880_0, 0;
    %vpi_func 3 29 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x19c0a60_0, 0;
    %vpi_func 3 30 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x19c0ce0_0, 0;
    %delay 10000, 0;
    %fork TD_co_sim_GJC44.compare, S_0x196f130;
    %join;
T_156.2 ; for-loop step statement
    %load/vec4 v0x18d4f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18d4f40_0, 0, 32;
    %jmp T_156.0;
T_156.1 ; for-loop exit label
    %end;
    .scope S_0x196e130;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c07e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c0880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c0a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19c0ce0_0, 0;
    %fork TD_co_sim_GJC44.compare, S_0x196f130;
    %join;
    %delay 10000, 0;
    %load/vec4 v0x19c0b00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_156.3, 4;
    %vpi_call/w 3 43 "$display", "**** All Comparison Matched *** \012\011\011Simulation Passed\012" {0 0 0};
    %jmp T_156.4;
T_156.3 ;
    %vpi_call/w 3 45 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x19c0b00_0 {0 0 0};
T_156.4 ;
    %delay 200000, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_156;
    .scope S_0x196e130;
T_157 ;
    %vpi_call/w 3 60 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 61 "$dumpvars" {0 0 0};
    %end;
    .thread T_157;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././sim/co_sim_tb/co_sim_GJC44.v";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/GJC44/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC44_post_synth.v";
    "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/GJC44/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC44_post_route.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v";
