
---------- Begin Simulation Statistics ----------
final_tick                               135885426250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    476                       # Simulator instruction rate (inst/s)
host_mem_usage                               32270556                       # Number of bytes of host memory used
host_op_rate                                      489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                146645.83                       # Real time elapsed on the host
host_tick_rate                                 530524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69770152                       # Number of instructions simulated
sim_ops                                      71708024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077799                       # Number of seconds simulated
sim_ticks                                 77799186875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.860857                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266634                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               360995                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            317959                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51909                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           63414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11505                       # Number of indirect misses.
system.cpu.branchPred.lookups                  585253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100428                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7129                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3241536                       # Number of instructions committed
system.cpu.committedOps                       3666742                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.207234                       # CPI: cycles per instruction
system.cpu.discardedOps                         72398                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1719140                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            893072                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           412606                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9075518                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237686                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5415                       # number of quiesce instructions executed
system.cpu.numCycles                         13637899                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5415                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2030709     55.38%     55.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11578      0.32%     55.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                 986959     26.92%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                637496     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3666742                       # Class of committed instruction
system.cpu.quiesceCycles                    110840800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4562381                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2399129                       # Transaction distribution
system.membus.trans_dist::ReadResp            2403567                       # Transaction distribution
system.membus.trans_dist::WriteReq            1489650                       # Transaction distribution
system.membus.trans_dist::WriteResp           1489650                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3933                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2315                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1961                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4190                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       127261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7668742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7668742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7796612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       121664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       811212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    245397080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    245397080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               246224676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3901998                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004235                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3901928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      70      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3901998                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10616286520                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           110666871                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              755015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21514875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           95099329                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14936215548                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1283750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4211869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1052967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5264837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1052967                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4211869                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5264837                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5264837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5264837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10529673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3098112                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3098112                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5047121                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5047121                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        86722                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       418196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       225280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15249418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15536138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        12866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        12866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16290466                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1566                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        82016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          241                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       121664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6689568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3604480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    243990548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    248578068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       205604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       205604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259379608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27372357002                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         18004190                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          759                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22037283871                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14349137000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2932736                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       520192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11793234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12635608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5686023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7581365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37696229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7581365                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5686023                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13267388                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11793234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12635608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13267388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13267388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     50963617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       156452                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       598820                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1047552                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4897                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447265                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5686023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13267388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       631780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19585192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5686023                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2010972                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7696996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5686023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18953411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2642753                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27282187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2393607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2393599                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1440768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1440768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       159946                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7481354                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7668742                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      5116704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    239403028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       205604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    245397080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4810034                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4810034    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4810034                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11551614360                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  13408665000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    156429832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3014656                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3604480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    163048968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3607536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3674912                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7282448                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39107458                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       112640                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39314306                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       901884                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       114890                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1016774                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2010687236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38749197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     46330561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2095766994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46369842                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47235866                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     93605708                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2057057078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     85985063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     46330561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189372702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171376660                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     88473600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    260833300                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99614720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    155516948                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    255131668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42844165                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2764800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45639685                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24903680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4859909                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29763589                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      8423738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2202807856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1137204688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4211869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3352648151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1280408241                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1998953386                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3279361626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      8423738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3483216096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3136158073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4211869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6632009777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           83                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          339                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       210593                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         278872                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       210593                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       210593                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       210593                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        278872                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2102048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    150929428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       156644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153576472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       251712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     88473600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92460864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        32869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2358277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2399670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1382400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1444701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27018894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1939987217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2013440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4991723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1974011274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3235407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38749197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1137204688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7581365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1052967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       631780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1188455403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3235407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     65768091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3077191904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7581365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1052967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2645220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4991723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3162466677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     79973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3739440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003445501250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4433                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4433                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4301154                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1534939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2399675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1444701                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2399675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1444701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            149905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            149930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            149968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            149866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            149863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           149917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           149879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           149883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           149899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             90245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             90312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80208302570                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11992175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143167221320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33441.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59691.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      6806                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2236910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1344424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2399661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1444701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2077877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   84678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   83589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 103673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 227833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  13117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  20356                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       261810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.468470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.415478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.552550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6261      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6029      2.30%      4.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4079      1.56%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4599      1.76%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4886      1.87%      9.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4312      1.65%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3605      1.38%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4078      1.56%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       223961     85.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       261810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     541.039702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    873.453295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3059     69.01%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.16%     69.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.14%     69.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.07%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.23%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      0.18%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.07%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           10      0.23%     70.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          415      9.36%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.14%     79.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.11%     79.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.07%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.07%     79.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.02%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           18      0.41%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          796     17.96%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.05%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.02%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           71      1.60%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4433                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     325.897135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     62.000448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.161160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2928     66.05%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            64      1.44%     67.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.45%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      0.36%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.25%     68.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.25%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.27%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.09%     69.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.11%     69.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.14%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.11%     69.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.11%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.05%     69.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.02%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.05%     69.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.02%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.02%     69.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.02%     69.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     69.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.05%     69.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.02%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.05%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.05%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.05%     70.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           66      1.49%     71.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1259     28.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4433                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              153499840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92460928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153576792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92460864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1973.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1188.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1974.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1188.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77799018625                       # Total gap between requests
system.mem_ctrls.avgGap                      20237.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2102048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    150850260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       156964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       252928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3014656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     88472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27018894.212575279176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1938969622.425118923187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2017553.220089487033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4989255.229924920946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3251036.548831539694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38749196.760162159801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1137189880.173795938492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7581364.583509987220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1052967.303265275899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 631780.381959165563                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        32869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2358277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3933                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1382400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2843587820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 139682400100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    394081260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247152140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23512923515                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  63785480435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1352451952225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  50256592040                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   4735131420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    732852600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86512.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59230.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    160130.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40730.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5978368.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1354141.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    978336.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5453189.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3699321.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    954235.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         129195441.449985                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         90174251.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4362235500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2007820466.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     744797711.700145                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1210192903.874701                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     626257521.600044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9170673796.875675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.876217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32315070550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4208610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41278992700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10830                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12793710.710988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    67390733.987250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5415    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       104500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66607482750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  69277943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1210383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1210383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1210383                       # number of overall hits
system.cpu.icache.overall_hits::total         1210383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          256                       # number of overall misses
system.cpu.icache.overall_misses::total           256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11116875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11116875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11116875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11116875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1210639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1210639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1210639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1210639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43425.292969                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43425.292969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43425.292969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43425.292969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10710875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10710875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10710875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10710875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.355469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.355469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.355469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.355469                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1210383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1210383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11116875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11116875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1210639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1210639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43425.292969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43425.292969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10710875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10710875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.355469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.355469                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.150375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8837610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          91109.381443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.150375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2421534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2421534                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1573840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1573840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1573840                       # number of overall hits
system.cpu.dcache.overall_hits::total         1573840                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7963                       # number of overall misses
system.cpu.dcache.overall_misses::total          7963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    580168500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    580168500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    580168500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    580168500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1581803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1581803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1581803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1581803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72858.030893                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72858.030893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72858.030893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72858.030893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3933                       # number of writebacks
system.cpu.dcache.writebacks::total              3933                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1812                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1812                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        54404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        54404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    449805750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    449805750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    449805750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    449805750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    119903750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    119903750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73127.255731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73127.255731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73127.255731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73127.255731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.950996                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.950996                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6151                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       989441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          989441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    320807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    320807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       993664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       993664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75966.729813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75966.729813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    312908375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    312908375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    119903750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119903750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74679.803103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74679.803103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.826512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.826512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       584399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         584399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    259361000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    259361000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69347.860963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69347.860963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        48882                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        48882                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136897375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136897375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69809.982152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69809.982152                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              195239                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.741018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6333363                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6333363                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135885426250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               135887398750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    476                       # Simulator instruction rate (inst/s)
host_mem_usage                               32270556                       # Number of bytes of host memory used
host_op_rate                                      489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                146646.16                       # Real time elapsed on the host
host_tick_rate                                 530537                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69772214                       # Number of instructions simulated
sim_ops                                      71710572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077801                       # Number of seconds simulated
sim_ticks                                 77801159375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.854647                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266746                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               361177                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23874                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            318007                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51909                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           63414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11505                       # Number of indirect misses.
system.cpu.branchPred.lookups                  585554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100527                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7129                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3243598                       # Number of instructions committed
system.cpu.committedOps                       3669290                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.205532                       # CPI: cycles per instruction
system.cpu.discardedOps                         72447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1720383                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            893590                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           412809                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9076261                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237782                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5415                       # number of quiesce instructions executed
system.cpu.numCycles                         13641055                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5415                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2032179     55.38%     55.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11578      0.32%     55.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                 987550     26.91%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                637982     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3669290                       # Class of committed instruction
system.cpu.quiesceCycles                    110840800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4564794                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2399287                       # Transaction distribution
system.membus.trans_dist::ReadResp            2403730                       # Transaction distribution
system.membus.trans_dist::WriteReq            1489650                       # Transaction distribution
system.membus.trans_dist::WriteResp           1489650                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3933                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2319                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1961                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4192                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       127267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7669059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7669059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7796941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       640192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       121664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       811340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    245407256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    245407256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               246235108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3902160                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004235                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3902090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      70      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3902160                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10616451145                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           110666871                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              761765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21514875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           95110614                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14937086628                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1293750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4211762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1052941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5264703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1052941                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4211762                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5264703                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5264703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5264703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10529406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3098112                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3098112                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5047437                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5047437                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        86722                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       418196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       225280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15249418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15536138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        13498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        13498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16291098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1566                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        82016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          241                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       121664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6689568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3604480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    243990548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    248578068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       215716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       215716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259389720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27373458002                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         18004822                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          759                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22038231871                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14349453000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2932736                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       520192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11792935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12635287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5685879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7581172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37695274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7581172                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5685879                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13267052                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11792935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12635287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13267052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13267052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     50962325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       166564                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       608932                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1047552                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5213                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447581                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5685879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13267052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       631764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19584695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5685879                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2140894                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7826773                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5685879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18952931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2772658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27411468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2393765                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2393758                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1440768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1440768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       159946                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7481354                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6767                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7669059                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      5116704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    239403028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       215780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    245407256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4810192                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4810192    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4810192                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11551772360                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  13409460000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    156433416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3014656                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3604480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    163052552                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3607736                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3674912                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7282648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39108354                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       112640                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39315202                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       901934                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       114890                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1016824                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2010682325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38748214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     46329387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2095759926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46371237                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47234669                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     93605906                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2057053562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     85982883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     46329387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189365832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171376660                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     88473600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    260833300                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99614720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    155516948                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    255131668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42844165                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2764800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45639685                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24903680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4859909                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29763589                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      8423525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2202752008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1137175856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4211762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3352563151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1280375778                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1998902706                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3279278484                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      8423525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3483127786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3136078562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4211762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6631841635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16512                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          258                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           83                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       212233                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68277                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         280510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       212233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       212233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       212233                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68277                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        280510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2102048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    150929428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       166820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153586776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       251712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     88473600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92460864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        32869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2358277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2399831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1382400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1444701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27018209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1939938032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2144184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4993242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1974093667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3235325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38748214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1137175856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7581172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1052941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       631764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1188425272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3235325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     65766424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3077113888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7581172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1052941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2775948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4993242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3162518939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     79973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3739440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003445501250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4433                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4433                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4301443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1534939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2399835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1444701                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2399835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1444701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            149905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            149930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            149968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            149898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            149895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           149917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           149879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           149884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           149899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             90245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             90312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80214712480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11992975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143177831230                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33442.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59692.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      6806                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2237057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1344424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2399821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1444701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2078001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   84693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   83596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 103673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 227833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  13117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  20356                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       261824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.460768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.399771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.563800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6262      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6031      2.30%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4079      1.56%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4599      1.76%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4886      1.87%      9.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4313      1.65%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3605      1.38%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4079      1.56%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       223970     85.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       261824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     541.039702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    873.453295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3059     69.01%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.16%     69.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.14%     69.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.07%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.23%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      0.18%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.07%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           10      0.23%     70.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          415      9.36%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.14%     79.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.11%     79.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.07%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.07%     79.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.02%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           18      0.41%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          796     17.96%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.05%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.02%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           71      1.60%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4433                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     325.897135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     62.000448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.161160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2928     66.05%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            64      1.44%     67.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.45%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      0.36%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.25%     68.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.25%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.27%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.09%     69.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.11%     69.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.14%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.11%     69.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.11%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.05%     69.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.02%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.05%     69.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.02%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.02%     69.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.02%     69.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     69.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.05%     69.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.02%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.05%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.05%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.05%     70.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           66      1.49%     71.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1259     28.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4433                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              153510080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92460928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153587032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92460864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1973.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1188.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1974.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1188.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77801149625                       # Total gap between requests
system.mem_ctrls.avgGap                      20236.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2102048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    150850260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       167076                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       252928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3014656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     88472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27018209.200047671795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1938920463.548683404922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2147474.425087897573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4990773.956573831849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3250954.125000788365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38748214.348187536001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1137161048.893431186676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7581172.372471474111                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1052940.607287704712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 631764.364372622804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        32869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2358277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3933                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1382400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2843587820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 139682400100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    404367455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247475855                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23512923515                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  63785480435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1352451952225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  50256592040                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   4735131420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    732852600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86512.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59230.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    154397.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40770.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5978368.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1354141.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    978336.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5453189.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3699321.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    954235.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         129201855.974985                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         90179073.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4362526500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2007820466.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     744834875.400145                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1210244869.049701                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     626258469.600044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9171066109.875675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.878270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32315070550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4208820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41280755200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10830                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12793710.710988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    67390733.987250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5415    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       104500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66609455250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  69277943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1211041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1211041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1211041                       # number of overall hits
system.cpu.icache.overall_hits::total         1211041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::total           258                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11203125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11203125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11203125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11203125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1211299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1211299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1211299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1211299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.965116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.965116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.965116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.965116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10794625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10794625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10794625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10794625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.631783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.631783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.631783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.631783                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1211041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1211041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           258                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11203125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11203125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1211299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1211299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.965116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.965116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10794625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10794625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.631783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.631783                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.150523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22370616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          42692.015267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.150523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2422856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2422856                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1574932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1574932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1574932                       # number of overall hits
system.cpu.dcache.overall_hits::total         1574932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7965                       # number of overall misses
system.cpu.dcache.overall_misses::total          7965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    580560375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    580560375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    580560375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    580560375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1582897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1582897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1582897                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1582897                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72888.935970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72888.935970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72888.935970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72888.935970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3933                       # number of writebacks
system.cpu.dcache.writebacks::total              3933                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1812                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1812                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        54404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        54404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    450194750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    450194750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    450194750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    450194750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    119903750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    119903750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73166.707297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73166.707297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73166.707297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73166.707297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.950996                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.950996                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6153                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       990047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          990047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    321199375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    321199375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       994272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       994272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76023.520710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76023.520710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313297375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313297375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    119903750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119903750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74736.969227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74736.969227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.826512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.826512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       584885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         584885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    259361000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    259361000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69347.860963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69347.860963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        48882                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        48882                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136897375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136897375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69809.982152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69809.982152                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1583888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6665                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.642611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6337741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6337741                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135887398750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
