{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550226629918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550226629922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 16:00:29 2019 " "Processing started: Fri Feb 15 16:00:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550226629922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226629922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226629922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550226630645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550226630645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644878 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644878 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-bhv " "Found design unit 10: Full_Adder-bhv" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/Gates.vhdl" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644909 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1550226644909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-struct " "Found design unit 1: mux-struct" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rightshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightshift-struct " "Found design unit 1: rightshift-struct" {  } { { "rightshift.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/rightshift.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightshift " "Found entity 1: rightshift" {  } { { "rightshift.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/rightshift.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/multiplier.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/multiplier.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift-struct " "Found design unit 1: leftshift-struct" {  } { { "leftshift.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/leftshift.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/leftshift.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitadder-Equations " "Found design unit 1: eightbitadder-Equations" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/eightbitadder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644940 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitadder " "Found entity 1: eightbitadder" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/eightbitadder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644940 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550226644940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226644940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550226644987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux DUT:dut_instance\|mux:add_instance " "Elaborating entity \"mux\" for hierarchy \"DUT:dut_instance\|mux:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/DUT.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645003 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] mux.vhdl(52) " "Inferred latch for \"Z\[0\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] mux.vhdl(52) " "Inferred latch for \"Z\[1\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] mux.vhdl(52) " "Inferred latch for \"Z\[2\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] mux.vhdl(52) " "Inferred latch for \"Z\[3\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[4\] mux.vhdl(52) " "Inferred latch for \"Z\[4\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[5\] mux.vhdl(52) " "Inferred latch for \"Z\[5\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[6\] mux.vhdl(52) " "Inferred latch for \"Z\[6\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[7\] mux.vhdl(52) " "Inferred latch for \"Z\[7\]\" at mux.vhdl(52)" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder DUT:dut_instance\|mux:add_instance\|eightbitadder:S0 " "Elaborating entity \"eightbitadder\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|eightbitadder:S0\"" {  } { { "mux.vhdl" "S0" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C8 eightbitadder.vhdl(14) " "Verilog HDL or VHDL warning at eightbitadder.vhdl(14): object \"C8\" assigned a value but never read" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/eightbitadder.vhdl" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 "|DUT|mux:add_instance|eightbitadder:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER DUT:dut_instance\|mux:add_instance\|eightbitadder:S0\|HALF_ADDER:FA0 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|eightbitadder:S0\|HALF_ADDER:FA0\"" {  } { { "eightbitadder.vhdl" "FA0" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/eightbitadder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder DUT:dut_instance\|mux:add_instance\|eightbitadder:S0\|Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|eightbitadder:S0\|Full_Adder:FA1\"" {  } { { "eightbitadder.vhdl" "FA1" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/eightbitadder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift DUT:dut_instance\|mux:add_instance\|leftshift:S1 " "Elaborating entity \"leftshift\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|leftshift:S1\"" {  } { { "mux.vhdl" "S1" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightshift DUT:dut_instance\|mux:add_instance\|rightshift:S2 " "Elaborating entity \"rightshift\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|rightshift:S2\"" {  } { { "mux.vhdl" "S2" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier DUT:dut_instance\|mux:add_instance\|multiplier:S3 " "Elaborating entity \"multiplier\" for hierarchy \"DUT:dut_instance\|mux:add_instance\|multiplier:S3\"" {  } { { "mux.vhdl" "S3" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550226645034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[0\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[0\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[1\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[1\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[2\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[2\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[3\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[3\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[4\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[4\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[5\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[5\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[6\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[6\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DUT:dut_instance\|mux:add_instance\|Z\[7\] " "LATCH primitive \"DUT:dut_instance\|mux:add_instance\|Z\[7\]\" is permanently enabled" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/ALU/mux.vhdl" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1550226645237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550226645800 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550226645800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550226645800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550226645800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550226645940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 16:00:45 2019 " "Processing ended: Fri Feb 15 16:00:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550226645940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550226645940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550226645940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550226645940 ""}
