
*** Running vivado
    with args -log top_Wordle_Matcher_HDL_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Wordle_Matcher_HDL_0_4.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Apr 28 01:20:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Wordle_Matcher_HDL_0_4.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Xilinx/reconfig/ip_repo/Wordle_Matcher_HDL_1_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/reconfig/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_Wordle_Matcher_HDL_0_4
Command: synth_design -top top_Wordle_Matcher_HDL_0_4 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 29052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.355 ; gain = 468.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Wordle_Matcher_HDL_0_4' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ip/top_Wordle_Matcher_HDL_0_4/synth/top_Wordle_Matcher_HDL_0_4.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Wordle_Matcher_HDL' declared at 'd:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL.vhd:5' bound to instance 'U0' of component 'Wordle_Matcher_HDL' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ip/top_Wordle_Matcher_HDL_0_4/synth/top_Wordle_Matcher_HDL_0_4.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Wordle_Matcher_HDL' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI' declared at 'd:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI_inst' of component 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-638] synthesizing module 'wordle_fsm_reconfig' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/wordle_fsm_reconfig.vhd:60]
INFO: [Synth 8-638] synthesizing module 'pos_fsm' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/pos_fsm.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'pos_fsm' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/pos_fsm.vhd:58]
INFO: [Synth 8-638] synthesizing module 'cnt_fsm' [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/cnt_fsm.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'cnt_fsm' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/cnt_fsm.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'wordle_fsm_reconfig' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/wordle_fsm_reconfig.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Wordle_Matcher_HDL' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ipshared/4c7f/src/Wordle_Matcher_HDL.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'top_Wordle_Matcher_HDL_0_4' (0#1) [d:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.gen/sources_1/bd/top/ip/top_Wordle_Matcher_HDL_0_4/synth/top_Wordle_Matcher_HDL_0_4.vhd:82]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.949 ; gain = 588.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.949 ; gain = 588.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.949 ; gain = 588.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1125.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1208.160 ; gain = 0.559
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.160 ; gain = 670.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.160 ; gain = 670.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.160 ; gain = 670.594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pos_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wordle_fsm_reconfig'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                   s_acc |                              101 |                              110
                   s_rej |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pos_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                  s_null |                             0101 |                             0101
                 s_check |                             0110 |                             0110
                   s_acc |                             0111 |                             1000
                   s_rej |                             1000 |                             0111
                 s_error |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wordle_fsm_reconfig'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1208.160 ; gain = 670.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	  10 Input   32 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 10    
	  10 Input    8 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   5 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	  10 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Wordle_Matcher_HDL_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1208.160 ; gain = 670.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1309.297 ; gain = 771.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1309.742 ; gain = 772.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1328.617 ; gain = 791.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    13|
|3     |LUT3  |    25|
|4     |LUT4  |    53|
|5     |LUT5  |    42|
|6     |LUT6  |   236|
|7     |MUXF7 |     8|
|8     |FDCE  |    27|
|9     |FDRE  |   273|
|10    |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1535.023 ; gain = 915.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.023 ; gain = 997.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1535.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5aad1399
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1535.023 ; gain = 1225.750
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.runs/top_Wordle_Matcher_HDL_0_4_synth_1/top_Wordle_Matcher_HDL_0_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_Wordle_Matcher_HDL_0_4, cache-ID = 603005681854e155
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/reconfig/wordle_fsm_platform/wordle_fsm_platform.runs/top_Wordle_Matcher_HDL_0_4_synth_1/top_Wordle_Matcher_HDL_0_4.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_Wordle_Matcher_HDL_0_4_utilization_synth.rpt -pb top_Wordle_Matcher_HDL_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 28 01:21:21 2025...
