
---------- Begin Simulation Statistics ----------
simSeconds                                   0.032247                       # Number of seconds simulated (Second)
simTicks                                  32247340001                       # Number of ticks simulated (Tick)
finalTick                                19811166018501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2449.27                       # Real time elapsed on the host (Second)
hostTickRate                                 13166107                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11948292                       # Number of bytes of host memory used (Byte)
simInsts                                  10051496994                       # Number of instructions simulated (Count)
simOps                                    10175652921                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4103876                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4154567                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         3692470                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                            914.656923                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.001093                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.commitStats0.numInsts                4037                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi               914.656923                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.001093                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu10.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu10.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu10.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu10.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu10.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu10.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu10.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu10.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu11.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu11.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu11.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu11.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu11.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu11.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu11.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu11.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        3102726                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                         28206.600000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.000035                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu12.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu12.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu12.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu12.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu12.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu12.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu12.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu12.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu12.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi            28206.600000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.000035                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numVMExits                             1                       # total number of KVM exits (Count)
system.cpu13.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu13.numExitSignal                          1                       # exits due to signal delivery (Count)
system.cpu13.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu13.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu13.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu13.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu13.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu13.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu14.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu14.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu14.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu14.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu14.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu14.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu14.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu14.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu15.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu15.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu15.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu15.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu15.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu15.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu15.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu15.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu16.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu16.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu16.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu16.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu16.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu16.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu16.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu16.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu16.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu16.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu16.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu16.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu16.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu16.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu16.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu16.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu16.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu16.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu16.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu16.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu16.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu16.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu16.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu16.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu16.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu16.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu16.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu16.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu16.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu16.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu16.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu16.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu17.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu17.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu17.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu17.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu17.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu17.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu17.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu17.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu17.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu17.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu17.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu17.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu17.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu17.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu17.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu17.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu17.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu17.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu17.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu17.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu17.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu17.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu17.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu17.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu17.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu17.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu17.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu17.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu17.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu17.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu17.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu17.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu18.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu18.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu18.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu18.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu18.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu18.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu18.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu18.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu18.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu18.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu18.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu18.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu18.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu18.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu18.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu18.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu18.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu18.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu18.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu18.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu18.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu18.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu18.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu18.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu18.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu18.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu18.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu18.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu18.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu18.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu18.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu18.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu19.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu19.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu19.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu19.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu19.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu19.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu19.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu19.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu19.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu19.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu19.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu19.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu19.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu19.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu19.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu19.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu19.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu19.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu19.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu19.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu19.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu19.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu19.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu19.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu19.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu19.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu19.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu19.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu19.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu19.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu19.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu19.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         5593429                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                           1789.897280                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.000559                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.commitStats0.numInsts                3125                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi              1789.897280                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.000559                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu20.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu20.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu20.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu20.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu20.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu20.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu20.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu20.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu20.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu20.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu20.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu20.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu20.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu20.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu20.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu20.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu20.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu20.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu20.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu20.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu20.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu20.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu20.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu20.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu20.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu20.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu20.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu20.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu20.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu20.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu20.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu20.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu21.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu21.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu21.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu21.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu21.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu21.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu21.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu21.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu21.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu21.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu21.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu21.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu21.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu21.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu21.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu21.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu21.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu21.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu21.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu21.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu21.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu21.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu21.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu21.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu21.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu21.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu21.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu21.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu21.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu21.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu21.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu21.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu22.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu22.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu22.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu22.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu22.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu22.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu22.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu22.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu22.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu22.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu22.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu22.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu22.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu22.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu22.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu22.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu22.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu22.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu22.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu22.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu22.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu22.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu22.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu22.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu22.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu22.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu22.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu22.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu22.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu22.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu22.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu22.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu23.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu23.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu23.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu23.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu23.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu23.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu23.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu23.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu23.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu23.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu23.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu23.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu23.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu23.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu23.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu23.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu23.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu23.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu23.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu23.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu23.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu23.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu23.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu23.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu23.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu23.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu23.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu23.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu23.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu23.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu23.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu23.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu24.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu24.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu24.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu24.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu24.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu24.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu24.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu24.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu24.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu24.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu24.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu24.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu24.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu24.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu24.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu24.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu24.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu24.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu24.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu24.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu24.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu24.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu24.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu24.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu24.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu24.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu24.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu24.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu24.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu24.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu24.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu24.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu25.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu25.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu25.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu25.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu25.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu25.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu25.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu25.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu25.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu25.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu25.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu25.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu25.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu25.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu25.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu25.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu25.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu25.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu25.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu25.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu25.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu25.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu25.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu25.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu25.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu25.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu25.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu25.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu25.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu25.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu25.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu25.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu26.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu26.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu26.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu26.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu26.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu26.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu26.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu26.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu26.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu26.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu26.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu26.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu26.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu26.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu26.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu26.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu26.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu26.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu26.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu26.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu26.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu26.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu26.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu26.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu26.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu26.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu26.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu26.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu26.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu26.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu26.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu26.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                         3604611                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                          32769.190909                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000031                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi             32769.190909                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000031                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         3706699                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                          33697.263636                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.000030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu4.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu4.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu4.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu4.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu4.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu4.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu4.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu4.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu4.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi             33697.263636                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.000030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         2969514                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                           1133.402290                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.000882                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numVMExits                             11                       # total number of KVM exits (Count)
system.cpu5.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu5.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu5.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu5.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu5.numIO                                   5                       # number of VM exits due to legacy IO (Count)
system.cpu5.numHalt                                 1                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu5.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu5.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu5.commitStats0.numInsts                2620                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi              1133.402290                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.000882                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         3698611                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                          33623.736364                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.000030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu6.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu6.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu6.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu6.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu6.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu6.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu6.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu6.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu6.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi             33623.736364                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.000030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         3577179                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                          32519.809091                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.000031                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu7.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu7.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu7.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu7.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu7.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu7.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu7.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu7.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu7.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi             32519.809091                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.000031                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu8.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu8.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu8.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu8.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu8.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu8.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu8.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu8.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu9.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu9.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu9.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu9.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu9.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu9.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu9.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu9.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON 19781109917000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF  30056101501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2111                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2111                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 3903                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                3903                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          986                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1048                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio         1392                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          334                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         1794                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           96                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::total          130                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         3942                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          254                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         4252                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          452                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          370                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          468                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          272                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port          138                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          142                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          224                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          272                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           80                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::total           80                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          836                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          160                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          120                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          126                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          228                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          274                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          114                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::total           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          288                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          356                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           96                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::total           98                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           98                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          100                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           92                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::total           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::total           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::total           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          100                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    12028                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port         1972                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2096                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          786                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          668                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         1590                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::total          212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         1971                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          508                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         2591                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          904                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          740                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          544                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port          276                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          284                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          544                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::total          160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port         1304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::total         1672                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          337                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          240                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          252                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          456                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          548                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          228                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          712                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::total          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          200                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          185                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     16079                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy              144975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              420466                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              151978                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy              166973                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer19.occupancy              163473                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy              1238000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer20.occupancy             1265982                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer21.occupancy              365978                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer22.occupancy              359482                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer23.occupancy              308473                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer24.occupancy              258448                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer25.occupancy              249480                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer26.occupancy              122478                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer27.occupancy              156973                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer28.occupancy              678416                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer29.occupancy              292940                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer30.occupancy              198970                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer31.occupancy              268975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer31.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer32.occupancy              166973                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer32.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer33.occupancy              138975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer33.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer34.occupancy              311475                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer34.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer35.occupancy              154973                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer35.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer36.occupancy              156473                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer36.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer37.occupancy              180971                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer37.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer38.occupancy              146475                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer38.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer39.occupancy              141476                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer39.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer40.occupancy              161971                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer40.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer41.occupancy              150974                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer41.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              2495500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              779469                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer11.occupancy              91500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer13.occupancy            3683500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer15.occupancy             360500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer17.occupancy             374000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer19.occupancy             264000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer21.occupancy             107500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer23.occupancy             216000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer25.occupancy              60000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer27.occupancy              79000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer29.occupancy             669500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy               64500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer31.occupancy             129000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer33.occupancy              96000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer33.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer35.occupancy             217000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer35.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer37.occupancy              87000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer37.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer39.occupancy              64500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer39.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer41.occupancy             284000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer41.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer43.occupancy              74000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer43.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer45.occupancy              75500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer45.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer47.occupancy              85000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer47.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer49.occupancy              71000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer49.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             1258500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer51.occupancy              64500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer51.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer53.occupancy              70500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer53.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer55.occupancy              75500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer55.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy               77500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy               82000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls0.bytesRead::ruby.dir_cntrl0        54848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesRead::total              54848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesWritten::ruby.dir_cntrl0         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.numReads::ruby.dir_cntrl0          857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numReads::total                 857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::ruby.dir_cntrl0           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.bwRead::ruby.dir_cntrl0      1700853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwRead::total               1700853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::ruby.dir_cntrl0       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::ruby.dir_cntrl0      1875504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::total              1875504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.bytesRead::ruby.dir_cntrl1        56128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesRead::total              56128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesWritten::ruby.dir_cntrl1         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.numReads::ruby.dir_cntrl1          877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numReads::total                 877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::ruby.dir_cntrl1           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.bwRead::ruby.dir_cntrl1      1740547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwRead::total               1740547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::ruby.dir_cntrl1       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::ruby.dir_cntrl1      1915197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::total              1915197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.bytesRead::ruby.dir_cntrl10        61376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesRead::total             61376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesWritten::ruby.dir_cntrl10         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.numReads::ruby.dir_cntrl10          959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numReads::total                959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::ruby.dir_cntrl10           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.bwRead::ruby.dir_cntrl10      1903289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwRead::total              1903289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::ruby.dir_cntrl10       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::ruby.dir_cntrl10      2077939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::total             2077939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.bytesRead::ruby.dir_cntrl11        61056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesRead::total             61056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesWritten::ruby.dir_cntrl11         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.numReads::ruby.dir_cntrl11          954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numReads::total                954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::ruby.dir_cntrl11           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.bwRead::ruby.dir_cntrl11      1893365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwRead::total              1893365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::ruby.dir_cntrl11       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::ruby.dir_cntrl11      2068016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::total             2068016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.bytesRead::ruby.dir_cntrl12        57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesRead::total             57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesWritten::ruby.dir_cntrl12         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.numReads::ruby.dir_cntrl12          902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numReads::total                902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::ruby.dir_cntrl12           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.bwRead::ruby.dir_cntrl12      1790163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwRead::total              1790163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::ruby.dir_cntrl12       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::ruby.dir_cntrl12      1964813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::total             1964813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.bytesRead::ruby.dir_cntrl13        59584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesRead::total             59584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesWritten::ruby.dir_cntrl13         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.numReads::ruby.dir_cntrl13          931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numReads::total                931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::ruby.dir_cntrl13           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.bwRead::ruby.dir_cntrl13      1847718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwRead::total              1847718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::ruby.dir_cntrl13       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::ruby.dir_cntrl13      2022368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::total             2022368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.bytesRead::ruby.dir_cntrl14        57856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesRead::total             57856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesWritten::ruby.dir_cntrl14         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.numReads::ruby.dir_cntrl14          904                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numReads::total                904                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::ruby.dir_cntrl14           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.bwRead::ruby.dir_cntrl14      1794132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwRead::total              1794132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::ruby.dir_cntrl14       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::ruby.dir_cntrl14      1968783                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::total             1968783                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.bytesRead::ruby.dir_cntrl15        58880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesRead::total             58880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesWritten::ruby.dir_cntrl15         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.numReads::ruby.dir_cntrl15          920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numReads::total                920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::ruby.dir_cntrl15           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.bwRead::ruby.dir_cntrl15      1825887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwRead::total              1825887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::ruby.dir_cntrl15       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::ruby.dir_cntrl15      2000537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::total             2000537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls16.bytesRead::ruby.dir_cntrl16        53248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesRead::total             53248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesWritten::ruby.dir_cntrl16         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.numReads::ruby.dir_cntrl16          832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numReads::total                832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::ruby.dir_cntrl16           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.bwRead::ruby.dir_cntrl16      1651237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwRead::total              1651237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::ruby.dir_cntrl16       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::ruby.dir_cntrl16      1825887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::total             1825887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls17.bytesRead::ruby.dir_cntrl17        53312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesRead::total             53312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesWritten::ruby.dir_cntrl17         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.numReads::ruby.dir_cntrl17          833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numReads::total                833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::ruby.dir_cntrl17           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.bwRead::ruby.dir_cntrl17      1653222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwRead::total              1653222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::ruby.dir_cntrl17       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::ruby.dir_cntrl17      1827872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::total             1827872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls18.bytesRead::ruby.dir_cntrl18        54400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesRead::total             54400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesWritten::ruby.dir_cntrl18         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.numReads::ruby.dir_cntrl18          850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numReads::total                850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::ruby.dir_cntrl18           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.bwRead::ruby.dir_cntrl18      1686961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwRead::total              1686961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::ruby.dir_cntrl18       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::ruby.dir_cntrl18      1861611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::total             1861611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls19.bytesRead::ruby.dir_cntrl19        55616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesRead::total             55616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesWritten::ruby.dir_cntrl19         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.numReads::ruby.dir_cntrl19          869                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numReads::total                869                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::ruby.dir_cntrl19           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.bwRead::ruby.dir_cntrl19      1724669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwRead::total              1724669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::ruby.dir_cntrl19       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::ruby.dir_cntrl19      1899319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::total             1899319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.bytesRead::ruby.dir_cntrl2        55424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesRead::total              55424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesWritten::ruby.dir_cntrl2         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.numReads::ruby.dir_cntrl2          866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numReads::total                 866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::ruby.dir_cntrl2           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.bwRead::ruby.dir_cntrl2      1718715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwRead::total               1718715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::ruby.dir_cntrl2       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::ruby.dir_cntrl2      1893365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::total              1893365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls20.bytesRead::ruby.dir_cntrl20        53696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesRead::total             53696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesWritten::ruby.dir_cntrl20         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.numReads::ruby.dir_cntrl20          839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numReads::total                839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::ruby.dir_cntrl20           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.bwRead::ruby.dir_cntrl20      1665130                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwRead::total              1665130                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::ruby.dir_cntrl20       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::ruby.dir_cntrl20      1839780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::total             1839780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls21.bytesRead::ruby.dir_cntrl21        54080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesRead::total             54080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesWritten::ruby.dir_cntrl21         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.numReads::ruby.dir_cntrl21          845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numReads::total                845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::ruby.dir_cntrl21           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.bwRead::ruby.dir_cntrl21      1677038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwRead::total              1677038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::ruby.dir_cntrl21       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::ruby.dir_cntrl21      1851688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::total             1851688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls22.bytesRead::ruby.dir_cntrl22        55936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesRead::total             55936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesWritten::ruby.dir_cntrl22         7616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.bytesWritten::total           7616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.numReads::ruby.dir_cntrl22          874                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numReads::total                874                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::ruby.dir_cntrl22          119                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::total               119                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.bwRead::ruby.dir_cntrl22      1734593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwRead::total              1734593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::ruby.dir_cntrl22       236175                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::total              236175                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::ruby.dir_cntrl22      1970767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::total             1970767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls23.bytesRead::ruby.dir_cntrl23        53440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesRead::total             53440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesWritten::ruby.dir_cntrl23         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.numReads::ruby.dir_cntrl23          835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numReads::total                835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::ruby.dir_cntrl23           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.bwRead::ruby.dir_cntrl23      1657191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwRead::total              1657191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::ruby.dir_cntrl23       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::ruby.dir_cntrl23      1831841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::total             1831841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls24.bytesRead::ruby.dir_cntrl24        59776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesRead::total             59776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesWritten::ruby.dir_cntrl24         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.numReads::ruby.dir_cntrl24          934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numReads::total                934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::ruby.dir_cntrl24           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.bwRead::ruby.dir_cntrl24      1853672                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwRead::total              1853672                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::ruby.dir_cntrl24       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::ruby.dir_cntrl24      2028322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::total             2028322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls25.bytesRead::ruby.dir_cntrl25        61440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesRead::total             61440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesWritten::ruby.dir_cntrl25         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.numReads::ruby.dir_cntrl25          960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numReads::total                960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::ruby.dir_cntrl25           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.bwRead::ruby.dir_cntrl25      1905273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwRead::total              1905273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::ruby.dir_cntrl25       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::ruby.dir_cntrl25      2079923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::total             2079923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls26.bytesRead::ruby.dir_cntrl26        59520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesRead::total             59520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesWritten::ruby.dir_cntrl26         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.numReads::ruby.dir_cntrl26          930                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numReads::total                930                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::ruby.dir_cntrl26           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.bwRead::ruby.dir_cntrl26      1845734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwRead::total              1845734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::ruby.dir_cntrl26       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::ruby.dir_cntrl26      2020384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::total             2020384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls27.bytesRead::ruby.dir_cntrl27        59072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesRead::total             59072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesWritten::ruby.dir_cntrl27         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.numReads::ruby.dir_cntrl27          923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numReads::total                923                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::ruby.dir_cntrl27           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.bwRead::ruby.dir_cntrl27      1831841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwRead::total              1831841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::ruby.dir_cntrl27       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::ruby.dir_cntrl27      2006491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::total             2006491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls28.bytesRead::ruby.dir_cntrl28        58176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesRead::total             58176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesWritten::ruby.dir_cntrl28         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.numReads::ruby.dir_cntrl28          909                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numReads::total                909                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::ruby.dir_cntrl28           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.bwRead::ruby.dir_cntrl28      1804056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwRead::total              1804056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::ruby.dir_cntrl28       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::ruby.dir_cntrl28      1978706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::total             1978706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls29.bytesRead::ruby.dir_cntrl29        57984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesRead::total             57984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesWritten::ruby.dir_cntrl29         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.numReads::ruby.dir_cntrl29          906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numReads::total                906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::ruby.dir_cntrl29           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.bwRead::ruby.dir_cntrl29      1798102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwRead::total              1798102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::ruby.dir_cntrl29       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::ruby.dir_cntrl29      1972752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::total             1972752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.bytesRead::ruby.dir_cntrl3        53824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesRead::total              53824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesWritten::ruby.dir_cntrl3         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.numReads::ruby.dir_cntrl3          841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numReads::total                 841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::ruby.dir_cntrl3           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.bwRead::ruby.dir_cntrl3      1669099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwRead::total               1669099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::ruby.dir_cntrl3       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::ruby.dir_cntrl3      1843749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::total              1843749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls30.bytesRead::ruby.dir_cntrl30        58368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesRead::total             58368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesWritten::ruby.dir_cntrl30         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.numReads::ruby.dir_cntrl30          912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numReads::total                912                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::ruby.dir_cntrl30           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.bwRead::ruby.dir_cntrl30      1810010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwRead::total              1810010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::ruby.dir_cntrl30       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::ruby.dir_cntrl30      1984660                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::total             1984660                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls31.bytesRead::ruby.dir_cntrl31        56960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesRead::total             56960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesWritten::ruby.dir_cntrl31         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.numReads::ruby.dir_cntrl31          890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numReads::total                890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::ruby.dir_cntrl31           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.bwRead::ruby.dir_cntrl31      1766347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwRead::total              1766347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::ruby.dir_cntrl31       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::total              174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::ruby.dir_cntrl31      1940997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::total             1940997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.bytesRead::ruby.dir_cntrl4        56640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesRead::total              56640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesWritten::ruby.dir_cntrl4         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.numReads::ruby.dir_cntrl4          885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numReads::total                 885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::ruby.dir_cntrl4           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.bwRead::ruby.dir_cntrl4      1756424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwRead::total               1756424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::ruby.dir_cntrl4       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::ruby.dir_cntrl4      1931074                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::total              1931074                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.bytesRead::ruby.dir_cntrl5        58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesRead::total              58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesWritten::ruby.dir_cntrl5         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.numReads::ruby.dir_cntrl5          911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numReads::total                 911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::ruby.dir_cntrl5           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.bwRead::ruby.dir_cntrl5      1808025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwRead::total               1808025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::ruby.dir_cntrl5       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::ruby.dir_cntrl5      1982675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::total              1982675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.bytesRead::ruby.dir_cntrl6        58432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesRead::total              58432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesWritten::ruby.dir_cntrl6         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.numReads::ruby.dir_cntrl6          913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numReads::total                 913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::ruby.dir_cntrl6           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.bwRead::ruby.dir_cntrl6      1811994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwRead::total               1811994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::ruby.dir_cntrl6       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::ruby.dir_cntrl6      1986644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::total              1986644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.bytesRead::ruby.dir_cntrl7        57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesRead::total              57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesWritten::ruby.dir_cntrl7         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.numReads::ruby.dir_cntrl7          902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numReads::total                 902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::ruby.dir_cntrl7           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.bwRead::ruby.dir_cntrl7      1790163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwRead::total               1790163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::ruby.dir_cntrl7       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::ruby.dir_cntrl7      1964813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::total              1964813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.bytesRead::ruby.dir_cntrl8        60672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesRead::total              60672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesWritten::ruby.dir_cntrl8         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.numReads::ruby.dir_cntrl8          948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numReads::total                 948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::ruby.dir_cntrl8           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.bwRead::ruby.dir_cntrl8      1881458                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwRead::total               1881458                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::ruby.dir_cntrl8       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::ruby.dir_cntrl8      2056108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::total              2056108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.bytesRead::ruby.dir_cntrl9        60288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesRead::total              60288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesWritten::ruby.dir_cntrl9         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.numReads::ruby.dir_cntrl9          942                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numReads::total                 942                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::ruby.dir_cntrl9           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.bwRead::ruby.dir_cntrl9      1869550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwRead::total               1869550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::ruby.dir_cntrl9       174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::total               174650                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::ruby.dir_cntrl9      2044200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::total              2044200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           44                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       180224                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           44                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           5119                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           8004576                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            31.049027                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           28.288210                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           13.944512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |     8004517    100.00%    100.00% |          27      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             8004576                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    265836894                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.000429                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |   265836845    100.00%    100.00% |          49      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    265836894                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      265836894                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.550688                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.030999                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         6.953664                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   265782109     99.98%     99.98% |       51089      0.02%    100.00% |        3631      0.00%    100.00% |          31      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        265836894                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    263950557                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |   263950557    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     263950557                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      1886337                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     78.607124                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    73.871202                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    28.882600                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |     1831552     97.10%     97.10% |       51089      2.71%     99.80% |        3631      0.19%    100.00% |          31      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      1886337                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          512                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         5119                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       4655282                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        30.168149                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       27.267702                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       14.829481                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     4655223    100.00%    100.00% |          27      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         4655282                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples       3313983                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        32.144887                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       29.734793                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       11.711752                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |     3300674     99.60%     99.60% |       12802      0.39%     99.98% |         341      0.01%     99.99% |         120      0.00%    100.00% |          45      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total         3313983                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size           64                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket          639                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples         35311                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        44.333182                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       33.307887                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev       42.686484                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |       30000     84.96%     84.96% |        2913      8.25%     93.21% |        1643      4.65%     97.86% |         723      2.05%     99.91% |          12      0.03%     99.94% |           9      0.03%     99.97% |           6      0.02%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total           35311                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |         857      2.99%      2.99% |         877      3.06%      6.05% |         866      3.02%      9.07% |         841      2.94%     12.01% |         885      3.09%     15.10% |         911      3.18%     18.28% |         913      3.19%     21.47% |         902      3.15%     24.61% |         948      3.31%     27.92% |         942      3.29%     31.21% |         959      3.35%     34.56% |         954      3.33%     37.89% |         902      3.15%     41.04% |         931      3.25%     44.28% |         904      3.16%     47.44% |         920      3.21%     50.65% |         832      2.90%     53.55% |         833      2.91%     56.46% |         850      2.97%     59.43% |         869      3.03%     62.46% |         839      2.93%     65.39% |         845      2.95%     68.34% |         872      3.04%     71.38% |         835      2.91%     74.30% |         934      3.26%     77.56% |         960      3.35%     80.91% |         930      3.25%     84.15% |         923      3.22%     87.38% |         909      3.17%     90.55% |         906      3.16%     93.71% |         912      3.18%     96.89% |         890      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        28651                       (Unspecified)
system.ruby.Directory_Controller.Data    |           2      2.11%      2.11% |           2      2.11%      4.21% |           2      2.11%      6.32% |           2      2.11%      8.42% |           2      2.11%     10.53% |           2      2.11%     12.63% |           2      2.11%     14.74% |           2      2.11%     16.84% |           2      2.11%     18.95% |           2      2.11%     21.05% |           2      2.11%     23.16% |           2      2.11%     25.26% |           2      2.11%     27.37% |           2      2.11%     29.47% |           2      2.11%     31.58% |           2      2.11%     33.68% |           2      2.11%     35.79% |           2      2.11%     37.89% |           2      2.11%     40.00% |           2      2.11%     42.11% |           2      2.11%     44.21% |           2      2.11%     46.32% |          33     34.74%     81.05% |           2      2.11%     83.16% |           2      2.11%     85.26% |           2      2.11%     87.37% |           2      2.11%     89.47% |           2      2.11%     91.58% |           2      2.11%     93.68% |           2      2.11%     95.79% |           2      2.11%     97.89% |           2      2.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total           95                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |         857      2.99%      2.99% |         877      3.06%      6.05% |         866      3.02%      9.07% |         841      2.94%     12.01% |         885      3.09%     15.10% |         911      3.18%     18.28% |         913      3.19%     21.46% |         902      3.15%     24.61% |         948      3.31%     27.92% |         942      3.29%     31.21% |         959      3.35%     34.55% |         954      3.33%     37.88% |         902      3.15%     41.03% |         931      3.25%     44.28% |         904      3.15%     47.44% |         920      3.21%     50.65% |         832      2.90%     53.55% |         833      2.91%     56.46% |         850      2.97%     59.42% |         869      3.03%     62.46% |         839      2.93%     65.39% |         845      2.95%     68.33% |         874      3.05%     71.39% |         835      2.91%     74.30% |         934      3.26%     77.56% |         960      3.35%     80.91% |         930      3.25%     84.16% |         923      3.22%     87.38% |         909      3.17%     90.55% |         906      3.16%     93.71% |         912      3.18%     96.89% |         890      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        28653                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |          88      3.09%      3.09% |          88      3.09%      6.18% |          88      3.09%      9.27% |          88      3.09%     12.36% |          88      3.09%     15.45% |          88      3.09%     18.55% |          88      3.09%     21.64% |          88      3.09%     24.73% |          88      3.09%     27.82% |          88      3.09%     30.91% |          88      3.09%     34.00% |          88      3.09%     37.09% |          88      3.09%     40.18% |          88      3.09%     43.27% |          88      3.09%     46.36% |          88      3.09%     49.46% |          88      3.09%     52.55% |          88      3.09%     55.64% |          88      3.09%     58.73% |          88      3.09%     61.82% |          88      3.09%     64.91% |          88      3.09%     68.00% |         119      4.18%     72.18% |          88      3.09%     75.27% |          88      3.09%     78.36% |          88      3.09%     81.45% |          88      3.09%     84.55% |          88      3.09%     87.64% |          88      3.09%     90.73% |          88      3.09%     93.82% |          88      3.09%     96.91% |          88      3.09%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total         2847                       (Unspecified)
system.ruby.Directory_Controller.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ::total           33                       (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE::total         2816                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |         857      2.99%      2.99% |         877      3.06%      6.05% |         866      3.02%      9.07% |         841      2.94%     12.01% |         885      3.09%     15.10% |         911      3.18%     18.28% |         913      3.19%     21.47% |         902      3.15%     24.61% |         948      3.31%     27.92% |         942      3.29%     31.21% |         959      3.35%     34.56% |         954      3.33%     37.89% |         902      3.15%     41.04% |         931      3.25%     44.28% |         904      3.16%     47.44% |         920      3.21%     50.65% |         832      2.90%     53.55% |         833      2.91%     56.46% |         850      2.97%     59.43% |         869      3.03%     62.46% |         839      2.93%     65.39% |         845      2.95%     68.34% |         872      3.04%     71.38% |         835      2.91%     74.30% |         934      3.26%     77.56% |         960      3.35%     80.91% |         930      3.25%     84.15% |         923      3.22%     87.38% |         909      3.17%     90.55% |         906      3.16%     93.71% |         912      3.18%     96.89% |         890      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        28651                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ::total            2                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE |          86      3.12%      3.12% |          86      3.12%      6.25% |          86      3.12%      9.38% |          86      3.12%     12.50% |          86      3.12%     15.62% |          86      3.12%     18.75% |          86      3.12%     21.88% |          86      3.12%     25.00% |          86      3.12%     28.12% |          86      3.12%     31.25% |          86      3.12%     34.38% |          86      3.12%     37.50% |          86      3.12%     40.62% |          86      3.12%     43.75% |          86      3.12%     46.88% |          86      3.12%     50.00% |          86      3.12%     53.12% |          86      3.12%     56.25% |          86      3.12%     59.38% |          86      3.12%     62.50% |          86      3.12%     65.62% |          86      3.12%     68.75% |          86      3.12%     71.88% |          86      3.12%     75.00% |          86      3.12%     78.12% |          86      3.12%     81.25% |          86      3.12%     84.38% |          86      3.12%     87.50% |          86      3.12%     90.62% |          86      3.12%     93.75% |          86      3.12%     96.88% |          86      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE::total         2752                       (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data::total            2                       (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack |          86      3.12%      3.12% |          86      3.12%      6.25% |          86      3.12%      9.38% |          86      3.12%     12.50% |          86      3.12%     15.62% |          86      3.12%     18.75% |          86      3.12%     21.88% |          86      3.12%     25.00% |          86      3.12%     28.12% |          86      3.12%     31.25% |          86      3.12%     34.38% |          86      3.12%     37.50% |          86      3.12%     40.62% |          86      3.12%     43.75% |          86      3.12%     46.88% |          86      3.12%     50.00% |          86      3.12%     53.12% |          86      3.12%     56.25% |          86      3.12%     59.38% |          86      3.12%     62.50% |          86      3.12%     65.62% |          86      3.12%     68.75% |          86      3.12%     71.88% |          86      3.12%     75.00% |          86      3.12%     78.12% |          86      3.12%     81.25% |          86      3.12%     84.38% |          86      3.12%     87.50% |          86      3.12%     90.62% |          86      3.12%     93.75% |          86      3.12%     96.88% |          86      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack::total         2752                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ::total           31                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_WRITE |           2      3.12%      3.12% |           2      3.12%      6.25% |           2      3.12%      9.38% |           2      3.12%     12.50% |           2      3.12%     15.62% |           2      3.12%     18.75% |           2      3.12%     21.88% |           2      3.12%     25.00% |           2      3.12%     28.12% |           2      3.12%     31.25% |           2      3.12%     34.38% |           2      3.12%     37.50% |           2      3.12%     40.62% |           2      3.12%     43.75% |           2      3.12%     46.88% |           2      3.12%     50.00% |           2      3.12%     53.12% |           2      3.12%     56.25% |           2      3.12%     59.38% |           2      3.12%     62.50% |           2      3.12%     65.62% |           2      3.12%     68.75% |           2      3.12%     71.88% |           2      3.12%     75.00% |           2      3.12%     78.12% |           2      3.12%     81.25% |           2      3.12%     84.38% |           2      3.12%     87.50% |           2      3.12%     90.62% |           2      3.12%     93.75% |           2      3.12%     96.88% |           2      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_WRITE::total           64                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |         857      2.99%      2.99% |         877      3.06%      6.05% |         866      3.02%      9.07% |         841      2.94%     12.01% |         885      3.09%     15.10% |         911      3.18%     18.28% |         913      3.19%     21.47% |         902      3.15%     24.61% |         948      3.31%     27.92% |         942      3.29%     31.21% |         959      3.35%     34.56% |         954      3.33%     37.89% |         902      3.15%     41.04% |         931      3.25%     44.28% |         904      3.16%     47.44% |         920      3.21%     50.65% |         832      2.90%     53.55% |         833      2.91%     56.46% |         850      2.97%     59.43% |         869      3.03%     62.46% |         839      2.93%     65.39% |         845      2.95%     68.34% |         872      3.04%     71.38% |         835      2.91%     74.30% |         934      3.26%     77.56% |         960      3.35%     80.91% |         930      3.25%     84.15% |         923      3.22%     87.38% |         909      3.17%     90.55% |         906      3.16%     93.71% |         912      3.18%     96.89% |         890      3.11%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        28651                       (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data::total           31                       (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack::total           31                       (Unspecified)
system.ruby.Directory_Controller.M_DWR.Data |           2      3.12%      3.12% |           2      3.12%      6.25% |           2      3.12%      9.38% |           2      3.12%     12.50% |           2      3.12%     15.62% |           2      3.12%     18.75% |           2      3.12%     21.88% |           2      3.12%     25.00% |           2      3.12%     28.12% |           2      3.12%     31.25% |           2      3.12%     34.38% |           2      3.12%     37.50% |           2      3.12%     40.62% |           2      3.12%     43.75% |           2      3.12%     46.88% |           2      3.12%     50.00% |           2      3.12%     53.12% |           2      3.12%     56.25% |           2      3.12%     59.38% |           2      3.12%     62.50% |           2      3.12%     65.62% |           2      3.12%     68.75% |           2      3.12%     71.88% |           2      3.12%     75.00% |           2      3.12%     78.12% |           2      3.12%     81.25% |           2      3.12%     84.38% |           2      3.12%     87.50% |           2      3.12%     90.62% |           2      3.12%     93.75% |           2      3.12%     96.88% |           2      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DWR.Data::total           64                       (Unspecified)
system.ruby.Directory_Controller.M_DWRI.Memory_Ack |           2      3.12%      3.12% |           2      3.12%      6.25% |           2      3.12%      9.38% |           2      3.12%     12.50% |           2      3.12%     15.62% |           2      3.12%     18.75% |           2      3.12%     21.88% |           2      3.12%     25.00% |           2      3.12%     28.12% |           2      3.12%     31.25% |           2      3.12%     34.38% |           2      3.12%     37.50% |           2      3.12%     40.62% |           2      3.12%     43.75% |           2      3.12%     46.88% |           2      3.12%     50.00% |           2      3.12%     53.12% |           2      3.12%     56.25% |           2      3.12%     59.38% |           2      3.12%     62.50% |           2      3.12%     65.62% |           2      3.12%     68.75% |           2      3.12%     71.88% |           2      3.12%     75.00% |           2      3.12%     78.12% |           2      3.12%     81.25% |           2      3.12%     84.38% |           2      3.12%     87.50% |           2      3.12%     90.62% |           2      3.12%     93.75% |           2      3.12%     96.88% |           2      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DWRI.Memory_Ack::total           64                       (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          33    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           33                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.Data          |          33    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             33                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            2816                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          33    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           33                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          33    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           33                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         2816                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     1472440      3.65%      3.65% |      109193      0.27%      3.92% |     1466171      3.63%      7.55% |     1484109      3.67%     11.22% |     1484379      3.68%     14.90% |     1515962      3.75%     18.65% |     1457339      3.61%     22.26% |     1460713      3.62%     25.87% |     1463159      3.62%     29.50% |     2882991      7.14%     36.63% |     1458775      3.61%     40.25% |     1445855      3.58%     43.83% |     1470012      3.64%     47.47% |      479992      1.19%     48.65% |     2897372      7.17%     55.83% |     1470830      3.64%     59.47% |     1512816      3.75%     63.21% |     1506386      3.73%     66.94% |     1497741      3.71%     70.65% |     1498388      3.71%     74.36% |     1504404      3.72%     78.09% |     1511775      3.74%     81.83% |     1485685      3.68%     85.51% |     1463845      3.62%     89.13% |     1462249      3.62%     92.75% |     1470779      3.64%     96.39% |     1456439      3.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     40389799                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |     7839578      3.63%      3.63% |     1644244      0.76%      4.39% |     7838397      3.63%      8.02% |     7896215      3.65%     11.67% |     7957919      3.68%     15.35% |     8048413      3.72%     19.08% |     7796944      3.61%     22.69% |     7803499      3.61%     26.30% |     7805958      3.61%     29.91% |    15420141      7.14%     37.05% |     7808669      3.61%     40.66% |     7716647      3.57%     44.23% |     7806824      3.61%     47.85% |     1933502      0.89%     48.74% |    15457456      7.15%     55.90% |     7849542      3.63%     59.53% |     8108009      3.75%     63.28% |     8048919      3.73%     67.01% |     8009778      3.71%     70.71% |     8044408      3.72%     74.44% |     8000578      3.70%     78.14% |     8080157      3.74%     81.88% |     7912828      3.66%     85.54% |     7823785      3.62%     89.16% |     7820766      3.62%     92.78% |     7804620      3.61%     96.40% |     7788171      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    216065967                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      327922      3.50%      3.50% |       73244      0.78%      4.28% |      325316      3.47%      7.74% |      333352      3.55%     11.30% |      334001      3.56%     14.86% |      360158      3.84%     18.70% |      325374      3.47%     22.17% |      326301      3.48%     25.64% |      326760      3.48%     29.13% |      638945      6.81%     35.94% |      321370      3.43%     39.36% |      319994      3.41%     42.77% |      329774      3.52%     46.29% |      414178      4.42%     50.70% |      642228      6.85%     57.55% |      331907      3.54%     61.09% |      342105      3.65%     64.74% |      338768      3.61%     68.35% |      334762      3.57%     71.92% |      335290      3.57%     75.49% |      334216      3.56%     79.05% |      338771      3.61%     82.66% |      334151      3.56%     86.23% |      324581      3.46%     89.69% |      323501      3.45%     93.13% |      324756      3.46%     96.60% |      319403      3.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      9381128                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |         308      1.60%      1.60% |         774      4.03%      5.63% |         411      2.14%      7.77% |         751      3.91%     11.67% |         763      3.97%     15.64% |         586      3.05%     18.69% |         654      3.40%     22.09% |         640      3.33%     25.42% |         664      3.45%     28.87% |         859      4.47%     33.34% |         355      1.85%     35.18% |         457      2.38%     37.56% |         698      3.63%     41.19% |        1101      5.73%     46.92% |         873      4.54%     51.46% |         763      3.97%     55.43% |        1008      5.24%     60.67% |        1027      5.34%     66.01% |        1048      5.45%     71.46% |         706      3.67%     75.13% |        1018      5.29%     80.43% |        1091      5.67%     86.10% |         743      3.86%     89.97% |         501      2.61%     92.57% |         502      2.61%     95.18% |         576      3.00%     98.18% |         350      1.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        19227                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       63513      3.42%      3.42% |       34167      1.84%      5.27% |       76927      4.15%      9.41% |       68118      3.67%     13.09% |       69331      3.74%     16.82% |       57274      3.09%     19.91% |       57106      3.08%     22.99% |       56898      3.07%     26.06% |       64506      3.48%     29.54% |      119181      6.43%     35.96% |       56595      3.05%     39.01% |       64359      3.47%     42.48% |       77370      4.17%     46.65% |       95954      5.17%     51.83% |      118955      6.41%     58.24% |       70936      3.82%     62.07% |       61356      3.31%     65.37% |       59996      3.23%     68.61% |       59578      3.21%     71.82% |       60543      3.26%     75.08% |       75412      4.07%     79.15% |       74960      4.04%     83.19% |       68985      3.72%     86.91% |       56263      3.03%     89.94% |       55353      2.98%     92.93% |       75898      4.09%     97.02% |       55252      2.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      1854786                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         248      3.64%      3.64% |          39      0.57%      4.21% |         200      2.93%      7.14% |         167      2.45%      9.59% |         248      3.64%     13.22% |         303      4.44%     17.67% |         309      4.53%     22.20% |         351      5.15%     27.34% |         267      3.91%     31.26% |         281      4.12%     35.38% |         252      3.69%     39.07% |          89      1.30%     40.38% |         183      2.68%     43.06% |         260      3.81%     46.87% |         356      5.22%     52.09% |         228      3.34%     55.43% |         251      3.68%     59.11% |         364      5.34%     64.45% |         340      4.98%     69.43% |         290      4.25%     73.68% |         290      4.25%     77.94% |         335      4.91%     82.85% |         252      3.69%     86.54% |         226      3.31%     89.85% |         251      3.68%     93.53% |         182      2.67%     96.20% |         259      3.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         6821                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |         323      3.49%      3.49% |         321      3.47%      6.95% |         247      2.67%      9.62% |         301      3.25%     12.87% |         361      3.90%     16.77% |         339      3.66%     20.43% |         243      2.62%     23.05% |         235      2.54%     25.59% |         240      2.59%     28.18% |         397      4.29%     32.46% |         203      2.19%     34.65% |         119      1.28%     35.94% |         336      3.63%     39.57% |         884      9.54%     49.11% |         428      4.62%     53.73% |         325      3.51%     57.24% |         599      6.47%     63.71% |         467      5.04%     68.75% |         440      4.75%     73.50% |         438      4.73%     78.23% |         441      4.76%     82.99% |         503      5.43%     88.42% |         310      3.35%     91.76% |         190      2.05%     93.81% |         182      1.96%     95.78% |         214      2.31%     98.09% |         177      1.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         9263                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          70      8.57%      8.57% |          13      1.59%     10.16% |          25      3.06%     13.22% |          26      3.18%     16.40% |          21      2.57%     18.97% |          21      2.57%     21.54% |          14      1.71%     23.26% |          20      2.45%     25.70% |          23      2.82%     28.52% |          35      4.28%     32.80% |          15      1.84%     34.64% |           5      0.61%     35.25% |          17      2.08%     37.33% |          90     11.02%     48.35% |          19      2.33%     50.67% |          31      3.79%     54.47% |          53      6.49%     60.95% |          59      7.22%     68.18% |          49      6.00%     74.17% |          50      6.12%     80.29% |          48      5.88%     86.17% |          55      6.73%     92.90% |          17      2.08%     94.98% |          10      1.22%     96.21% |           8      0.98%     97.18% |          14      1.71%     98.90% |           9      1.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total          817                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       44164      3.35%      3.35% |        4119      0.31%      3.66% |       56870      4.31%      7.97% |       46125      3.49%     11.46% |       52918      4.01%     15.47% |       43868      3.32%     18.80% |       47184      3.58%     22.37% |       42440      3.22%     25.59% |       45110      3.42%     29.00% |       88449      6.70%     35.71% |       46788      3.55%     39.25% |       53818      4.08%     43.33% |       56493      4.28%     47.61% |       19857      1.50%     49.11% |       93579      7.09%     56.20% |       51948      3.94%     60.14% |       47079      3.57%     63.71% |       41908      3.18%     66.88% |       47202      3.58%     70.46% |       43189      3.27%     73.73% |       55107      4.18%     77.91% |       49634      3.76%     81.67% |       52393      3.97%     85.64% |       43222      3.27%     88.91% |       42739      3.24%     92.15% |       57670      4.37%     96.52% |       45934      3.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      1319807                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         161      1.74%      1.74% |         474      5.12%      6.86% |         211      2.28%      9.13% |         316      3.41%     12.54% |         316      3.41%     15.96% |         318      3.43%     19.39% |         243      2.62%     22.01% |         300      3.24%     25.25% |         221      2.39%     27.64% |         524      5.66%     33.29% |         167      1.80%     35.10% |          89      0.96%     36.06% |         317      3.42%     39.48% |        1028     11.10%     50.58% |         470      5.07%     55.65% |         315      3.40%     59.05% |         606      6.54%     65.59% |         451      4.87%     70.46% |         457      4.93%     75.40% |         368      3.97%     79.37% |         404      4.36%     83.73% |         493      5.32%     89.05% |         315      3.40%     92.45% |         202      2.18%     94.63% |         187      2.02%     96.65% |         175      1.89%     98.54% |         135      1.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         9263                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |       19897      3.62%      3.62% |       30196      5.50%      9.12% |       20617      3.75%     12.87% |       22436      4.08%     16.95% |       16998      3.09%     20.05% |       13947      2.54%     22.59% |       10533      1.92%     24.50% |       15067      2.74%     27.24% |       20040      3.65%     30.89% |       31085      5.66%     36.55% |       10455      1.90%     38.45% |       11087      2.02%     40.47% |       21341      3.88%     44.35% |       75833     13.80%     58.16% |       25960      4.72%     62.88% |       19492      3.55%     66.43% |       14796      2.69%     69.12% |       18801      3.42%     72.54% |       13066      2.38%     74.92% |       17951      3.27%     78.19% |       21060      3.83%     82.02% |       25911      4.72%     86.74% |       17179      3.13%     89.86% |       13595      2.47%     92.34% |       13237      2.41%     94.75% |       18843      3.43%     98.18% |       10014      1.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total       549437                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        3390     18.44%     18.44% |         705      3.84%     22.28% |         706      3.84%     26.12% |         514      2.80%     28.92% |         515      2.80%     31.72% |         477      2.60%     34.32% |         548      2.98%     37.30% |         455      2.48%     39.77% |         481      2.62%     42.39% |         735      4.00%     46.39% |         394      2.14%     48.53% |         274      1.49%     50.02% |         383      2.08%     52.11% |        1322      7.19%     59.30% |         597      3.25%     62.55% |         577      3.14%     65.69% |         987      5.37%     71.06% |         791      4.30%     75.36% |         612      3.33%     78.69% |         653      3.55%     82.25% |         589      3.20%     85.45% |         696      3.79%     89.24% |         548      2.98%     92.22% |         412      2.24%     94.46% |         354      1.93%     96.39% |         366      1.99%     98.38% |         298      1.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        18379                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         268      3.42%      3.42% |         309      3.95%      7.37% |         229      2.92%     10.29% |         274      3.50%     13.79% |         292      3.73%     17.52% |         274      3.50%     21.02% |         269      3.44%     24.46% |         263      3.36%     27.82% |         239      3.05%     30.87% |         282      3.60%     34.47% |         187      2.39%     36.86% |          87      1.11%     37.97% |         189      2.41%     40.38% |         656      8.38%     48.76% |         329      4.20%     52.96% |         339      4.33%     57.29% |         542      6.92%     64.21% |         410      5.24%     69.45% |         369      4.71%     74.16% |         359      4.58%     78.75% |         342      4.37%     83.12% |         402      5.13%     88.25% |         277      3.54%     91.79% |         160      2.04%     93.83% |         149      1.90%     95.73% |         183      2.34%     98.07% |         151      1.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         7830                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       46825      3.42%      3.42% |        5787      0.42%      3.84% |       57902      4.23%      8.06% |       47190      3.44%     11.51% |       54025      3.94%     15.45% |       44653      3.26%     18.71% |       48086      3.51%     22.22% |       43340      3.16%     25.38% |       47817      3.49%     28.87% |       90260      6.59%     35.46% |       47718      3.48%     38.94% |       54538      3.98%     42.92% |       57535      4.20%     47.12% |       36744      2.68%     49.80% |       95506      6.97%     56.77% |       53215      3.88%     60.65% |       48148      3.51%     64.17% |       43038      3.14%     67.31% |       48307      3.53%     70.83% |       46008      3.36%     74.19% |       56234      4.10%     78.29% |       50730      3.70%     82.00% |       53477      3.90%     85.90% |       44079      3.22%     89.12% |       43571      3.18%     92.30% |       58731      4.29%     96.58% |       46851      3.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      1370315                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       55168      3.47%      3.47% |        8400      0.53%      4.00% |       70235      4.42%      8.41% |       60877      3.83%     12.24% |       61658      3.88%     16.12% |       51238      3.22%     19.34% |       51375      3.23%     22.57% |       51317      3.23%     25.79% |       56627      3.56%     29.35% |      109482      6.88%     36.24% |       51038      3.21%     39.45% |       60028      3.77%     43.22% |       70230      4.42%     47.63% |       35501      2.23%     49.87% |      107576      6.76%     56.63% |       63050      3.96%     60.59% |       52473      3.30%     63.89% |       52236      3.28%     67.18% |       52435      3.30%     70.47% |       51987      3.27%     73.74% |       68297      4.29%     78.04% |       67299      4.23%     82.27% |       61241      3.85%     86.12% |       50487      3.17%     89.29% |       50124      3.15%     92.44% |       70082      4.41%     96.85% |       50138      3.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      1590599                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        5898      2.68%      2.68% |       24409     11.08%     13.76% |        5980      2.72%     16.48% |        6437      2.92%     19.40% |        6821      3.10%     22.50% |        5439      2.47%     24.97% |        5133      2.33%     27.30% |        5020      2.28%     29.58% |        5494      2.49%     32.08% |        8098      3.68%     35.75% |        4919      2.23%     37.99% |        3925      1.78%     39.77% |        6317      2.87%     42.64% |       43432     19.72%     62.36% |        9711      4.41%     66.77% |        6906      3.14%     69.91% |        7989      3.63%     73.54% |        6858      3.11%     76.65% |        6232      2.83%     79.48% |        5919      2.69%     82.17% |        6182      2.81%     84.98% |        6676      3.03%     88.01% |        6952      3.16%     91.16% |        5183      2.35%     93.52% |        4689      2.13%     95.65% |        5091      2.31%     97.96% |        4492      2.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       220202                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2958      5.12%      5.12% |        1870      3.24%      8.35% |        1222      2.11%     10.47% |        1316      2.28%     12.74% |        1364      2.36%     15.10% |        1109      1.92%     17.02% |        1110      1.92%     18.94% |        1072      1.85%     20.80% |        2896      5.01%     25.81% |        2113      3.66%     29.47% |        1150      1.99%     31.46% |         914      1.58%     33.04% |        1335      2.31%     35.35% |       17533     30.34%     65.68% |        2180      3.77%     69.45% |        1492      2.58%     72.04% |        1406      2.43%     74.47% |        1414      2.45%     76.92% |        1423      2.46%     79.38% |        3149      5.45%     84.83% |        1445      2.50%     87.33% |        1497      2.59%     89.92% |        1304      2.26%     92.17% |        1105      1.91%     94.08% |        1051      1.82%     95.90% |        1235      2.14%     98.04% |        1133      1.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        57796                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |         112      1.33%      1.33% |         343      4.06%      5.39% |         193      2.29%      7.67% |         360      4.26%     11.94% |         336      3.98%     15.92% |         248      2.94%     18.86% |         318      3.77%     22.62% |         341      4.04%     26.66% |         341      4.04%     30.70% |         510      6.04%     36.74% |         110      1.30%     38.04% |         276      3.27%     41.31% |         423      5.01%     46.32% |         490      5.80%     52.13% |         424      5.02%     57.15% |         404      4.79%     61.93% |         246      2.91%     64.85% |         381      4.51%     69.36% |         400      4.74%     74.10% |         163      1.93%     76.03% |         350      4.15%     80.17% |         411      4.87%     85.04% |         344      4.07%     89.12% |         252      2.98%     92.10% |         248      2.94%     95.04% |         317      3.75%     98.79% |         102      1.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total         8443                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |          93      1.56%      1.56% |         104      1.74%      3.30% |         112      1.87%      5.17% |         201      3.36%      8.53% |         227      3.80%     12.33% |         209      3.50%     15.83% |         167      2.79%     18.62% |         153      2.56%     21.18% |         175      2.93%     24.11% |         174      2.91%     27.02% |         143      2.39%     29.42% |         106      1.77%     31.19% |         133      2.23%     33.42% |         220      3.68%     37.10% |         220      3.68%     40.78% |         205      3.43%     44.21% |         533      8.92%     53.13% |         404      6.76%     59.89% |         430      7.20%     67.09% |         299      5.00%     72.09% |         459      7.68%     79.77% |         424      7.10%     86.86% |         217      3.63%     90.50% |         132      2.21%     92.70% |         141      2.36%     95.06% |         147      2.46%     97.52% |         148      2.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         5976                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         173      3.83%      3.83% |          19      0.42%      4.25% |         171      3.78%      8.03% |          69      1.53%      9.56% |         179      3.96%     13.52% |         147      3.25%     16.77% |         177      3.92%     20.69% |         256      5.66%     26.35% |         188      4.16%     30.51% |         214      4.73%     35.24% |         165      3.65%     38.89% |          25      0.55%     39.45% |         144      3.19%     42.63% |         122      2.70%     45.33% |         336      7.43%     52.77% |         130      2.88%     55.64% |         114      2.52%     58.16% |         285      6.31%     64.47% |         237      5.24%     69.71% |         191      4.23%     73.94% |         214      4.73%     78.67% |         178      3.94%     82.61% |         188      4.16%     86.77% |         120      2.65%     89.42% |         162      3.58%     93.01% |         143      3.16%     96.17% |         173      3.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         4520                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |         149      2.37%      2.37% |         327      5.19%      7.56% |         118      1.87%      9.43% |         257      4.08%     13.51% |         248      3.94%     17.45% |         239      3.79%     21.24% |         264      4.19%     25.44% |         194      3.08%     28.52% |         183      2.91%     31.42% |         199      3.16%     34.58% |         156      2.48%     37.06% |         115      1.83%     38.89% |         165      2.62%     41.51% |         529      8.40%     49.90% |         242      3.84%     53.75% |         238      3.78%     57.53% |         321      5.10%     62.62% |         276      4.38%     67.01% |         284      4.51%     71.51% |         305      4.84%     76.36% |         245      3.89%     80.25% |         376      5.97%     86.22% |         227      3.60%     89.82% |         195      3.10%     92.92% |         179      2.84%     95.76% |         116      1.84%     97.60% |         151      2.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total         6298                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     1010054      3.71%      3.71% |       17000      0.06%      3.77% |      996738      3.66%      7.42% |     1016711      3.73%     11.15% |     1010569      3.71%     14.86% |     1016447      3.73%     18.59% |      997582      3.66%     22.25% |     1002595      3.68%     25.93% |     1002095      3.68%     29.60% |     1982938      7.27%     36.88% |      999808      3.67%     40.54% |      987720      3.62%     44.17% |      998767      3.66%     47.83% |       66849      0.25%     48.08% |     1980990      7.27%     55.34% |      995250      3.65%     58.99% |     1025026      3.76%     62.75% |     1032070      3.79%     66.54% |     1018742      3.74%     70.28% |     1022302      3.75%     74.03% |     1020743      3.74%     77.77% |     1029048      3.77%     81.55% |     1010296      3.71%     85.25% |     1008951      3.70%     88.95% |     1009387      3.70%     92.66% |     1000001      3.67%     96.33% |     1001580      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     27260259                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |     7833680      3.63%      3.63% |     1619835      0.75%      4.38% |     7832417      3.63%      8.01% |     7889778      3.66%     11.66% |     7951098      3.68%     15.35% |     8042974      3.73%     19.07% |     7791811      3.61%     22.68% |     7798479      3.61%     26.30% |     7800464      3.61%     29.91% |    15412043      7.14%     37.05% |     7803750      3.62%     40.67% |     7712722      3.57%     44.24% |     7800507      3.61%     47.85% |     1890070      0.88%     48.73% |    15447745      7.16%     55.89% |     7842636      3.63%     59.52% |     8100020      3.75%     63.27% |     8042061      3.73%     67.00% |     8003546      3.71%     70.71% |     8038489      3.72%     74.43% |     7994396      3.70%     78.13% |     8073481      3.74%     81.87% |     7905876      3.66%     85.54% |     7818602      3.62%     89.16% |     7816077      3.62%     92.78% |     7799529      3.61%     96.39% |     7783679      3.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    215845765                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         200      2.76%      2.76% |         296      4.09%      6.85% |         207      2.86%      9.70% |         251      3.46%     13.17% |         275      3.80%     16.97% |         265      3.66%     20.62% |         267      3.69%     24.31% |         252      3.48%     27.79% |         230      3.18%     30.96% |         259      3.58%     34.54% |         182      2.51%     37.05% |          83      1.15%     38.20% |         181      2.50%     40.70% |         566      7.81%     48.51% |         315      4.35%     52.86% |         311      4.29%     57.15% |         508      7.01%     64.16% |         373      5.15%     69.31% |         337      4.65%     73.96% |         322      4.45%     78.41% |         316      4.36%     82.77% |         366      5.05%     87.82% |         262      3.62%     91.44% |         152      2.10%     93.54% |         145      2.00%     95.54% |         173      2.39%     97.93% |         150      2.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         7244                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |         192      1.83%      1.83% |         401      3.83%      5.66% |         214      2.04%      7.70% |         387      3.69%     11.40% |         420      4.01%     15.41% |         321      3.06%     18.47% |         318      3.04%     21.51% |         287      2.74%     24.25% |         305      2.91%     27.16% |         335      3.20%     30.36% |         231      2.21%     32.57% |         180      1.72%     34.28% |         264      2.52%     36.81% |         611      5.83%     42.64% |         444      4.24%     46.88% |         352      3.36%     50.24% |         739      7.06%     57.29% |         623      5.95%     63.24% |         630      6.01%     69.26% |         529      5.05%     74.31% |         642      6.13%     80.44% |         660      6.30%     86.74% |         397      3.79%     90.53% |         247      2.36%     92.89% |         250      2.39%     95.27% |         255      2.43%     97.71% |         240      2.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        10474                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |       16539      3.46%      3.46% |       28053      5.87%      9.33% |       18907      3.95%     13.28% |       20671      4.32%     17.60% |       15058      3.15%     20.75% |       12382      2.59%     23.34% |        8756      1.83%     25.17% |       13364      2.79%     27.97% |       16506      3.45%     31.42% |       28722      6.01%     37.43% |        8721      1.82%     39.25% |        9706      2.03%     41.28% |       19670      4.11%     45.39% |       58681     12.27%     57.66% |       23207      4.85%     62.52% |       17483      3.66%     66.17% |       12887      2.70%     68.87% |       16682      3.49%     72.36% |       10987      2.30%     74.66% |       14230      2.98%     77.63% |       18933      3.96%     81.59% |       23854      4.99%     86.58% |       15281      3.20%     89.78% |       11989      2.51%     92.28% |       11603      2.43%     94.71% |       17051      3.57%     98.27% |        8250      1.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total       478173                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       40828      3.16%      3.16% |       15342      1.19%      4.34% |       35590      2.75%      7.09% |       37623      2.91%     10.00% |       40078      3.10%     13.10% |       46156      3.57%     16.67% |       45404      3.51%     20.18% |       42606      3.29%     23.47% |       40116      3.10%     26.58% |       76354      5.90%     32.48% |       45106      3.49%     35.97% |       39356      3.04%     39.01% |       33575      2.60%     41.60% |      159545     12.33%     53.94% |       90559      7.00%     60.94% |       44386      3.43%     64.37% |       47334      3.66%     68.03% |       44633      3.45%     71.48% |       46252      3.58%     75.06% |       42090      3.25%     78.31% |       39145      3.03%     81.34% |       35708      2.76%     84.10% |       40598      3.14%     87.24% |       42063      3.25%     90.49% |       40836      3.16%     93.65% |       36859      2.85%     96.50% |       45314      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      1293456                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         345      2.09%      2.09% |        1912     11.59%     13.68% |         313      1.90%     15.58% |         458      2.78%     18.35% |         436      2.64%     21.00% |         347      2.10%     23.10% |         267      1.62%     24.72% |         318      1.93%     26.64% |         364      2.21%     28.85% |         601      3.64%     32.49% |         289      1.75%     34.24% |         236      1.43%     35.67% |         389      2.36%     38.03% |        4382     26.56%     64.59% |         834      5.05%     69.65% |         447      2.71%     72.36% |         563      3.41%     75.77% |         475      2.88%     78.65% |         422      2.56%     81.20% |         505      3.06%     84.27% |         441      2.67%     86.94% |         589      3.57%     90.51% |         480      2.91%     93.42% |         360      2.18%     95.60% |         185      1.12%     96.72% |         304      1.84%     98.56% |         237      1.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total        16499                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       43707      3.36%      3.36% |        2091      0.16%      3.52% |       56492      4.34%      7.86% |       45601      3.51%     11.37% |       52384      4.03%     15.40% |       43367      3.33%     18.73% |       46861      3.60%     22.33% |       42047      3.23%     25.57% |       44678      3.43%     29.00% |       87704      6.74%     35.75% |       46427      3.57%     39.31% |       53524      4.12%     43.43% |       55912      4.30%     47.73% |       15205      1.17%     48.90% |       92615      7.12%     56.02% |       51425      3.95%     59.97% |       46425      3.57%     63.54% |       41349      3.18%     66.72% |       46705      3.59%     70.31% |       42584      3.27%     73.59% |       54566      4.20%     77.78% |       48946      3.76%     81.54% |       51847      3.99%     85.53% |       42791      3.29%     88.82% |       42485      3.27%     92.09% |       57299      4.41%     96.49% |       45639      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      1300676                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |           3      5.56%      5.56% |           2      3.70%      9.26% |           0      0.00%      9.26% |           2      3.70%     12.96% |           4      7.41%     20.37% |           2      3.70%     24.07% |           1      1.85%     25.93% |           3      5.56%     31.48% |           2      3.70%     35.19% |           2      3.70%     38.89% |           1      1.85%     40.74% |           1      1.85%     42.59% |           3      5.56%     48.15% |          10     18.52%     66.67% |           3      5.56%     72.22% |           2      3.70%     75.93% |           0      0.00%     75.93% |           1      1.85%     77.78% |           0      0.00%     77.78% |           2      3.70%     81.48% |           1      1.85%     83.33% |           1      1.85%     85.19% |           2      3.70%     88.89% |           1      1.85%     90.74% |           3      5.56%     96.30% |           1      1.85%     98.15% |           1      1.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           54                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |          79      4.94%      4.94% |          67      4.19%      9.13% |          30      1.88%     11.01% |          32      2.00%     13.01% |          62      3.88%     16.89% |         117      7.32%     24.20% |          24      1.50%     25.70% |          41      2.56%     28.27% |          33      2.06%     30.33% |         110      6.88%     37.21% |          35      2.19%     39.40% |          26      1.63%     41.03% |         144      9.01%     50.03% |         178     11.13%     61.16% |          80      5.00%     66.17% |          35      2.19%     68.36% |          58      3.63%     71.98% |          50      3.13%     75.11% |          42      2.63%     77.74% |          64      4.00%     81.74% |          65      4.07%     85.80% |          64      4.00%     89.81% |          34      2.13%     91.93% |          36      2.25%     94.18% |          35      2.19%     96.37% |          32      2.00%     98.37% |          26      1.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         1599                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      366297      3.58%      3.58% |       68347      0.67%      4.24% |      363496      3.55%      7.79% |      368697      3.60%     11.40% |      371847      3.63%     15.03% |      401912      3.93%     18.95% |      362811      3.54%     22.50% |      364042      3.56%     26.05% |      364146      3.56%     29.61% |      714043      6.97%     36.58% |      362680      3.54%     40.12% |      358645      3.50%     43.62% |      367307      3.59%     47.21% |      217877      2.13%     49.34% |      718027      7.01%     56.35% |      367939      3.59%     59.95% |      387450      3.78%     63.73% |      377043      3.68%     67.41% |      379882      3.71%     71.12% |      381710      3.73%     74.85% |      375760      3.67%     78.52% |      379296      3.70%     82.22% |      373333      3.65%     85.87% |      362212      3.54%     89.41% |      361761      3.53%     92.94% |      363690      3.55%     96.49% |      359259      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     10239509                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      324246      3.49%      3.49% |       69147      0.74%      4.23% |      323403      3.48%      7.71% |      331258      3.56%     11.28% |      331747      3.57%     14.84% |      358290      3.85%     18.70% |      323553      3.48%     22.18% |      324403      3.49%     25.67% |      323082      3.48%     29.15% |      635758      6.84%     35.99% |      319584      3.44%     39.42% |      318736      3.43%     42.85% |      327725      3.53%     46.38% |      391575      4.21%     50.59% |      638563      6.87%     57.46% |      329527      3.55%     61.01% |      339514      3.65%     64.66% |      336221      3.62%     68.28% |      332343      3.58%     71.85% |      331123      3.56%     75.41% |      331800      3.57%     78.98% |      336141      3.62%     82.60% |      331917      3.57%     86.17% |      322844      3.47%     89.64% |      321958      3.46%     93.11% |      322901      3.47%     96.58% |      317710      3.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      9295069                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          30     96.77%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           1      3.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total           31                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        3118      4.48%      4.48% |        3696      5.31%      9.78% |        1410      2.02%     11.81% |        1589      2.28%     14.09% |        1641      2.36%     16.45% |        1286      1.85%     18.29% |        1225      1.76%     20.05% |        1293      1.86%     21.91% |        3139      4.51%     26.42% |        2556      3.67%     30.09% |        1291      1.85%     31.94% |        1014      1.46%     33.40% |        1623      2.33%     35.73% |       21539     30.93%     66.66% |        2891      4.15%     70.81% |        1790      2.57%     73.38% |        1723      2.47%     75.85% |        1689      2.43%     78.28% |        1602      2.30%     80.58% |        3424      4.92%     85.50% |        1668      2.40%     87.89% |        1784      2.56%     90.45% |        1630      2.34%     92.79% |        1288      1.85%     94.64% |        1086      1.56%     96.20% |        1432      2.06%     98.26% |        1212      1.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        69639                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         245      3.62%      3.62% |          37      0.55%      4.17% |         200      2.96%      7.12% |         165      2.44%      9.56% |         244      3.61%     13.17% |         301      4.45%     17.62% |         308      4.55%     22.17% |         348      5.14%     27.31% |         265      3.92%     31.23% |         278      4.11%     35.34% |         251      3.71%     39.05% |          88      1.30%     40.35% |         180      2.66%     43.01% |         250      3.69%     46.70% |         353      5.22%     51.92% |         226      3.34%     55.26% |         251      3.71%     58.97% |         363      5.37%     64.34% |         340      5.03%     69.36% |         288      4.26%     73.62% |         289      4.27%     77.89% |         334      4.94%     82.83% |         250      3.69%     86.52% |         225      3.33%     89.85% |         248      3.67%     93.51% |         181      2.68%     96.19% |         258      3.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         6766                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |         241      3.15%      3.15% |         251      3.28%      6.43% |         217      2.84%      9.26% |         269      3.51%     12.78% |         299      3.91%     16.68% |         222      2.90%     19.58% |         219      2.86%     22.45% |         194      2.53%     24.98% |         207      2.70%     27.68% |         286      3.74%     31.42% |         168      2.19%     33.62% |          93      1.22%     34.83% |         192      2.51%     37.34% |         706      9.22%     46.56% |         348      4.55%     51.11% |         290      3.79%     54.90% |         541      7.07%     61.97% |         417      5.45%     67.42% |         398      5.20%     72.62% |         372      4.86%     77.48% |         376      4.91%     82.39% |         438      5.72%     88.11% |         276      3.61%     91.72% |         154      2.01%     93.73% |         147      1.92%     95.65% |         182      2.38%     98.03% |         151      1.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         7654                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           2      4.17%      4.17% |           0      0.00%      4.17% |           1      2.08%      6.25% |           1      2.08%      8.33% |           2      4.17%     12.50% |           5     10.42%     22.92% |           6     12.50%     35.42% |           3      6.25%     41.67% |           4      8.33%     50.00% |           2      4.17%     54.17% |           4      8.33%     62.50% |           0      0.00%     62.50% |           2      4.17%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           4      8.33%     75.00% |           4      8.33%     83.33% |           1      2.08%     85.42% |           1      2.08%     87.50% |           1      2.08%     89.58% |           4      8.33%     97.92% |           1      2.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total           48                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       44164      3.35%      3.35% |        4119      0.31%      3.66% |       56870      4.31%      7.97% |       46125      3.49%     11.46% |       52918      4.01%     15.47% |       43868      3.32%     18.80% |       47184      3.58%     22.37% |       42440      3.22%     25.59% |       45110      3.42%     29.00% |       88449      6.70%     35.71% |       46788      3.55%     39.25% |       53818      4.08%     43.33% |       56493      4.28%     47.61% |       19857      1.50%     49.11% |       93579      7.09%     56.20% |       51948      3.94%     60.14% |       47079      3.57%     63.71% |       41908      3.18%     66.88% |       47202      3.58%     70.46% |       43189      3.27%     73.73% |       55107      4.18%     77.91% |       49634      3.76%     81.67% |       52393      3.97%     85.64% |       43222      3.27%     88.91% |       42739      3.24%     92.15% |       57670      4.37%     96.52% |       45934      3.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      1319807                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         161      1.74%      1.74% |         474      5.12%      6.86% |         211      2.28%      9.14% |         316      3.41%     12.55% |         316      3.41%     15.96% |         314      3.39%     19.36% |         243      2.62%     21.98% |         300      3.24%     25.22% |         220      2.38%     27.60% |         524      5.66%     33.26% |         167      1.80%     35.06% |          89      0.96%     36.02% |         317      3.42%     39.45% |        1028     11.10%     50.55% |         470      5.08%     55.63% |         315      3.40%     59.03% |         606      6.55%     65.58% |         451      4.87%     70.45% |         457      4.94%     75.38% |         368      3.97%     79.36% |         404      4.36%     83.72% |         493      5.33%     89.05% |         315      3.40%     92.45% |         202      2.18%     94.63% |         187      2.02%     96.65% |         175      1.89%     98.54% |         135      1.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         9258                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       16832      3.45%      3.45% |       28320      5.81%      9.26% |       19245      3.95%     13.21% |       21073      4.32%     17.53% |       15470      3.17%     20.70% |       12699      2.60%     23.30% |        9242      1.90%     25.20% |       13747      2.82%     28.02% |       16962      3.48%     31.50% |       28779      5.90%     37.40% |        9141      1.87%     39.27% |       10152      2.08%     41.35% |       19868      4.07%     45.43% |       58268     11.95%     57.38% |       23458      4.81%     62.19% |       17894      3.67%     65.85% |       13306      2.73%     68.58% |       17138      3.51%     72.10% |       11437      2.35%     74.44% |       14647      3.00%     77.45% |       19423      3.98%     81.43% |       24271      4.98%     86.41% |       15702      3.22%     89.63% |       12378      2.54%     92.16% |       12028      2.47%     94.63% |       17475      3.58%     98.21% |        8709      1.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       487664                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          70      8.57%      8.57% |          13      1.59%     10.16% |          25      3.06%     13.22% |          26      3.18%     16.40% |          21      2.57%     18.97% |          21      2.57%     21.54% |          14      1.71%     23.26% |          20      2.45%     25.70% |          23      2.82%     28.52% |          35      4.28%     32.80% |          15      1.84%     34.64% |           5      0.61%     35.25% |          17      2.08%     37.33% |          90     11.02%     48.35% |          19      2.33%     50.67% |          31      3.79%     54.47% |          53      6.49%     60.95% |          59      7.22%     68.18% |          49      6.00%     74.17% |          50      6.12%     80.29% |          48      5.88%     86.17% |          55      6.73%     92.90% |          17      2.08%     94.98% |          10      1.22%     96.21% |           8      0.98%     97.18% |          14      1.71%     98.90% |           9      1.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total          817                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3063      4.96%      4.96% |        1876      3.04%      8.00% |        1371      2.22%     10.22% |        1362      2.21%     12.43% |        1526      2.47%     14.90% |        1247      2.02%     16.92% |        1285      2.08%     19.00% |        1317      2.13%     21.14% |        3075      4.98%     26.12% |        2304      3.73%     29.85% |        1310      2.12%     31.97% |         935      1.51%     33.49% |        1471      2.38%     35.87% |       17565     28.45%     64.32% |        2502      4.05%     68.38% |        1594      2.58%     70.96% |        1486      2.41%     73.37% |        1662      2.69%     76.06% |        1628      2.64%     78.70% |        3303      5.35%     84.05% |        1633      2.65%     86.69% |        1639      2.66%     89.35% |        1477      2.39%     91.74% |        1217      1.97%     93.71% |        1209      1.96%     95.67% |        1368      2.22%     97.89% |        1305      2.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        61730                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           3      3.57%      3.57% |           4      4.76%      8.33% |           1      1.19%      9.52% |           2      2.38%     11.90% |           1      1.19%     13.10% |           1      1.19%     14.29% |           2      2.38%     16.67% |           7      8.33%     25.00% |           7      8.33%     33.33% |           9     10.71%     44.05% |           3      3.57%     47.62% |           0      0.00%     47.62% |           1      1.19%     48.81% |           3      3.57%     52.38% |           1      1.19%     53.57% |           2      2.38%     55.95% |           6      7.14%     63.10% |          10     11.90%     75.00% |           0      0.00%     75.00% |           1      1.19%     76.19% |           6      7.14%     83.33% |           2      2.38%     85.71% |           0      0.00%     85.71% |           2      2.38%     88.10% |           0      0.00%     88.10% |           5      5.95%     94.05% |           5      5.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total           84                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           2      0.87%      0.87% |           0      0.00%      0.87% |           3      1.30%      2.16% |           3      1.30%      3.46% |           4      1.73%      5.19% |          12      5.19%     10.39% |          12      5.19%     15.58% |           9      3.90%     19.48% |          14      6.06%     25.54% |          12      5.19%     30.74% |          10      4.33%     35.06% |           1      0.43%     35.50% |           9      3.90%     39.39% |           0      0.00%     39.39% |           5      2.16%     41.56% |           3      1.30%     42.86% |          19      8.23%     51.08% |          22      9.52%     60.61% |          17      7.36%     67.97% |          13      5.63%     73.59% |          22      9.52%     83.12% |          19      8.23%     91.34% |           2      0.87%     92.21% |           2      0.87%     93.07% |           4      1.73%     94.81% |           4      1.73%     96.54% |           8      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total          231                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        3387     18.51%     18.51% |         701      3.83%     22.34% |         705      3.85%     26.20% |         512      2.80%     29.00% |         514      2.81%     31.81% |         476      2.60%     34.41% |         546      2.98%     37.39% |         448      2.45%     39.84% |         474      2.59%     42.43% |         726      3.97%     46.40% |         391      2.14%     48.54% |         274      1.50%     50.04% |         382      2.09%     52.12% |        1319      7.21%     59.33% |         596      3.26%     62.59% |         575      3.14%     65.73% |         981      5.36%     71.10% |         781      4.27%     75.36% |         612      3.35%     78.71% |         652      3.56%     82.27% |         583      3.19%     85.46% |         694      3.79%     89.25% |         548      3.00%     92.25% |         410      2.24%     94.49% |         354      1.93%     96.43% |         361      1.97%     98.40% |         293      1.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        18295                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         268      3.42%      3.42% |         309      3.95%      7.37% |         229      2.92%     10.29% |         274      3.50%     13.79% |         292      3.73%     17.52% |         274      3.50%     21.02% |         269      3.44%     24.46% |         263      3.36%     27.82% |         239      3.05%     30.87% |         282      3.60%     34.47% |         187      2.39%     36.86% |          87      1.11%     37.97% |         189      2.41%     40.38% |         656      8.38%     48.76% |         329      4.20%     52.96% |         339      4.33%     57.29% |         542      6.92%     64.21% |         410      5.24%     69.45% |         369      4.71%     74.16% |         359      4.58%     78.75% |         342      4.37%     83.12% |         402      5.13%     88.25% |         277      3.54%     91.79% |         160      2.04%     93.83% |         149      1.90%     95.73% |         183      2.34%     98.07% |         151      1.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         7830                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           2      4.65%      4.65% |           0      0.00%      4.65% |           1      2.33%      6.98% |           1      2.33%      9.30% |           2      4.65%     13.95% |           1      2.33%     16.28% |           6     13.95%     30.23% |           3      6.98%     37.21% |           3      6.98%     44.19% |           2      4.65%     48.84% |           4      9.30%     58.14% |           0      0.00%     58.14% |           2      4.65%     62.79% |           0      0.00%     62.79% |           0      0.00%     62.79% |           4      9.30%     72.09% |           4      9.30%     81.40% |           1      2.33%     83.72% |           1      2.33%     86.05% |           1      2.33%     88.37% |           4      9.30%     97.67% |           1      2.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           43                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           3     30.00%     30.00% |           3     30.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           2     20.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       46822      3.42%      3.42% |        5784      0.42%      3.84% |       57902      4.23%      8.06% |       47190      3.44%     11.51% |       54025      3.94%     15.45% |       44653      3.26%     18.71% |       48086      3.51%     22.22% |       43340      3.16%     25.38% |       47817      3.49%     28.87% |       90258      6.59%     35.46% |       47718      3.48%     38.94% |       54538      3.98%     42.92% |       57535      4.20%     47.12% |       36744      2.68%     49.80% |       95506      6.97%     56.77% |       53215      3.88%     60.65% |       48148      3.51%     64.17% |       43038      3.14%     67.31% |       48307      3.53%     70.83% |       46006      3.36%     74.19% |       56234      4.10%     78.29% |       50729      3.70%     82.00% |       53477      3.90%     85.90% |       44079      3.22%     89.12% |       43571      3.18%     92.29% |       58731      4.29%     96.58% |       46851      3.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      1370304                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           3     27.27%     27.27% |           3     27.27%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           2     18.18%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           11                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |       15051      6.84%      6.84% |       11850      5.38%     12.22% |       10257      4.66%     16.87% |       12983      5.90%     22.77% |       17132      7.78%     30.55% |       15377      6.98%     37.53% |       13887      6.31%     43.84% |       13427      6.10%     49.94% |       14310      6.50%     56.44% |       13313      6.05%     62.48% |       15053      6.84%     69.32% |       10622      4.82%     74.14% |       13757      6.25%     80.39% |       15896      7.22%     87.61% |       14787      6.72%     94.32% |       12500      5.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total       220202                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |      104594      6.54%      6.54% |      103402      6.47%     13.01% |      113245      7.08%     20.09% |       92297      5.77%     25.86% |      110360      6.90%     32.77% |      113470      7.10%     39.86% |       90449      5.66%     45.52% |      102694      6.42%     51.94% |       85886      5.37%     57.31% |       92115      5.76%     63.07% |       93932      5.87%     68.95% |       98771      6.18%     75.13% |      100788      6.30%     81.43% |      105343      6.59%     88.02% |       89517      5.60%     93.62% |      102073      6.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total      1598936                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        4291      6.79%      6.79% |        5219      8.26%     15.06% |        3207      5.08%     20.14% |        3576      5.66%     25.80% |        3284      5.20%     31.00% |        4838      7.66%     38.66% |        2839      4.50%     43.15% |        3921      6.21%     49.36% |        3425      5.42%     54.78% |        2912      4.61%     59.39% |        8114     12.85%     72.24% |        3082      4.88%     77.12% |        3672      5.81%     82.94% |        3811      6.03%     88.97% |        3444      5.45%     94.42% |        3522      5.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        63157                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |         459      6.28%      6.28% |         516      7.06%     13.33% |         531      7.26%     20.60% |         450      6.15%     26.75% |        1024     14.00%     40.75% |         274      3.75%     44.50% |         247      3.38%     47.88% |         600      8.21%     56.09% |         178      2.43%     58.52% |         272      3.72%     62.24% |         373      5.10%     67.34% |         160      2.19%     69.53% |         609      8.33%     77.86% |         313      4.28%     82.14% |         525      7.18%     89.32% |         781     10.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total         7312                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       75998      5.55%      5.55% |       87624      6.39%     11.94% |       90754      6.62%     18.56% |       83155      6.07%     24.63% |       94670      6.91%     31.54% |       97122      7.09%     38.63% |       75423      5.50%     44.13% |       90215      6.58%     50.72% |       80465      5.87%     56.59% |       75897      5.54%     62.13% |       92222      6.73%     68.86% |       82453      6.02%     74.87% |       84964      6.20%     81.07% |       93779      6.84%     87.92% |       81756      5.97%     93.88% |       83825      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total      1370322                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |        1931      6.74%      6.74% |        1870      6.53%     13.27% |        1852      6.46%     19.73% |        1857      6.48%     26.21% |        1798      6.28%     32.49% |        1805      6.30%     38.79% |        1728      6.03%     44.82% |        1743      6.08%     50.90% |        1807      6.31%     57.21% |        1769      6.17%     63.38% |        1748      6.10%     69.48% |        1706      5.95%     75.44% |        1756      6.13%     81.57% |        1703      5.94%     87.51% |        1794      6.26%     93.77% |        1784      6.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total        28651                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |          35     36.84%     36.84% |           4      4.21%     41.05% |           4      4.21%     45.26% |           4      4.21%     49.47% |           4      4.21%     53.68% |           4      4.21%     57.89% |           4      4.21%     62.11% |           4      4.21%     66.32% |           4      4.21%     70.53% |           4      4.21%     74.74% |           4      4.21%     78.95% |           4      4.21%     83.16% |           4      4.21%     87.37% |           4      4.21%     91.58% |           4      4.21%     95.79% |           4      4.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total           95                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |         437      5.68%      5.68% |         503      6.54%     12.22% |         547      7.11%     19.33% |         477      6.20%     25.53% |        1069     13.90%     39.43% |         276      3.59%     43.01% |         216      2.81%     45.82% |         658      8.55%     54.37% |         189      2.46%     56.83% |         276      3.59%     60.42% |         396      5.15%     65.57% |         184      2.39%     67.96% |         693      9.01%     76.97% |         372      4.84%     81.80% |         611      7.94%     89.74% |         789     10.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total         7693                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |         204     12.74%     12.74% |         114      7.12%     19.86% |         115      7.18%     27.05% |          87      5.43%     32.48% |         137      8.56%     41.04% |          94      5.87%     46.91% |         104      6.50%     53.40% |          77      4.81%     58.21% |          81      5.06%     63.27% |         101      6.31%     69.58% |          70      4.37%     73.95% |          82      5.12%     79.08% |          86      5.37%     84.45% |          50      3.12%     87.57% |         101      6.31%     93.88% |          98      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total         1601                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |         610      6.59%      6.59% |         617      6.66%     13.25% |         662      7.15%     20.39% |         564      6.09%     26.48% |        1206     13.02%     39.50% |         370      3.99%     43.50% |         320      3.45%     46.95% |         735      7.93%     54.89% |         270      2.91%     57.80% |         377      4.07%     61.87% |         466      5.03%     66.90% |         266      2.87%     69.77% |         779      8.41%     78.18% |         422      4.56%     82.74% |         712      7.69%     90.42% |         887      9.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total         9263                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       77139      5.55%      5.55% |       89200      6.42%     11.97% |       92043      6.62%     18.60% |       84270      6.07%     24.66% |       96453      6.94%     31.60% |       98289      7.07%     38.68% |       76153      5.48%     44.16% |       91692      6.60%     50.76% |       81506      5.87%     56.63% |       76772      5.53%     62.15% |       93220      6.71%     68.86% |       83283      5.99%     74.86% |       86337      6.21%     81.07% |       94659      6.81%     87.88% |       83056      5.98%     93.86% |       85295      6.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      1389367                       (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv   |          70     36.84%     36.84% |           8      4.21%     41.05% |           8      4.21%     45.26% |           8      4.21%     49.47% |           8      4.21%     53.68% |           8      4.21%     57.89% |           8      4.21%     62.11% |           8      4.21%     66.32% |           8      4.21%     70.53% |           8      4.21%     74.74% |           8      4.21%     78.95% |           8      4.21%     83.16% |           8      4.21%     87.37% |           8      4.21%     91.58% |           8      4.21%     95.79% |           8      4.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv::total          190                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         291      5.83%      5.83% |         297      5.95%     11.78% |         300      6.01%     17.78% |         318      6.37%     24.15% |         304      6.09%     30.24% |         289      5.79%     36.03% |         307      6.15%     42.18% |         322      6.45%     48.63% |         349      6.99%     55.62% |         317      6.35%     61.97% |         311      6.23%     68.20% |         322      6.45%     74.64% |         317      6.35%     80.99% |         322      6.45%     87.44% |         324      6.49%     93.93% |         303      6.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         4993                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |         552      6.85%      6.85% |         551      6.84%     13.68% |         598      7.42%     21.10% |         550      6.82%     27.93% |         568      7.05%     34.98% |         527      6.54%     41.51% |         463      5.74%     47.26% |         442      5.48%     52.74% |         463      5.74%     58.49% |         476      5.91%     64.39% |         472      5.86%     70.25% |         444      5.51%     75.76% |         503      6.24%     82.00% |         358      4.44%     86.44% |         563      6.99%     93.42% |         530      6.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total         8060                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1088      6.98%      6.98% |        1022      6.55%     13.53% |         954      6.12%     19.64% |         989      6.34%     25.98% |         926      5.94%     31.92% |         989      6.34%     38.26% |         958      6.14%     44.40% |         979      6.28%     50.68% |         995      6.38%     57.06% |         976      6.26%     63.32% |         965      6.19%     69.50% |         940      6.03%     75.53% |         936      6.00%     81.53% |        1023      6.56%     88.09% |         907      5.81%     93.90% |         951      6.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        15598                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       14654      6.85%      6.85% |       11467      5.36%     12.22% |        9890      4.63%     16.84% |       12571      5.88%     22.72% |       16736      7.83%     30.55% |       14974      7.00%     37.55% |       13487      6.31%     43.86% |       13025      6.09%     49.95% |       13894      6.50%     56.45% |       12893      6.03%     62.48% |       14649      6.85%     69.33% |       10244      4.79%     74.12% |       13374      6.25%     80.38% |       15479      7.24%     87.62% |       14378      6.72%     94.34% |       12099      5.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total       213814                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |       31424     11.79%     11.79% |       19098      7.16%     18.95% |       24064      9.03%     27.97% |       11379      4.27%     32.24% |       15982      5.99%     38.24% |       19790      7.42%     45.66% |       16927      6.35%     52.01% |       14271      5.35%     57.36% |        7532      2.82%     60.18% |       18011      6.76%     66.94% |        8348      3.13%     70.07% |       18399      6.90%     76.97% |       17812      6.68%     83.65% |       14013      5.26%     88.91% |        9541      3.58%     92.49% |       20033      7.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total       266624                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          63      7.65%      7.65% |          46      5.59%     13.24% |          35      4.25%     17.50% |          24      2.92%     20.41% |         175     21.26%     41.68% |          36      4.37%     46.05% |          13      1.58%     47.63% |          88     10.69%     58.32% |          35      4.25%     62.58% |           6      0.73%     63.30% |          17      2.07%     65.37% |          17      2.07%     67.44% |          69      8.38%     75.82% |          76      9.23%     85.05% |          72      8.75%     93.80% |          51      6.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total          823                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |         437      6.23%      6.23% |         494      7.04%     13.28% |         515      7.34%     20.62% |         442      6.30%     26.92% |         932     13.29%     40.21% |         267      3.81%     44.02% |         228      3.25%     47.27% |         589      8.40%     55.67% |         155      2.21%     57.88% |         253      3.61%     61.49% |         361      5.15%     66.63% |         159      2.27%     68.90% |         605      8.63%     77.53% |         301      4.29%     81.82% |         509      7.26%     89.08% |         766     10.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total         7013                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |       71895      5.48%      5.48% |       82971      6.32%     11.80% |       87777      6.69%     18.49% |       79722      6.08%     24.57% |       91813      7.00%     31.57% |       92685      7.06%     38.63% |       72663      5.54%     44.17% |       86777      6.61%     50.79% |       77498      5.91%     56.69% |       73156      5.58%     62.27% |       84452      6.44%     68.71% |       79612      6.07%     74.77% |       81580      6.22%     80.99% |       90231      6.88%     87.87% |       78625      5.99%     93.86% |       80518      6.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total      1311975                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        2809      7.15%      7.15% |        3393      8.63%     15.78% |        1684      4.28%     20.06% |        2229      5.67%     25.73% |        1638      4.17%     29.90% |        3178      8.09%     37.99% |        1628      4.14%     42.13% |        2288      5.82%     47.95% |        1809      4.60%     52.55% |        1625      4.13%     56.69% |        6614     16.83%     73.51% |        1730      4.40%     77.92% |        2208      5.62%     83.53% |        2409      6.13%     89.66% |        1941      4.94%     94.60% |        2122      5.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        39305                       (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv |           4      6.25%      6.25% |           4      6.25%     12.50% |           4      6.25%     18.75% |           4      6.25%     25.00% |           4      6.25%     31.25% |           4      6.25%     37.50% |           4      6.25%     43.75% |           4      6.25%     50.00% |           4      6.25%     56.25% |           4      6.25%     62.50% |           4      6.25%     68.75% |           4      6.25%     75.00% |           4      6.25%     81.25% |           4      6.25%     87.50% |           4      6.25%     93.75% |           4      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv::total           64                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |         610      6.59%      6.59% |         617      6.66%     13.25% |         662      7.15%     20.39% |         564      6.09%     26.48% |        1206     13.02%     39.50% |         370      3.99%     43.50% |         320      3.45%     46.95% |         735      7.93%     54.89% |         270      2.91%     57.80% |         377      4.07%     61.87% |         466      5.03%     66.90% |         266      2.87%     69.77% |         779      8.41%     78.18% |         422      4.56%     82.74% |         712      7.69%     90.42% |         887      9.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total         9263                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |         321      4.71%      4.71% |         736     10.79%     15.50% |         498      7.30%     22.80% |         325      4.76%     27.56% |         411      6.03%     33.59% |         625      9.16%     42.75% |         209      3.06%     45.81% |         540      7.92%     53.73% |         560      8.21%     61.94% |         294      4.31%     66.25% |         352      5.16%     71.41% |         394      5.78%     77.19% |         450      6.60%     83.79% |         277      4.06%     87.85% |         455      6.67%     94.52% |         374      5.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total         6821                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       75994      5.55%      5.55% |       87624      6.39%     11.94% |       90754      6.62%     18.56% |       83155      6.07%     24.63% |       94668      6.91%     31.54% |       97119      7.09%     38.63% |       75423      5.50%     44.13% |       90215      6.58%     50.72% |       80465      5.87%     56.59% |       75897      5.54%     62.13% |       92220      6.73%     68.86% |       82453      6.02%     74.87% |       84964      6.20%     81.07% |       93779      6.84%     87.92% |       81756      5.97%     93.88% |       83818      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total      1370304                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv::total           31                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |          35     36.84%     36.84% |           4      4.21%     41.05% |           4      4.21%     45.26% |           4      4.21%     49.47% |           4      4.21%     53.68% |           4      4.21%     57.89% |           4      4.21%     62.11% |           4      4.21%     66.32% |           4      4.21%     70.53% |           4      4.21%     74.74% |           4      4.21%     78.95% |           4      4.21%     83.16% |           4      4.21%     87.37% |           4      4.21%     91.58% |           4      4.21%     95.79% |           4      4.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           95                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv |           4      6.25%      6.25% |           4      6.25%     12.50% |           4      6.25%     18.75% |           4      6.25%     25.00% |           4      6.25%     31.25% |           4      6.25%     37.50% |           4      6.25%     43.75% |           4      6.25%     50.00% |           4      6.25%     56.25% |           4      6.25%     62.50% |           4      6.25%     68.75% |           4      6.25%     75.00% |           4      6.25%     81.25% |           4      6.25%     87.50% |           4      6.25%     93.75% |           4      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv::total           64                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           31                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv::total           31                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          26     11.40%     11.40% |          13      5.70%     17.11% |          18      7.89%     25.00% |          11      4.82%     29.82% |          10      4.39%     34.21% |          18      7.89%     42.11% |           9      3.95%     46.05% |          11      4.82%     50.88% |           9      3.95%     54.82% |          14      6.14%     60.96% |          13      5.70%     66.67% |          13      5.70%     72.37% |          14      6.14%     78.51% |          16      7.02%     85.53% |          16      7.02%     92.54% |          17      7.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total          228                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |         526      6.72%      6.72% |         538      6.87%     13.59% |         580      7.41%     20.99% |         539      6.88%     27.87% |         558      7.12%     35.00% |         509      6.50%     41.50% |         454      5.80%     47.29% |         431      5.50%     52.80% |         454      5.80%     58.59% |         462      5.90%     64.49% |         459      5.86%     70.35% |         431      5.50%     75.86% |         489      6.24%     82.10% |         342      4.37%     86.47% |         547      6.98%     93.45% |         513      6.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         7832                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |         106      7.60%      7.60% |          86      6.16%     13.76% |          67      4.80%     18.57% |          94      6.74%     25.30% |          92      6.59%     31.90% |         114      8.17%     40.07% |          93      6.67%     46.74% |          80      5.73%     52.47% |          67      4.80%     57.28% |         103      7.38%     64.66% |          93      6.67%     71.33% |          56      4.01%     75.34% |          66      4.73%     80.07% |          95      6.81%     86.88% |          85      6.09%     92.97% |          98      7.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total         1395                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          34      8.00%      8.00% |          22      5.18%     13.18% |          32      7.53%     20.71% |          29      6.82%     27.53% |          19      4.47%     32.00% |          44     10.35%     42.35% |          11      2.59%     44.94% |          26      6.12%     51.06% |          19      4.47%     55.53% |          32      7.53%     63.06% |          25      5.88%     68.94% |          24      5.65%     74.59% |          29      6.82%     81.41% |          19      4.47%     85.88% |          24      5.65%     91.53% |          36      8.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total          425                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |         317      6.07%      6.07% |         310      5.94%     12.01% |         318      6.09%     18.10% |         329      6.30%     24.40% |         314      6.01%     30.42% |         307      5.88%     36.30% |         316      6.05%     42.35% |         333      6.38%     48.73% |         358      6.86%     55.58% |         331      6.34%     61.92% |         324      6.21%     68.13% |         335      6.42%     74.55% |         331      6.34%     80.88% |         338      6.47%     87.36% |         340      6.51%     93.87% |         320      6.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total         5221                       (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           4     44.44%     66.67% |           3     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX::total            9                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1088      6.98%      6.98% |        1022      6.55%     13.53% |         954      6.12%     19.64% |         989      6.34%     25.98% |         926      5.94%     31.92% |         989      6.34%     38.26% |         958      6.14%     44.40% |         979      6.28%     50.68% |         995      6.38%     57.06% |         976      6.26%     63.32% |         965      6.19%     69.50% |         940      6.03%     75.53% |         936      6.00%     81.53% |        1023      6.56%     88.09% |         907      5.81%     93.90% |         951      6.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        15598                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |          17      1.30%      1.30% |          48      3.67%      4.97% |          45      3.44%      8.42% |          24      1.84%     10.25% |         513     39.25%     49.50% |          22      1.68%     51.19% |          13      0.99%     52.18% |         220     16.83%     69.01% |          45      3.44%     72.46% |          34      2.60%     75.06% |          54      4.13%     79.19% |           4      0.31%     79.50% |          38      2.91%     82.40% |         192     14.69%     97.09% |          17      1.30%     98.39% |          21      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total         1307                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           5      3.25%      3.25% |           9      5.84%      9.09% |           9      5.84%     14.94% |           6      3.90%     18.83% |          60     38.96%     57.79% |           1      0.65%     58.44% |           9      5.84%     64.29% |           0      0.00%     64.29% |           6      3.90%     68.18% |           7      4.55%     72.73% |          19     12.34%     85.06% |           0      0.00%     85.06% |           3      1.95%     87.01% |           8      5.19%     92.21% |           6      3.90%     96.10% |           6      3.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total          154                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |          12      5.19%      5.19% |          19      8.23%     13.42% |          14      6.06%     19.48% |           5      2.16%     21.65% |          88     38.10%     59.74% |           7      3.03%     62.77% |          14      6.06%     68.83% |           8      3.46%     72.29% |          18      7.79%     80.09% |           3      1.30%     81.39% |           8      3.46%     84.85% |           0      0.00%     84.85% |           1      0.43%     85.28% |          10      4.33%     89.61% |          13      5.63%     95.24% |          11      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total          231                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |         500      6.38%      6.38% |         540      6.89%     13.27% |         550      7.02%     20.29% |         466      5.95%     26.24% |        1107     14.13%     40.36% |         303      3.87%     44.23% |         241      3.08%     47.31% |         677      8.64%     55.95% |         190      2.42%     58.37% |         259      3.31%     61.68% |         378      4.82%     66.50% |         176      2.25%     68.75% |         674      8.60%     77.35% |         377      4.81%     82.16% |         581      7.41%     89.57% |         817     10.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         7836                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |          19      3.47%      3.47% |          22      4.01%      7.48% |          17      3.10%     10.58% |           7      1.28%     11.86% |         114     20.80%     32.66% |           5      0.91%     33.58% |          21      3.83%     37.41% |         206     37.59%     75.00% |          23      4.20%     79.20% |           7      1.28%     80.47% |          54      9.85%     90.33% |           1      0.18%     90.51% |           7      1.28%     91.79% |          15      2.74%     94.53% |           9      1.64%     96.17% |          21      3.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total          548                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           3      1.00%      1.00% |          10      3.33%      4.33% |          17      5.67%     10.00% |           1      0.33%     10.33% |          23      7.67%     18.00% |           9      3.00%     21.00% |          10      3.33%     24.33% |          16      5.33%     29.67% |           8      2.67%     32.33% |           1      0.33%     32.67% |         128     42.67%     75.33% |           1      0.33%     75.67% |           2      0.67%     76.33% |           2      0.67%     77.00% |          57     19.00%     96.00% |          12      4.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total          300                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       76639      5.55%      5.55% |       88660      6.42%     11.96% |       91493      6.62%     18.59% |       83804      6.07%     24.65% |       95346      6.90%     31.55% |       97986      7.09%     38.65% |       75912      5.49%     44.14% |       91015      6.59%     50.73% |       81316      5.89%     56.62% |       76513      5.54%     62.15% |       92842      6.72%     68.87% |       83107      6.02%     74.89% |       85663      6.20%     81.09% |       94282      6.82%     87.92% |       82475      5.97%     93.89% |       84478      6.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      1381531                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |          15      3.34%      3.34% |          53     11.80%     15.14% |          30      6.68%     21.83% |           7      1.56%     23.39% |         125     27.84%     51.22% |           9      2.00%     53.23% |          20      4.45%     57.68% |           5      1.11%     58.80% |          25      5.57%     64.37% |           7      1.56%     65.92% |          45     10.02%     75.95% |           4      0.89%     76.84% |          20      4.45%     81.29% |          67     14.92%     96.21% |          10      2.23%     98.44% |           7      1.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total          449                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      0.75%      0.75% |           2      1.50%      2.26% |           9      6.77%      9.02% |           2      1.50%     10.53% |          45     33.83%     44.36% |           0      0.00%     44.36% |          12      9.02%     53.38% |           7      5.26%     58.65% |          12      9.02%     67.67% |           3      2.26%     69.92% |          19     14.29%     84.21% |           0      0.00%     84.21% |           3      2.26%     86.47% |          15     11.28%     97.74% |           2      1.50%     99.25% |           1      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total          133                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           5     18.52%     18.52% |           2      7.41%     25.93% |           1      3.70%     29.63% |           0      0.00%     29.63% |           2      7.41%     37.04% |           0      0.00%     37.04% |           3     11.11%     48.15% |           2      7.41%     55.56% |           2      7.41%     62.96% |           2      7.41%     70.37% |           2      7.41%     77.78% |           0      0.00%     77.78% |           1      3.70%     81.48% |           2      7.41%     88.89% |           1      3.70%     92.59% |           2      7.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total           27                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         296      5.56%      5.56% |         323      6.06%     11.62% |         331      6.21%     17.83% |         350      6.57%     24.40% |         795     14.92%     39.33% |         186      3.49%     42.82% |         136      2.55%     45.37% |         432      8.11%     53.48% |         112      2.10%     55.58% |         196      3.68%     59.26% |         260      4.88%     64.14% |         121      2.27%     66.42% |         483      9.07%     75.48% |         267      5.01%     80.50% |         414      7.77%     88.27% |         625     11.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         5327                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |         150     12.69%     12.69% |          95      8.04%     20.73% |          84      7.11%     27.83% |          69      5.84%     33.67% |         101      8.54%     42.22% |          78      6.60%     48.82% |          84      7.11%     55.92% |          60      5.08%     61.00% |          63      5.33%     66.33% |          72      6.09%     72.42% |          55      4.65%     77.07% |          64      5.41%     82.49% |          55      4.65%     87.14% |          23      1.95%     89.09% |          55      4.65%     93.74% |          74      6.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1182                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock |         164      5.95%      5.95% |         199      7.23%     13.18% |         247      8.97%     22.15% |         145      5.27%     27.41% |         310     11.26%     38.67% |         106      3.85%     42.52% |         100      3.63%     46.15% |         243      8.82%     54.97% |          95      3.45%     58.42% |         109      3.96%     62.38% |         151      5.48%     67.86% |          81      2.94%     70.81% |         241      8.75%     79.56% |         132      4.79%     84.35% |         243      8.82%     93.17% |         188      6.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total         2754                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           4     57.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           2      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           2      8.33%     16.67% |           0      0.00%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           2      8.33%     33.33% |          14     58.33%     91.67% |           0      0.00%     91.67% |           1      4.17%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           1      4.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total           24                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data |         110      4.71%      4.71% |         180      7.71%     12.42% |         216      9.25%     21.67% |         127      5.44%     27.11% |         274     11.73%     38.84% |          90      3.85%     42.70% |          80      3.43%     46.12% |         226      9.68%     55.80% |          77      3.30%     59.10% |          80      3.43%     62.53% |         136      5.82%     68.35% |          63      2.70%     71.05% |         210      8.99%     80.04% |         105      4.50%     84.54% |         197      8.44%     92.98% |         164      7.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total         2335                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |          54     12.89%     12.89% |          19      4.53%     17.42% |          31      7.40%     24.82% |          18      4.30%     29.12% |          36      8.59%     37.71% |          16      3.82%     41.53% |          20      4.77%     46.30% |          17      4.06%     50.36% |          18      4.30%     54.65% |          29      6.92%     61.58% |          15      3.58%     65.16% |          18      4.30%     69.45% |          31      7.40%     76.85% |          27      6.44%     83.29% |          46     10.98%     94.27% |          24      5.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total          419                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           1      2.00%      2.00% |           6     12.00%     14.00% |           1      2.00%     16.00% |           4      8.00%     24.00% |           6     12.00%     36.00% |           0      0.00%     36.00% |           2      4.00%     40.00% |           1      2.00%     42.00% |           2      4.00%     46.00% |           1      2.00%     48.00% |           3      6.00%     54.00% |           4      8.00%     62.00% |           6     12.00%     74.00% |          10     20.00%     94.00% |           0      0.00%     94.00% |           3      6.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total           50                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           5     50.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total           10                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           3     17.65%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           3     17.65%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           1      5.88%     52.94% |           0      0.00%     52.94% |           1      5.88%     58.82% |           0      0.00%     58.82% |           2     11.76%     70.59% |           0      0.00%     70.59% |           2     11.76%     82.35% |           0      0.00%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total           17                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |         446      6.85%      6.85% |         418      6.42%     13.27% |         415      6.38%     19.65% |         419      6.44%     26.09% |         896     13.77%     39.85% |         264      4.06%     43.91% |         220      3.38%     47.29% |         492      7.56%     54.85% |         175      2.69%     57.54% |         268      4.12%     61.65% |         315      4.84%     66.49% |         185      2.84%     69.33% |         538      8.27%     77.60% |         290      4.46%     82.06% |         469      7.21%     89.26% |         699     10.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         6509                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     40389799                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     4.039770                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.185381                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    15.782156                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    40361241     99.93%     99.93% |       27598      0.07%    100.00% |         933      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     40389799                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     38793224                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    38793224    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     38793224                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      1596575                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    77.899436                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    73.866290                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    24.926173                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     1568017     98.21%     98.21% |       27598      1.73%     99.94% |         933      0.06%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      1596575                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      9234652                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.700779                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.027828                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    10.375047                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     9188418     99.50%     99.50% |       30032      0.33%     99.82% |        5350      0.06%     99.88% |        8560      0.09%     99.98% |        2274      0.02%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      9234652                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      9180090                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     9180090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      9180090                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        54562                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   119.607217                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   104.127397                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    65.068646                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        8328     15.26%     15.26% |       30032     55.04%     70.31% |        5350      9.81%     80.11% |        8560     15.69%     95.80% |        2274      4.17%     99.97% |          11      0.02%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        54562                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    216065967                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.072146                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004290                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.452483                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   215943870     99.94%     99.94% |      115652      0.05%    100.00% |        3327      0.00%    100.00% |        2903      0.00%    100.00% |         205      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    216065967                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    215845765                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   215845765    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    215845765                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       220202                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.790588                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.688282                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    29.924967                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       98105     44.55%     44.55% |      115652     52.52%     97.07% |        3327      1.51%     98.58% |        2903      1.32%     99.90% |         205      0.09%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       220202                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples        89138                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     7.924813                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.359644                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    29.001806                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |       84236     94.50%     94.50% |        3644      4.09%     98.59% |         753      0.84%     99.43% |         375      0.42%     99.85% |         118      0.13%     99.99% |           8      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total        89138                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples        83090                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       83090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total        83090                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         6048                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   103.060847                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    92.571289                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    51.838218                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        1146     18.95%     18.95% |        3644     60.25%     79.20% |         753     12.45%     91.65% |         375      6.20%     97.85% |         118      1.95%     99.80% |           8      0.13%     99.93% |           4      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         6048                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        28669                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    33.806620                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     4.185281                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    56.657129                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       26347     91.90%     91.90% |        2223      7.75%     99.65% |          72      0.25%     99.91% |           7      0.02%     99.93% |           5      0.02%     99.95% |           4      0.01%     99.96% |           7      0.02%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        28669                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        19719                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       19719    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        19719                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         8950                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   106.087486                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    98.069331                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    51.832665                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |        6628     74.06%     74.06% |        2223     24.84%     98.89% |          72      0.80%     99.70% |           7      0.08%     99.78% |           5      0.06%     99.83% |           4      0.04%     99.88% |           7      0.08%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         8950                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        28669                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       28669    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        28669                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        28669                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       28669    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        28669                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count          945                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count          945                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     0.711111                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count          949                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time     7.376185                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count          945                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count          965                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count          965                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_stall_time         4844                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.requestToMemory.m_avg_stall_time     5.019689                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time         8500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time     8.771930                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count          965                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         1047                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         1047                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time         2688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time     2.567335                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         1051                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time        35000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    33.301618                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         1047                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         1042                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         1042                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_stall_time         4688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.requestToMemory.m_avg_stall_time     4.499040                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         1046                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time        17000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    16.252390                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         1042                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.requestToMemory.m_avg_stall_time     0.678788                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time        16000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    16.096579                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         1019                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         1019                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_stall_time         1844                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.requestToMemory.m_avg_stall_time     1.809617                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         1023                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time        14500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    14.173998                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         1019                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count          992                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count          992                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_stall_time         5376                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.requestToMemory.m_avg_stall_time     5.419355                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    35.642570                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count          992                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_stall_time         4516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.requestToMemory.m_avg_stall_time     4.480159                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         1012                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time        14500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    14.328063                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl16.requestToDir.m_msg_count          920                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_msg_count          920                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.requestToMemory.m_avg_stall_time     0.730435                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromDir.m_msg_count          924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.responseFromDir.m_avg_stall_time    11.904762                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromMemory.m_msg_count          920                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl17.requestToDir.m_msg_count          921                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_msg_count          921                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_stall_time         5016                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.requestToMemory.m_avg_stall_time     5.446254                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromDir.m_msg_count          925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseFromDir.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.responseFromDir.m_avg_stall_time    10.270270                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromMemory.m_msg_count          921                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl18.requestToDir.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_msg_count          942                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_stall_time        18000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.responseFromDir.m_avg_stall_time    19.108280                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromMemory.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl19.requestToDir.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.requestToMemory.m_avg_stall_time     0.702194                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromDir.m_msg_count          961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseFromDir.m_stall_time        14500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.responseFromDir.m_avg_stall_time    15.088450                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromMemory.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count          958                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     1.565762                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl20.requestToDir.m_msg_count          927                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_msg_count          927                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.requestToMemory.m_avg_stall_time     0.724919                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromDir.m_msg_count          931                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseFromDir.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.responseFromDir.m_avg_stall_time    11.815252                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromMemory.m_msg_count          927                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl21.requestToDir.m_msg_count          933                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_msg_count          933                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_stall_time         2188                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.requestToMemory.m_avg_stall_time     2.345123                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromDir.m_msg_count          937                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseFromDir.m_stall_time        34500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.responseFromDir.m_avg_stall_time    36.819637                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromMemory.m_msg_count          933                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl22.requestToDir.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_stall_time         3032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.requestToMemory.m_avg_stall_time     3.053374                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromDir.m_msg_count         1059                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseFromDir.m_stall_time        28500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.responseFromDir.m_avg_stall_time    26.912181                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromMemory.m_msg_count          993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseToDir.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl23.requestToDir.m_msg_count          923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_msg_count          923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_stall_time         1016                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.requestToMemory.m_avg_stall_time     1.100758                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromDir.m_msg_count          927                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseFromDir.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.responseFromDir.m_avg_stall_time    29.665588                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromMemory.m_msg_count          923                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl24.requestToDir.m_msg_count         1022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_msg_count         1022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_stall_time          172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.requestToMemory.m_avg_stall_time     0.168297                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromDir.m_msg_count         1026                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromDir.m_stall_time        13500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.responseFromDir.m_avg_stall_time    13.157895                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromMemory.m_msg_count         1022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl25.requestToDir.m_msg_count         1048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_msg_count         1048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_stall_time         4032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.requestToMemory.m_avg_stall_time     3.847328                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromDir.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.responseFromDir.m_avg_stall_time    32.319392                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromMemory.m_msg_count         1048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl26.requestToDir.m_msg_count         1018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_msg_count         1018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_stall_time         3532                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.requestToMemory.m_avg_stall_time     3.469548                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromDir.m_msg_count         1022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseFromDir.m_stall_time        45500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.responseFromDir.m_avg_stall_time    44.520548                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromMemory.m_msg_count         1018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl27.requestToDir.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.requestToMemory.m_avg_stall_time     0.664688                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromDir.m_msg_count         1015                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseFromDir.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.responseFromDir.m_avg_stall_time     3.940887                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl28.requestToDir.m_msg_count          997                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_msg_count          997                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_stall_time         3704                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.requestToMemory.m_avg_stall_time     3.715145                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromDir.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseFromDir.m_stall_time        39500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.responseFromDir.m_avg_stall_time    39.460539                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromMemory.m_msg_count          997                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl29.requestToDir.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_stall_time         6360                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.requestToMemory.m_avg_stall_time     6.398390                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromDir.m_msg_count          998                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseFromDir.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.responseFromDir.m_avg_stall_time     7.014028                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromMemory.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_stall_time         7688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.requestToMemory.m_avg_stall_time     8.275565                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count          933                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time        15000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    16.077170                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl30.requestToDir.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_stall_time         4016                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.requestToMemory.m_avg_stall_time     4.016000                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromDir.m_msg_count         1004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseFromDir.m_stall_time        10500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.responseFromDir.m_avg_stall_time    10.458167                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromMemory.m_msg_count         1000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl31.requestToDir.m_msg_count          978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_msg_count          978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_stall_time         7376                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.requestToMemory.m_avg_stall_time     7.541922                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromDir.m_msg_count          982                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseFromDir.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.responseFromDir.m_avg_stall_time    33.604888                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromMemory.m_msg_count          978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count          973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count          973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_stall_time        30724                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.requestToMemory.m_avg_stall_time    31.576567                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count          977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       277000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time   283.520983                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count          973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count          999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count          999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_stall_time         7064                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.requestToMemory.m_avg_stall_time     7.071071                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         1003                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        54000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    53.838485                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count          999                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_stall_time         1344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.requestToMemory.m_avg_stall_time     1.342657                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time     5.970149                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_stall_time        10376                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.requestToMemory.m_avg_stall_time    10.480808                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count          994                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time        34500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    34.708249                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         1036                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         1036                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_stall_time         6032                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.requestToMemory.m_avg_stall_time     5.822394                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         1040                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time        23500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    22.596154                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         1036                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         1030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         1030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_stall_time         3188                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.requestToMemory.m_avg_stall_time     3.095146                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         1034                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time        38500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    37.234043                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         1030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         2849                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         2849                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.requestToDir.m_stall_time    220857500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dma_cntrl0.requestToDir.m_avg_stall_time 77521.060021                       # Average stall ticks per message ((Tick/Count))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         2849                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       115654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    34.945441                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    33.192763                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    10.646723                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31        45253     39.13%     39.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63        69775     60.33%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95          622      0.54%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       115654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      1741770                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        58592                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      1800362                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits      7833680                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         5898                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses      7839578                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      9639940                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count       111315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time    234734000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  2108.736469                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count          879                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         1202                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time      2083500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time  1733.361065                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count       114775                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        47656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        42737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    28.258839                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    26.418768                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    10.004600                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31        28525     66.75%     66.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63        14175     33.17%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           27      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            2      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        42737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits       171748                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        10689                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses       182437                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits      1619835                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses        24409                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses      1644244                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      1826681                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        40885                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     76872000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1880.200563                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         1134                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         1455                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time      2087500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time  1434.707904                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        41603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       106534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    29.319701                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    28.024988                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev     9.141813                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63       106215     99.70%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127          296      0.28%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191           17      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       106534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      1727467                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        52678                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      1780145                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits      7803750                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         4919                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses      7808669                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      9588814                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count       105315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time    211200000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  2005.412334                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count          810                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         1013                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time      1017500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time  1004.442251                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count       105724                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        48452                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples       120563                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    25.252159                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    23.139133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    10.369929                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63       120215     99.71%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127          317      0.26%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191           24      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total       120563                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      1704693                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        61156                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      1765849                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits      7712722                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         3925                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses      7716647                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      9482496                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count       119619                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time    215779000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1803.885670                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count          665                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count          784                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time       358500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time   457.270408                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count       119898                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        54929                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples       137492                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    26.843685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    23.724265                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    13.001265                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63       136910     99.58%     99.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127          555      0.40%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191           18      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       137492                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1727763                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        72023                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1799786                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits      7800507                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         6317                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses      7806824                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      9606610                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count       135875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time    235517000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1733.335787                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count         1217                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         1553                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time      1196500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time   770.444301                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count       136275                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        58470                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples       137775                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    34.200015                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    31.548688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    12.418459                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63       137502     99.80%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127          204      0.15%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191           69      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       137775                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits       840228                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        53942                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses       894170                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits      1890070                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses        43432                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses      1933502                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      2827672                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count       134118                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time    466831500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  3480.752024                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         2245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         3129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time      6858000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time  2191.754554                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count       135530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        39106                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       218117                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    29.478262                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    26.114700                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    13.442534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63       217406     99.67%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127          616      0.28%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191           90      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       218117                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      3428973                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses       110627                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      3539600                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits     15447745                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         9711                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses     15457456                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count     18997056                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.000480                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count       215844                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time    388683000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1800.758881                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         1657                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.001205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      2054000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time   985.131894                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count       216460                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        96880                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       127233                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    30.016104                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    27.961866                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    11.403234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63       126692     99.57%     99.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127          405      0.32%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191          129      0.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       127233                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      1737549                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        65188                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      1802737                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits      7842636                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         6906                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses      7849542                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      9652279                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000244                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count       125309                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time    239111000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1908.171001                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         1316                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         1641                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time      1099000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   669.713589                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count       125917                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        54196                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.delayHistogram::samples       114069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::mean    28.624464                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::gmean    26.051318                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::stdev    13.148872                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::0-63       113496     99.50%     99.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::64-127          435      0.38%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::128-191          127      0.11%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::192-255            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::total       114069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_hits      1799887                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_misses        55034                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_accesses      1854921                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_hits      8100020                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_misses         7989                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_accesses      8108009                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.mandatoryQueue.m_msg_count      9962930                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_buf_msgs     0.000252                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl16.requestFromL1Cache.m_msg_count       111171                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.requestFromL1Cache.m_stall_time    220222000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.requestFromL1Cache.m_avg_stall_time  1980.930279                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.requestToL1Cache.m_msg_count         1858                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_msg_count         2457                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_stall_time      3190500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.responseFromL1Cache.m_avg_stall_time  1298.534799                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.responseToL1Cache.m_msg_count       112211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_msg_count        49713                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.delayHistogram::samples       107316                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::mean    40.365379                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::gmean    39.216424                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::stdev    10.236731                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::0-63       106144     98.91%     98.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::64-127         1012      0.94%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::128-191          151      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::192-255            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::total       107316                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_hits      1790442                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_misses        54712                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_accesses      1845154                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_hits      8042061                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_misses         6858                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_accesses      8048919                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.mandatoryQueue.m_msg_count      9894073                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl17.requestFromL1Cache.m_msg_count       104608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.requestFromL1Cache.m_stall_time    199300500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.requestFromL1Cache.m_avg_stall_time  1905.212794                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.requestToL1Cache.m_msg_count         1858                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_msg_count         2325                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_stall_time      2384500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.responseFromL1Cache.m_avg_stall_time  1025.591398                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.responseToL1Cache.m_msg_count       105458                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_msg_count        44431                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.delayHistogram::samples       111890                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::mean    38.752587                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::gmean    37.432213                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::stdev    10.806431                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::0-63       110751     98.98%     98.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::64-127          939      0.84%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::128-191          189      0.17%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::192-255            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::total       111890                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_hits      1777641                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_misses        54862                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_accesses      1832503                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_hits      8003546                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_misses         6232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_accesses      8009778                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.mandatoryQueue.m_msg_count      9842281                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl18.requestFromL1Cache.m_msg_count       109401                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.requestFromL1Cache.m_stall_time    219063500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.requestFromL1Cache.m_avg_stall_time  2002.390289                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.requestToL1Cache.m_msg_count         1828                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_msg_count         2268                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_stall_time      2027000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.responseFromL1Cache.m_avg_stall_time   893.738977                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.responseToL1Cache.m_msg_count       110062                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_msg_count        49656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.delayHistogram::samples       110012                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::mean    34.745964                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::gmean    33.355405                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::stdev    10.718416                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::0-63       109386     99.43%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::64-127          430      0.39%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::128-191          179      0.16%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::192-255           12      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::total       110012                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_hits      1777730                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_misses        55948                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_accesses      1833678                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_hits      8038489                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_misses         5919                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_accesses      8044408                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.mandatoryQueue.m_msg_count      9878086                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl19.requestFromL1Cache.m_msg_count       107875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.requestFromL1Cache.m_stall_time    238980000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.requestFromL1Cache.m_avg_stall_time  2215.341831                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.requestToL1Cache.m_msg_count         1434                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_msg_count         1872                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_stall_time      1911000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.responseFromL1Cache.m_avg_stall_time  1020.833333                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.responseToL1Cache.m_msg_count       108578                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_msg_count        47219                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples       137418                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    22.656952                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    20.571331                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     9.996182                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31       118591     86.30%     86.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63        18744     13.64%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           81      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       137418                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      1719540                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        71947                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      1791487                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits      7832417                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         5980                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses      7838397                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      9629884                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count       135829                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time    225865000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1662.862864                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count          858                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         1105                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time      1437500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time  1300.904977                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count       136560                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        58681                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.delayHistogram::samples       135533                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::mean    38.168719                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::gmean    37.226325                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::stdev     9.885496                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::0-63       134325     99.11%     99.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::64-127          978      0.72%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::128-191          215      0.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::192-255           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::total       135533                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_hits      1767889                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_misses        70731                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_accesses      1838620                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_hits      7994396                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_misses         6182                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_accesses      8000578                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.mandatoryQueue.m_msg_count      9839198                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_buf_msgs     0.000248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl20.requestFromL1Cache.m_msg_count       133147                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.requestFromL1Cache.m_stall_time    251722500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.requestFromL1Cache.m_avg_stall_time  1890.560809                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.requestToL1Cache.m_msg_count         1749                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_msg_count         2190                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_stall_time      2667500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.responseFromL1Cache.m_avg_stall_time  1218.036530                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.responseToL1Cache.m_msg_count       133784                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_msg_count        57486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.delayHistogram::samples       129850                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::mean    34.709811                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::gmean    33.887660                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::stdev     9.474689                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::0-63       129059     99.39%     99.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::64-127          547      0.42%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::128-191          173      0.13%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::192-255           67      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::total       129850                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_hits      1780782                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_misses        69764                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_accesses      1850546                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_hits      8073481                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_misses         6676                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_accesses      8080157                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.mandatoryQueue.m_msg_count      9930703                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_buf_msgs     0.000251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl21.requestFromL1Cache.m_msg_count       127170                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.requestFromL1Cache.m_stall_time    231634500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.requestFromL1Cache.m_avg_stall_time  1821.455532                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.requestToL1Cache.m_msg_count         1929                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_msg_count         2432                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_stall_time      2184000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.responseFromL1Cache.m_avg_stall_time   898.026316                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.responseToL1Cache.m_msg_count       127921                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_msg_count        52168                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.delayHistogram::samples       125511                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::mean    41.670738                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::gmean    40.645974                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::stdev    10.529009                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::0-63       124138     98.91%     98.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::64-127         1110      0.88%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::128-191          156      0.12%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::192-255          102      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::total       125511                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_hits      1756624                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_misses        63212                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_accesses      1819836                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_hits      7905876                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_misses         6952                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_accesses      7912828                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.mandatoryQueue.m_msg_count      9732664                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_buf_msgs     0.000246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl22.requestFromL1Cache.m_msg_count       123641                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.requestFromL1Cache.m_stall_time    240105000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.requestFromL1Cache.m_avg_stall_time  1941.952912                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.requestToL1Cache.m_msg_count         1305                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_msg_count         1615                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_stall_time      2003500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.responseFromL1Cache.m_avg_stall_time  1240.557276                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.responseToL1Cache.m_msg_count       124206                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_msg_count        54462                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.delayHistogram::samples       102597                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::mean    37.981062                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::gmean    36.787725                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::stdev    11.473720                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::0-63       101748     99.17%     99.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::64-127          607      0.59%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::128-191          123      0.12%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::192-255          115      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::total       102597                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_hits      1736430                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_misses        51996                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_accesses      1788426                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_hits      7818602                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_misses         5183                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_accesses      7823785                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.mandatoryQueue.m_msg_count      9612211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl23.requestFromL1Cache.m_msg_count       101258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.requestFromL1Cache.m_stall_time    196961500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.requestFromL1Cache.m_avg_stall_time  1945.145075                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.requestToL1Cache.m_msg_count          917                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_msg_count         1107                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_stall_time       908000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.responseFromL1Cache.m_avg_stall_time   820.234869                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.responseToL1Cache.m_msg_count       101680                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_msg_count        44801                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.delayHistogram::samples       101180                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::mean    39.237112                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::gmean    37.989486                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::stdev    11.767396                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::0-63       100176     99.01%     99.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::64-127          758      0.75%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::128-191           95      0.09%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::192-255          147      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::total       101180                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_hits      1734127                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_misses        51623                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_accesses      1785750                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_hits      7816077                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_misses         4689                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_accesses      7820766                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.mandatoryQueue.m_msg_count      9606516                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl24.requestFromL1Cache.m_msg_count        99883                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.requestFromL1Cache.m_stall_time    191763500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.requestFromL1Cache.m_avg_stall_time  1919.881261                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.requestToL1Cache.m_msg_count          935                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_msg_count         1117                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_stall_time      1206000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.responseFromL1Cache.m_avg_stall_time  1079.677708                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.responseToL1Cache.m_msg_count       100245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_msg_count        44284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.delayHistogram::samples       136954                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::mean    41.896148                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::gmean    41.085239                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::stdev    10.257787                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::0-63       135573     98.99%     98.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::64-127         1096      0.80%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::128-191          116      0.08%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::192-255          163      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::320-383            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::total       136954                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_hits      1723755                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_misses        71780                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_accesses      1795535                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_hits      7799529                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_misses         5091                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_accesses      7804620                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.mandatoryQueue.m_msg_count      9600155                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl25.requestFromL1Cache.m_msg_count       135602                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.requestFromL1Cache.m_stall_time    257864000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.requestFromL1Cache.m_avg_stall_time  1901.623870                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.requestToL1Cache.m_msg_count          972                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_msg_count         1186                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_stall_time      1564000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.responseFromL1Cache.m_avg_stall_time  1318.718381                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.responseToL1Cache.m_msg_count       135982                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_msg_count        59396                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.delayHistogram::samples       104178                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::mean    44.889497                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::gmean    44.207225                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::stdev    10.350282                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::0-63       102692     98.57%     98.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::64-127         1267      1.22%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::128-191           44      0.04%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::192-255          169      0.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::256-319            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::total       104178                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_hits      1724100                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_misses        51742                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_accesses      1775842                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_hits      7783679                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_misses         4492                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_accesses      7788171                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.mandatoryQueue.m_msg_count      9564013                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl26.requestFromL1Cache.m_msg_count       103085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.requestFromL1Cache.m_stall_time    206796000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.requestFromL1Cache.m_avg_stall_time  2006.072658                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.requestToL1Cache.m_msg_count          786                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_msg_count          963                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_stall_time      1424500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.responseFromL1Cache.m_avg_stall_time  1479.231568                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.responseToL1Cache.m_msg_count       103392                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_msg_count        47525                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       118100                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    28.677858                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    27.614530                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     7.815179                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31        76542     64.81%     64.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63        41466     35.11%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           80      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       118100                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      1754747                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        62714                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      1817461                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits      7889778                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         6437                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses      7896215                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      9713676                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count       116341                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time    213191500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1832.470926                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         1219                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         1520                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time      1510500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time   993.750000                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count       116881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        48077                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       126457                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    20.598702                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    19.096696                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     7.694670                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       121238     95.87%     95.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63         5189      4.10%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           16      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127            6      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       126457                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      1754677                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        63703                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      1818380                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits      7951098                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         6821                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses      7957919                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      9776299                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.000247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count       124549                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time    211828500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1700.764358                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count         1372                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count         1733                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time      1474500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time   850.836699                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count       125085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        55052                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       104786                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    28.201124                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    26.772699                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     8.810776                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31        67596     64.51%     64.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63        37045     35.35%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          125      0.12%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127            8      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-287            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       104786                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1823152                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        52968                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1876120                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits      8042974                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         5439                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses      8048413                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      9924533                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.000251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count       103060                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time    197538000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1916.728120                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count         1228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         1567                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time      1093500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time   697.830249                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count       103558                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        45707                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       108083                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    29.235467                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    25.942774                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    13.030929                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31        55841     51.66%     51.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63        51717     47.85%     99.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95          494      0.46%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           19      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            6      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       108083                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      1729617                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        53096                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      1782713                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits      7791811                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         5133                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses      7796944                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      9579657                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count       106315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time    192304000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1808.813432                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         1206                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         1449                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time      1171500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time   808.488613                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count       106877                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        48981                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       103111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    27.774069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    25.896381                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    10.613039                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31        70254     68.13%     68.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63        32497     31.52%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95          322      0.31%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           24      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            4      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       103111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      1733964                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        53050                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      1787014                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits      7798479                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         5020                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses      7803499                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      9590513                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count       101410                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time    193277500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1905.901785                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         1226                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         1461                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time       862000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time   590.006845                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count       101885                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        44320                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       115102                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    36.387899                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    33.484368                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    12.325877                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63       114018     99.06%     99.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         1061      0.92%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191           16      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       115102                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      1729803                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        60116                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      1789919                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits      7800464                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         5494                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses      7805958                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      9595877                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count       113427                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time    221298500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1951.021362                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         1171                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         1411                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time       962500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time   682.140326                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count       113931                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        48645                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       212907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    25.366897                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    24.233254                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     7.681068                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63       212584     99.85%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127          307      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191           12      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       212907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      3409694                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses       112242                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      3521936                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits     15412043                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         8098                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses     15420141                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count     18942077                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.000478                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count       210600                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time    399193000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1895.503324                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         1537                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         1934                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time      1513000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time   782.316443                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count       211370                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        91559                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles               2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples       280698                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    34.297191                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    31.718948                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    12.961262                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63       272733     97.16%     97.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127         7949      2.83%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       280698                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         1931                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        89500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time    46.349042                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         1462                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time     10063500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time  6883.378933                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       200307                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      2152500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           86                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    10.746005                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       121282                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses         3028                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       124310                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       199245                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time     85448500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   428.861452                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         2642                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        77749                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.fullyBusyCycles              11                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::samples       300749                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    33.461401                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean    30.880001                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    12.852363                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127       300723     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255           18      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total       300749                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count         1870                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time        28000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time    14.973262                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         1893                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time      4107500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time  2169.836239                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count       208437                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time      4721500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count          174                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time    22.651928                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits       117469                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses         3344                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses       120813                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count       206967                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time     71039500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   343.240710                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count         2495                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        89817                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.fullyBusyCycles             66                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::samples       305267                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean    30.739484                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean    27.535749                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    32.731725                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-511       305230     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-1023            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::1024-1535            6      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::1536-2047            4      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::2048-2559            5      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::2560-3071            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::3072-3583            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::3584-4095            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::4096-4607            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total       305267                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count         1748                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time        20500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time    11.727689                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_msg_count         1196                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_stall_time       689500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_avg_stall_time   576.505017                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count       209359                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_time     13780500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_count          335                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_avg_stall_time    65.822343                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L2cache.m_demand_hits       114441                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses         2697                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses       117138                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count       208414                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time     59735000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   286.617022                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count         2222                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        93686                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::samples       280602                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean    26.196994                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean    23.577800                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    11.265137                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-511       280602    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total       280602                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count         1706                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time        16000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     9.378664                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_msg_count          836                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_stall_time      1190500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_avg_stall_time  1424.043062                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count       195073                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_time       215000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_count           15                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_avg_stall_time     1.102152                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L2cache.m_demand_hits       110161                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses         2459                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses       112620                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count       194324                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time     35441000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   182.380972                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count         1980                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        83549                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.fullyBusyCycles              5                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::samples       293365                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean    29.701052                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean    26.500913                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    12.747560                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-511       293365    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total       293365                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count         1756                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time    14.236902                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_msg_count         1903                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_stall_time      2795500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_avg_stall_time  1468.996322                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count       203706                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_time      1870500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_count           84                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_avg_stall_time     9.182351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L2cache.m_demand_hits       115648                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses         3094                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses       118742                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count       202372                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time     58105000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   287.119760                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count         2543                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        87116                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.fullyBusyCycles              9                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::samples       316034                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean    33.467522                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean    29.869089                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    13.969246                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-511       316032    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-1023            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total       316034                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count         1703                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time    18.203171                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_msg_count         1076                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_stall_time      1062500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_avg_stall_time   987.453532                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count       218820                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_time      7392500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_count          322                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_avg_stall_time    33.783475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L2cache.m_demand_hits       122509                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses         2532                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses       125041                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count       217995                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time     90228500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   413.901695                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count         2133                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        95081                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.fullyBusyCycles             14                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::samples       276190                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean    28.875046                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean    24.793278                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    14.524349                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-511       276180    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-1023           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total       276190                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count         1794                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time        44500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time    24.804905                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_msg_count         1748                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_stall_time      6358500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_avg_stall_time  3637.585812                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count       189908                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_time      3883000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_count          121                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_avg_stall_time    20.446743                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L2cache.m_demand_hits       105066                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses         3086                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses       108152                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count       188620                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time     45494000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   241.193935                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count         2514                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        83768                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::samples       291468                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean    28.384862                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean    26.500079                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    10.589275                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-511       291468    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total       291468                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count         1784                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time       185000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time   103.699552                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count         2078                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_stall_time      3086500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_avg_stall_time  1485.322425                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count       202607                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_time      2220000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_count           95                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_avg_stall_time    10.957173                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L2cache.m_demand_hits       115589                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses         3196                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses       118785                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count       201199                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time     43220500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   214.814686                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count         2679                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        86182                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl16.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl17.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl18.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl19.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.fullyBusyCycles               8                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::samples       313075                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    32.036151                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    28.828849                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    12.681292                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127       313050     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255           16      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total       313075                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count         1852                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time    16.738661                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         1710                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time      1625000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time   950.292398                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count       217848                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time      3507500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count          146                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time    16.100676                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits       123965                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses         3129                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses       127094                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count       216575                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time     76513500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   353.288699                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count         2522                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        92705                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl20.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl21.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl22.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl23.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl24.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl25.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl26.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::samples       279665                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    30.580527                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean    27.925807                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    12.602601                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127       279660    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total       279665                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count         1857                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     5.385030                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count         1355                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time      1616500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time  1192.988930                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count       192402                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time      1121000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count           59                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time     5.826343                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits       106367                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses         2880                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses       109247                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count       191383                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time     51283000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   267.960059                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count         2429                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        84834                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.fullyBusyCycles              10                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::samples       326152                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean    28.681719                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean    25.271111                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    13.544610                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127       325985     99.95%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255          155      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total       326152                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count         1798                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time    27.808676                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_msg_count         2724                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_stall_time      2688500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_avg_stall_time   986.967695                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count       225481                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_time     22423500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_count          989                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_avg_stall_time    99.447404                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L2cache.m_demand_hits       127276                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses         3536                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses       130812                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count       223747                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time     59645500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   266.575641                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count         3012                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        97659                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples       331869                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean    28.735543                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean    26.655049                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    11.076092                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127       331866    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total       331869                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count         1805                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time        36500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time    20.221607                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_msg_count         1298                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_stall_time      2065500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_avg_stall_time  1591.294299                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count       231027                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_time      1127500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_count           54                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_avg_stall_time     4.880382                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L2cache.m_demand_hits       130930                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses         2976                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses       133906                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count       229860                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time     61378000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   267.023406                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count         2183                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        98659                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.fullyBusyCycles              20                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::samples       261268                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean    29.705528                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean    26.684604                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    12.914920                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127       261237     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255           11      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total       261268                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count         1728                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_stall_time        14000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_avg_stall_time     8.101852                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_msg_count          770                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_stall_time       178500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_avg_stall_time   231.818182                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count       182739                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_time      3530000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_count          106                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_avg_stall_time    19.317168                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L2cache.m_demand_hits       104946                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses         2370                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses       107316                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count       182101                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time     43785000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   240.443490                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count         2056                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        76473                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.fullyBusyCycles               2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::samples       305301                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean    29.913056                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean    28.122702                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    10.562787                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127       305287    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total       305301                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count         1743                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_avg_stall_time     1.721170                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_msg_count         1952                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_stall_time      1994500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_avg_stall_time  1021.772541                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count       210388                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_time      6980000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_count          469                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_avg_stall_time    33.176797                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L2cache.m_demand_hits       117038                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses         3135                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses       120173                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count       209000                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time     52073500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   249.155502                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count         2486                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        92427                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.fullyBusyCycles              10                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::samples       267981                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean    30.038525                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean    27.034307                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    12.977462                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127       267955     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255           17      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total       267981                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count         1807                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time        23500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time    13.004981                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_msg_count         1020                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_stall_time       317000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_avg_stall_time   310.784314                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count       184120                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_time      3934500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_count          144                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_avg_stall_time    21.369216                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L2cache.m_demand_hits       100923                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses         2732                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses       103655                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count       183199                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time     43501500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   237.454899                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        81776                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples       263733                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean    28.306867                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean    25.999861                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    11.241697                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127       263729    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total       263733                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count         1769                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     8.762012                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_msg_count          930                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_stall_time       790500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_avg_stall_time          850                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count       184430                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_time      1024500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_count           79                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_avg_stall_time     5.554953                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L2cache.m_demand_hits       105944                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses         2589                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses       108533                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count       183614                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time     43163000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   235.074668                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count         2154                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        77149                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs48.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs49.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs50.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs51.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs52.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs53.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs54.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs55.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs56.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs57.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs58.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs59.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs60.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs61.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs62.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs63.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs64.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs65.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs66.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs67.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs68.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs69.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs70.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs71.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs72.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs73.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs74.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs75.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs76.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs77.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs78.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs79.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs80.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs81.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs82.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs83.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs84.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs85.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs86.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs87.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                59421461                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                     11.442599                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.087393                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts      5193004                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps       9647153                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi        11.442599                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.087393                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      6095639                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts      5017010                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      1471666                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       324868                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass          582      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      3611814     37.44%     37.45% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult          609      0.01%     37.45% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv         1073      0.01%     37.46% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd       846009      8.77%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt           32      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu      1071400     11.11%     57.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     57.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     57.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       176200      1.83%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd       602400      6.24%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt       589000      6.11%     71.51% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult       876000      9.08%     81.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead       341432      3.54%     84.92% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       139204      1.44%     86.36% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead      1130234     11.72%     98.08% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite       185664      1.92%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total      9647153                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       425120                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       300228                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       124773                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       210848                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       214249                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        64558                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        64360                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns       128918                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 36718316.652994                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 22703144.347006                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.382070                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.617930                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      1796534                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses      6095639                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads      9415696                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites      5698541                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses      5017010                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads      4753352                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      2975610                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      1796534                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      3466686                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         1756                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts      5193004                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps        9647153                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.087393                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       425120                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.007154                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses        1472478                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         324961                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses              814                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses               96                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses        7839692                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              114                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           42                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 811061547.666667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 313246287.855065                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      7155500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    992067000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  12320734000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  17032292501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 19781812992000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                59422302                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                     38.682038                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.025852                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts      1536173                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps       3125682                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi        38.682038                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.025852                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts          172                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts      3106102                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts       115009                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts        67147                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass          597      0.02%      0.02% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      2939346     94.04%     94.06% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         1498      0.05%     94.11% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv         2023      0.06%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd           21      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt           32      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            4      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            2      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            1      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            1      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     94.17% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead       114969      3.68%     97.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite        67077      2.15%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead           40      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite           70      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total      3125682                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl       676013                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       662231                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl        13583                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       639986                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl        35962                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall        15575                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn        13578                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns        29153                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 53853641.338843                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 5568660.661157                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.093713                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.906287                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts       182156                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses          172                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads          119                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites           66                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses      3106102                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads      2752719                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      2325664                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs       182156                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      1526656                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         3588                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts      1536173                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps        3125682                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.025852                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches       676013                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.011376                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses         115007                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses          66741                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses              243                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses               48                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses        1644261                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses               17                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions           63                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           32                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 844815515.687500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 295009977.275312                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      2417000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    995284500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           32                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON   2995893499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  27034096502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 19781136028500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles               59474525                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                    11.503832                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                     0.086928                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numInsts      5169975                       # Number of instructions committed (thread level) (Count)
system.switch_cpus10.commitStats0.numOps      9567687                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi       11.503832                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc        0.086928                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts      6086240                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts      4950322                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts      1457840                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts       318999                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass          321      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu      3558163     37.19%     37.19% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult          559      0.01%     37.20% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv          664      0.01%     37.21% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd       842409      8.80%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt           32      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu      1069000     11.17%     57.18% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0      0.00%     57.18% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt            0      0.00%     57.18% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc       176400      1.84%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.03% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd       601000      6.28%     65.31% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt       589600      6.16%     71.47% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult       877200      9.17%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead       331406      3.46%     84.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite       133534      1.40%     86.29% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead      1126434     11.77%     98.06% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite       185465      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total      9567687                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedControl::IsControl       415228                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsDirectControl       290754                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsIndirectControl       124357                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCondControl       203429                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsUncondControl       211774                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCall        64206                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsReturn        63944                       # Class of control type instructions committed (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns       128150                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles 37965361.101955                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles 21509163.898045                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction     0.361653                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction     0.638347                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts      1776839                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpAluAccesses      6086240                       # Number of float alu accesses (Count)
system.switch_cpus10.executeStats0.numFpRegReads      9411497                       # Number of times the floating registers were read (Count)
system.switch_cpus10.executeStats0.numFpRegWrites      5689341                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numIntAluAccesses      4950322                       # Number of integer alu accesses (Count)
system.switch_cpus10.executeStats0.numIntRegReads      4668704                       # Number of times the integer registers were read (Count)
system.switch_cpus10.executeStats0.numIntRegWrites      2923586                       # Number of times the integer registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs      1776839                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numMiscRegReads      3432009                       # Number of times the Misc registers were read (Count)
system.switch_cpus10.executeStats0.numMiscRegWrites         1685                       # Number of times the Misc registers were written (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts      5169975                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps       9567687                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate     0.086928                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.numBranches       415228                       # Number of branches fetched (Count)
system.switch_cpus10.fetchStats0.branchRate     0.006982                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.rdAccesses       1458567                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrAccesses        319078                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.dtb.rdMisses             729                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrMisses              83                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.itb.wrAccesses       7808767                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.itb.wrMisses              98                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.numTransitions           47                       # Number of power state transitions (Count)
system.switch_cpus10.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::mean 766405895.875000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::stdev 365795642.044093                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::min_value      6304500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::max_value    994697500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::ON  11636282000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::CLK_GATED  18393741501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF 19781135995000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles               59479807                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                    11.676607                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                     0.085641                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numInsts      5093929                       # Number of instructions committed (thread level) (Count)
system.switch_cpus11.commitStats0.numOps      9433743                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi       11.676607                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc        0.085641                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts      6092296                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts      4825775                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts      1445101                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts       317574                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass          311      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu      3433709     36.40%     36.40% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult          545      0.01%     36.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv         1520      0.02%     36.42% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd       844794      8.96%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu      1070196     11.34%     56.72% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0      0.00%     56.72% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt            0      0.00%     56.72% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc       176298      1.87%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.59% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd       602300      6.38%     64.98% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt       589298      6.25%     71.22% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv        60399      0.64%     71.86% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.86% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult       876599      9.29%     81.16% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt        15099      0.16%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead       316180      3.35%     84.67% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite       132380      1.40%     86.07% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead      1128921     11.97%     98.04% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite       185194      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total      9433743                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedControl::IsControl       385933                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsDirectControl       261678                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsIndirectControl       124150                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCondControl       189255                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsUncondControl       196657                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCall        63799                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsReturn        63742                       # Class of control type instructions committed (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns       127541                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles 38229899.329802                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles 21249907.670198                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction     0.357263                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction     0.642737                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts      1762675                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpAluAccesses      6092296                       # Number of float alu accesses (Count)
system.switch_cpus11.executeStats0.numFpRegReads      9414968                       # Number of times the floating registers were read (Count)
system.switch_cpus11.executeStats0.numFpRegWrites      5695705                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numIntAluAccesses      4825775                       # Number of integer alu accesses (Count)
system.switch_cpus11.executeStats0.numIntRegReads      4554650                       # Number of times the integer registers were read (Count)
system.switch_cpus11.executeStats0.numIntRegWrites      2844878                       # Number of times the integer registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs      1762675                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numMiscRegReads      3358782                       # Number of times the Misc registers were read (Count)
system.switch_cpus11.executeStats0.numMiscRegWrites         1525                       # Number of times the Misc registers were written (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts      5093929                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps       9433743                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate     0.085641                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.numBranches       385933                       # Number of branches fetched (Count)
system.switch_cpus11.fetchStats0.branchRate     0.006488                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.rdAccesses       1445760                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrAccesses        317657                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.dtb.rdMisses             659                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrMisses              84                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.itb.wrAccesses       7716746                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.itb.wrMisses              99                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.numTransitions           39                       # Number of power state transitions (Count)
system.switch_cpus11.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::mean 926766725.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::stdev 176643986.556830                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::min_value    316198001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::max_value    994999500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::ON  11494655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::CLK_GATED  18535334501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF 19781136029000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles               59542287                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                    11.535425                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                     0.086689                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numInsts      5161690                       # Number of instructions committed (thread level) (Count)
system.switch_cpus12.commitStats0.numOps      9583985                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi       11.535425                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc        0.086689                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts      6102827                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts      4962381                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts      1468644                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts       326376                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass          495      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu      3545679     37.00%     37.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult          666      0.01%     37.01% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv         2260      0.02%     37.03% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd       849217      8.86%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt           48      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu      1074200     11.21%     57.10% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0      0.00%     57.10% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt            0      0.00%     57.10% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc       175900      1.84%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd       602700      6.29%     65.23% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.23% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.23% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt       588100      6.14%     71.36% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.99% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult       874200      9.12%     81.11% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead       335278      3.50%     84.77% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite       140180      1.46%     86.23% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead      1133366     11.83%     98.06% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite       186196      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total      9583985                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedControl::IsControl       406915                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsDirectControl       281295                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsIndirectControl       125491                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCondControl       201762                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsUncondControl       205129                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCall        65393                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsReturn        65069                       # Class of control type instructions committed (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns       130462                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles 37016496.716151                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles 22525790.283849                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction     0.378316                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction     0.621684                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts      1795020                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpAluAccesses      6102827                       # Number of float alu accesses (Count)
system.switch_cpus12.executeStats0.numFpRegReads      9415644                       # Number of times the floating registers were read (Count)
system.switch_cpus12.executeStats0.numFpRegWrites      5705181                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numIntAluAccesses      4962381                       # Number of integer alu accesses (Count)
system.switch_cpus12.executeStats0.numIntRegReads      4710378                       # Number of times the integer registers were read (Count)
system.switch_cpus12.executeStats0.numIntRegWrites      2939823                       # Number of times the integer registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs      1795020                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numMiscRegReads      3432607                       # Number of times the Misc registers were read (Count)
system.switch_cpus12.executeStats0.numMiscRegWrites         1893                       # Number of times the Misc registers were written (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts      5161690                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps       9583985                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate     0.086689                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.numBranches       406915                       # Number of branches fetched (Count)
system.switch_cpus12.fetchStats0.branchRate     0.006834                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.rdAccesses       1469685                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrAccesses        326475                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.dtb.rdMisses            1043                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrMisses             103                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.itb.wrAccesses       7806958                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.itb.wrMisses             134                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.numTransitions           47                       # Number of power state transitions (Count)
system.switch_cpus12.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::mean 744017583.375000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::stdev 349825770.748700                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::min_value     19602000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::max_value    994495500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::ON  12173556500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::CLK_GATED  17856422001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF 19781136040000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles               60112202                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                    42.231894                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                     0.023679                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numInsts      1423384                       # Number of instructions committed (thread level) (Count)
system.switch_cpus13.commitStats0.numOps      3457513                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi       42.231894                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc        0.023679                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts        17252                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts      3278787                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts       475338                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts       390232                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass         3602      0.10%      0.10% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu      2558736     74.01%     74.11% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult         6733      0.19%     74.30% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv        14564      0.42%     74.73% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd          519      0.02%     74.74% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0      0.00%     74.74% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt          672      0.02%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd           50      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu         2315      0.07%     74.83% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0      0.00%     74.83% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt         1234      0.04%     74.86% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc         3163      0.09%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift           17      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt          336      0.01%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult            1      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead       472862     13.68%     88.64% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite       384710     11.13%     99.77% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead         2476      0.07%     99.84% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite         5522      0.16%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total      3457513                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedControl::IsControl       437936                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsDirectControl       404611                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsIndirectControl        32886                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCondControl       338350                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsUncondControl        99534                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCall        31906                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsReturn        30760                       # Class of control type instructions committed (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns        62666                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles 45704658.458677                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles 14407543.541323                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction     0.239678                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction     0.760322                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts       865570                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpAluAccesses        17252                       # Number of float alu accesses (Count)
system.switch_cpus13.executeStats0.numFpRegReads        22587                       # Number of times the floating registers were read (Count)
system.switch_cpus13.executeStats0.numFpRegWrites         9549                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numIntAluAccesses      3278787                       # Number of integer alu accesses (Count)
system.switch_cpus13.executeStats0.numIntRegReads      4550578                       # Number of times the integer registers were read (Count)
system.switch_cpus13.executeStats0.numIntRegWrites      2419701                       # Number of times the integer registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs       865570                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numMiscRegReads      1478083                       # Number of times the Misc registers were read (Count)
system.switch_cpus13.executeStats0.numMiscRegWrites         7084                       # Number of times the Misc registers were written (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts      1423384                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps       3457513                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate     0.023679                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.numBranches       437936                       # Number of branches fetched (Count)
system.switch_cpus13.fetchStats0.branchRate     0.007285                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.rdAccesses        481369                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrAccesses        390985                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.dtb.rdMisses            6003                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrMisses             795                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.itb.wrAccesses       1934486                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.itb.wrMisses             984                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.numTransitions           84                       # Number of power state transitions (Count)
system.switch_cpus13.power_state.ticksClkGated::samples           42                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::mean 531598547.619048                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::stdev 439154426.104925                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::min_value      1325000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::max_value    994700500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::total           42                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::ON   7376126001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::CLK_GATED  22327139000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF 19781462753500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles               59556285                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                     5.827908                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                     0.171588                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numInsts     10219153                       # Number of instructions committed (thread level) (Count)
system.switch_cpus14.commitStats0.numOps     18939685                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi        5.827908                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc        0.171588                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts     12149940                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts      9741214                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts      2891791                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts       637652                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass          685      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu      6956437     36.73%     36.73% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult          965      0.01%     36.74% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv         3580      0.02%     36.76% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd      1687707      8.91%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt           80      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu      2138362     11.29%     56.96% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0      0.00%     56.96% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt            0      0.00%     56.96% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc       351193      1.85%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.81% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd      1196045      6.32%     65.13% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt      1178352      6.22%     71.35% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv       120762      0.64%     71.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.99% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult      1745884      9.22%     81.21% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt        30190      0.16%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead       642164      3.39%     84.76% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite       267008      1.41%     86.17% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead      2249627     11.88%     98.04% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite       370644      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total     18939685                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedControl::IsControl       798348                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsDirectControl       549998                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsIndirectControl       248169                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCondControl       394434                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsUncondControl       403895                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCall       127814                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsReturn       127367                       # Class of control type instructions committed (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns       255181                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles 16420844.894820                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles 43135440.105180                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction     0.724280                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction     0.275720                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts      3529443                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpAluAccesses     12149940                       # Number of float alu accesses (Count)
system.switch_cpus14.executeStats0.numFpRegReads     18765986                       # Number of times the floating registers were read (Count)
system.switch_cpus14.executeStats0.numFpRegWrites     11355546                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numIntAluAccesses      9741214                       # Number of integer alu accesses (Count)
system.switch_cpus14.executeStats0.numIntRegReads      9205334                       # Number of times the integer registers were read (Count)
system.switch_cpus14.executeStats0.numIntRegWrites      5749948                       # Number of times the integer registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs      3529443                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numMiscRegReads      6763617                       # Number of times the Misc registers were read (Count)
system.switch_cpus14.executeStats0.numMiscRegWrites         2886                       # Number of times the Misc registers were written (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts     10219153                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps      18939685                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate     0.171588                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.numBranches       798348                       # Number of branches fetched (Count)
system.switch_cpus14.fetchStats0.branchRate     0.013405                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.rdAccesses       2893931                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrAccesses        637902                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.dtb.rdMisses            2141                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrMisses             258                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.itb.wrAccesses      15457770                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.itb.wrMisses             314                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.numTransitions           23                       # Number of power state transitions (Count)
system.switch_cpus14.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::mean 558332541.750000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::stdev 362672401.794648                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::min_value     15454500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::max_value    992939500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::ON  23158061500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::CLK_GATED   6699990501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF 19781307966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles               59549722                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                    11.440530                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                     0.087409                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numInsts      5205154                       # Number of instructions committed (thread level) (Count)
system.switch_cpus15.commitStats0.numOps      9679503                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi       11.440530                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc        0.087409                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts      6082338                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts      5062853                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts      1469126                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts       328265                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass          435      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu      3656815     37.78%     37.78% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult          700      0.01%     37.79% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv         1953      0.02%     37.81% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd       844268      8.72%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt           96      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu      1074410     11.10%     57.63% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0      0.00%     57.63% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt            0      0.00%     57.63% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc       175005      1.81%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.44% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd       591709      6.11%     65.55% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.55% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt       591006      6.11%     71.66% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv        60402      0.62%     72.28% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.28% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult       870212      8.99%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt        15101      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead       343608      3.55%     84.98% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite       142264      1.47%     86.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead      1125518     11.63%     98.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite       186001      1.92%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total      9679503                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedControl::IsControl       435576                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsDirectControl       309873                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsIndirectControl       125551                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCondControl       217032                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsUncondControl       218516                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCall        65599                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsReturn        65132                       # Class of control type instructions committed (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns       130731                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles 36938504.195466                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles 22611217.804534                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction     0.379703                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction     0.620297                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts      1797391                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpAluAccesses      6082338                       # Number of float alu accesses (Count)
system.switch_cpus15.executeStats0.numFpRegReads      9386325                       # Number of times the floating registers were read (Count)
system.switch_cpus15.executeStats0.numFpRegWrites      5683430                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numIntAluAccesses      5062853                       # Number of integer alu accesses (Count)
system.switch_cpus15.executeStats0.numIntRegReads      4795294                       # Number of times the integer registers were read (Count)
system.switch_cpus15.executeStats0.numIntRegWrites      3003748                       # Number of times the integer registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs      1797391                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numMiscRegReads      3486216                       # Number of times the Misc registers were read (Count)
system.switch_cpus15.executeStats0.numMiscRegWrites         2202                       # Number of times the Misc registers were written (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts      5205154                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps       9679503                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate     0.087409                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.numBranches       435576                       # Number of branches fetched (Count)
system.switch_cpus15.fetchStats0.branchRate     0.007314                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.rdAccesses       1470219                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrAccesses        328423                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.dtb.rdMisses            1098                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrMisses             166                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.itb.wrAccesses       7849712                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.itb.wrMisses             170                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.numTransitions           49                       # Number of power state transitions (Count)
system.switch_cpus15.power_state.ticksClkGated::samples           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::mean 712467380.040000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::stdev 335002064.169088                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::min_value      1868000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::max_value    994519000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::total           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::ON  12218297000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::CLK_GATED  17811684501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF 19781136037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus16.numCycles               59509211                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus16.cpi                    10.998244                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus16.ipc                     0.090924                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus16.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus16.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus16.commitStats0.numInsts      5410792                       # Number of instructions committed (thread level) (Count)
system.switch_cpus16.commitStats0.numOps     10023729                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus16.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus16.commitStats0.cpi       10.998244                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus16.commitStats0.ipc        0.090924                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus16.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus16.commitStats0.numFpInsts      6078053                       # Number of float instructions (Count)
system.switch_cpus16.commitStats0.numIntInsts      5376350                       # Number of integer instructions (Count)
system.switch_cpus16.commitStats0.numLoadInsts      1512396                       # Number of load instructions (Count)
system.switch_cpus16.commitStats0.numStoreInsts       337816                       # Number of store instructions (Count)
system.switch_cpus16.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus16.commitStats0.committedInstType::No_OpClass          503      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntAlu      3945032     39.36%     39.36% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntMult         1113      0.01%     39.37% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntDiv         1537      0.02%     39.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatAdd       840381      8.38%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCmp            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCvt           96      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMult            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatDiv            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMisc            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAdd           44      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAlu      1068693     10.66%     58.44% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCmp            0      0.00%     58.44% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCvt           88      0.00%     58.44% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMisc       176351      1.76%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMult            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShift           12      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdDiv            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.20% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAdd       598255      5.97%     66.16% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.16% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.16% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCvt       589348      5.88%     72.04% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatDiv        60438      0.60%     72.65% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.65% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMult       876516      8.74%     81.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatSqrt        15110      0.15%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAes            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::Matrix            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixMov            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixOP            0      0.00%     81.54% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemRead       389101      3.88%     85.42% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemWrite       152500      1.52%     86.94% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemRead      1123295     11.21%     98.15% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemWrite       185316      1.85%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::total     10023729                       # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedControl::IsControl       498171                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsDirectControl       370931                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsIndirectControl       127105                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCondControl       249162                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsUncondControl       248980                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCall        66951                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsReturn        66644                       # Class of control type instructions committed (Count)
system.switch_cpus16.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus16.exec_context.thread_0.numCallsReturns       133595                       # Number of times a function call or return occured (Count)
system.switch_cpus16.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus16.exec_context.thread_0.numIdleCycles 36845560.625566                       # Number of idle cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.numBusyCycles 22663650.374434                       # Number of busy cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.notIdleFraction     0.380843                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus16.exec_context.thread_0.idleFraction     0.619157                       # Percentage of idle cycles (Ratio)
system.switch_cpus16.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus16.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus16.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus16.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus16.executeStats0.numStoreInsts      1850212                       # Number of stores executed (Count)
system.switch_cpus16.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus16.executeStats0.numFpAluAccesses      6078053                       # Number of float alu accesses (Count)
system.switch_cpus16.executeStats0.numFpRegReads      9402332                       # Number of times the floating registers were read (Count)
system.switch_cpus16.executeStats0.numFpRegWrites      5681061                       # Number of times the floating registers were written (Count)
system.switch_cpus16.executeStats0.numIntAluAccesses      5376350                       # Number of integer alu accesses (Count)
system.switch_cpus16.executeStats0.numIntRegReads      5138638                       # Number of times the integer registers were read (Count)
system.switch_cpus16.executeStats0.numIntRegWrites      3214260                       # Number of times the integer registers were written (Count)
system.switch_cpus16.executeStats0.numMemRefs      1850212                       # Number of memory refs (Count)
system.switch_cpus16.executeStats0.numMiscRegReads      3661019                       # Number of times the Misc registers were read (Count)
system.switch_cpus16.executeStats0.numMiscRegWrites         2249                       # Number of times the Misc registers were written (Count)
system.switch_cpus16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus16.fetchStats0.numInsts      5410792                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.numOps      10023729                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.fetchRate     0.090924                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus16.fetchStats0.numBranches       498171                       # Number of branches fetched (Count)
system.switch_cpus16.fetchStats0.branchRate     0.008371                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus16.mmu.dtb.rdAccesses       1513430                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrAccesses        337913                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.dtb.rdMisses            1040                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrMisses             102                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.itb.wrAccesses       8108149                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.itb.wrMisses             140                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus16.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::mean 772823326.130435                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::stdev 342747653.049332                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::min_value     36970000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::max_value    994333000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::ON  11816221500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::CLK_GATED  17774936501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::OFF 19781574860500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus16.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus16.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus17.numCycles               59514530                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus17.cpi                    11.101169                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus17.ipc                     0.090081                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus17.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus17.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus17.commitStats0.numInsts      5361105                       # Number of instructions committed (thread level) (Count)
system.switch_cpus17.commitStats0.numOps      9951329                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus17.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus17.commitStats0.cpi       11.101169                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus17.commitStats0.ipc        0.090081                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus17.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus17.commitStats0.numFpInsts      6092019                       # Number of float instructions (Count)
system.switch_cpus17.commitStats0.numIntInsts      5299752                       # Number of integer instructions (Count)
system.switch_cpus17.commitStats0.numLoadInsts      1505668                       # Number of load instructions (Count)
system.switch_cpus17.commitStats0.numStoreInsts       334888                       # Number of store instructions (Count)
system.switch_cpus17.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus17.commitStats0.committedInstType::No_OpClass          566      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntAlu      3874716     38.94%     38.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntMult          911      0.01%     38.95% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntDiv         2127      0.02%     38.97% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatAdd       844430      8.49%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCmp            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCvt           80      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMult            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatDiv            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMisc            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAdd           44      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.46% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAlu      1072055     10.77%     58.23% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCmp            0      0.00%     58.23% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCvt           88      0.00%     58.23% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMisc       176144      1.77%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMult            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShift           12      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdDiv            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAdd       600000      6.03%     66.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCvt       588700      5.92%     71.95% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.56% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.56% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMult       875400      8.80%     81.35% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAes            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::Matrix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixMov            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixOP            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemRead       377074      3.79%     85.29% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemWrite       148720      1.49%     86.79% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemRead      1128594     11.34%     98.13% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemWrite       186168      1.87%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::total      9951329                       # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedControl::IsControl       483263                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsDirectControl       356633                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsIndirectControl       126502                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCondControl       241208                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsUncondControl       242027                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCall        66376                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsReturn        66083                       # Class of control type instructions committed (Count)
system.switch_cpus17.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus17.exec_context.thread_0.numCallsReturns       132459                       # Number of times a function call or return occured (Count)
system.switch_cpus17.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus17.exec_context.thread_0.numIdleCycles 35966771.220283                       # Number of idle cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.numBusyCycles 23547758.779717                       # Number of busy cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.notIdleFraction     0.395664                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus17.exec_context.thread_0.idleFraction     0.604336                       # Percentage of idle cycles (Ratio)
system.switch_cpus17.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus17.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus17.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus17.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus17.executeStats0.numStoreInsts      1840556                       # Number of stores executed (Count)
system.switch_cpus17.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus17.executeStats0.numFpAluAccesses      6092019                       # Number of float alu accesses (Count)
system.switch_cpus17.executeStats0.numFpRegReads      9411530                       # Number of times the floating registers were read (Count)
system.switch_cpus17.executeStats0.numFpRegWrites      5694325                       # Number of times the floating registers were written (Count)
system.switch_cpus17.executeStats0.numIntAluAccesses      5299752                       # Number of integer alu accesses (Count)
system.switch_cpus17.executeStats0.numIntRegReads      5050009                       # Number of times the integer registers were read (Count)
system.switch_cpus17.executeStats0.numIntRegWrites      3164256                       # Number of times the integer registers were written (Count)
system.switch_cpus17.executeStats0.numMemRefs      1840556                       # Number of memory refs (Count)
system.switch_cpus17.executeStats0.numMiscRegReads      3622808                       # Number of times the Misc registers were read (Count)
system.switch_cpus17.executeStats0.numMiscRegWrites         2117                       # Number of times the Misc registers were written (Count)
system.switch_cpus17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus17.fetchStats0.numInsts      5361105                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.numOps       9951329                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.fetchRate     0.090081                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus17.fetchStats0.numBranches       483263                       # Number of branches fetched (Count)
system.switch_cpus17.fetchStats0.branchRate     0.008120                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus17.mmu.dtb.rdAccesses       1506661                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrAccesses        334993                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.dtb.rdMisses             996                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrMisses             109                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.itb.wrAccesses       8049049                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.itb.wrMisses             130                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus17.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::mean 823666142.904762                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::stdev 315135232.579119                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::min_value     34787000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::max_value    994464000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::ON  12288902500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::CLK_GATED  17296989001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::OFF 19781580127000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus17.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus17.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus18.numCycles               59520967                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus18.cpi                    11.156331                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus18.ipc                     0.089635                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus18.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus18.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus18.commitStats0.numInsts      5335174                       # Number of instructions committed (thread level) (Count)
system.switch_cpus18.commitStats0.numOps      9885514                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus18.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus18.commitStats0.cpi       11.156331                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus18.commitStats0.ipc        0.089635                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus18.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus18.commitStats0.numFpInsts      6076071                       # Number of float instructions (Count)
system.switch_cpus18.commitStats0.numIntInsts      5247908                       # Number of integer instructions (Count)
system.switch_cpus18.commitStats0.numLoadInsts      1497243                       # Number of load instructions (Count)
system.switch_cpus18.commitStats0.numStoreInsts       331115                       # Number of store instructions (Count)
system.switch_cpus18.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus18.commitStats0.committedInstType::No_OpClass          477      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntAlu      3827501     38.72%     38.72% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntMult          849      0.01%     38.73% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntDiv         1992      0.02%     38.75% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatAdd       842430      8.52%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCmp            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCvt           64      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMult            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatDiv            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMisc            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAdd           44      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAlu      1067855     10.80%     58.08% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCmp            0      0.00%     58.08% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCvt           88      0.00%     58.08% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMisc       176144      1.78%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMult            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShift           12      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdDiv            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.86% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAdd       600100      6.07%     65.93% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.93% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.93% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCvt       588700      5.96%     71.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMult       875400      8.86%     81.35% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAes            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::Matrix            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixMov            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixOP            0      0.00%     81.50% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemRead       372749      3.77%     85.28% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemWrite       145679      1.47%     86.75% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemRead      1124494     11.38%     98.12% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemWrite       185436      1.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::total      9885514                       # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedControl::IsControl       476429                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsDirectControl       350271                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsIndirectControl       126036                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCondControl       237640                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsUncondControl       238763                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCall        65847                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsReturn        65617                       # Class of control type instructions committed (Count)
system.switch_cpus18.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus18.exec_context.thread_0.numCallsReturns       131464                       # Number of times a function call or return occured (Count)
system.switch_cpus18.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus18.exec_context.thread_0.numIdleCycles 36225229.049318                       # Number of idle cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.numBusyCycles 23295737.950682                       # Number of busy cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.notIdleFraction     0.391387                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus18.exec_context.thread_0.idleFraction     0.608613                       # Percentage of idle cycles (Ratio)
system.switch_cpus18.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus18.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus18.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus18.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus18.executeStats0.numStoreInsts      1828358                       # Number of stores executed (Count)
system.switch_cpus18.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus18.executeStats0.numFpAluAccesses      6076071                       # Number of float alu accesses (Count)
system.switch_cpus18.executeStats0.numFpRegReads      9392682                       # Number of times the floating registers were read (Count)
system.switch_cpus18.executeStats0.numFpRegWrites      5679125                       # Number of times the floating registers were written (Count)
system.switch_cpus18.executeStats0.numIntAluAccesses      5247908                       # Number of integer alu accesses (Count)
system.switch_cpus18.executeStats0.numIntRegReads      4988409                       # Number of times the integer registers were read (Count)
system.switch_cpus18.executeStats0.numIntRegWrites      3125142                       # Number of times the integer registers were written (Count)
system.switch_cpus18.executeStats0.numMemRefs      1828358                       # Number of memory refs (Count)
system.switch_cpus18.executeStats0.numMiscRegReads      3597320                       # Number of times the Misc registers were read (Count)
system.switch_cpus18.executeStats0.numMiscRegWrites         1988                       # Number of times the Misc registers were written (Count)
system.switch_cpus18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus18.fetchStats0.numInsts      5335174                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.numOps       9885514                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.fetchRate     0.089635                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus18.fetchStats0.numBranches       476429                       # Number of branches fetched (Count)
system.switch_cpus18.fetchStats0.branchRate     0.008004                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus18.mmu.dtb.rdAccesses       1498118                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrAccesses        331214                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.dtb.rdMisses             878                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrMisses             102                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.itb.wrAccesses       8009908                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.itb.wrMisses             130                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus18.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::mean 830233761.952381                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::stdev 309536453.090390                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::min_value     36211500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::max_value    994449500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::ON  12151834500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::CLK_GATED  17434909001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::OFF 19781579275000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus18.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus18.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus19.numCycles               59526920                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus19.cpi                    11.110729                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus19.ipc                     0.090003                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus19.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus19.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus19.commitStats0.numInsts      5357607                       # Number of instructions committed (thread level) (Count)
system.switch_cpus19.commitStats0.numOps      9915471                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus19.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus19.commitStats0.cpi       11.110729                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus19.commitStats0.ipc        0.090003                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus19.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus19.commitStats0.numFpInsts      6087423                       # Number of float instructions (Count)
system.switch_cpus19.commitStats0.numIntInsts      5268341                       # Number of integer instructions (Count)
system.switch_cpus19.commitStats0.numLoadInsts      1497636                       # Number of load instructions (Count)
system.switch_cpus19.commitStats0.numStoreInsts       331703                       # Number of store instructions (Count)
system.switch_cpus19.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus19.commitStats0.committedInstType::No_OpClass          367      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntAlu      3854775     38.88%     38.88% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntMult         1612      0.02%     38.90% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntDiv          857      0.01%     38.90% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatAdd       840630      8.48%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCmp            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCvt           48      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMult            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatDiv            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMisc            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAdd           44      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.38% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAlu      1070455     10.80%     58.18% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCmp            0      0.00%     58.18% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCvt           88      0.00%     58.18% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMisc       176444      1.78%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMult            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShift           12      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdDiv            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAdd       598500      6.04%     66.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCvt       589600      5.95%     71.94% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMult       877200      8.85%     81.40% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAes            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::Matrix            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixMov            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixOP            0      0.00%     81.55% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemRead       372142      3.75%     85.30% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemWrite       146299      1.48%     86.78% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemRead      1125494     11.35%     98.13% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemWrite       185404      1.87%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::total      9915471                       # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedControl::IsControl       478535                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsDirectControl       352629                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsIndirectControl       125786                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCondControl       237358                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsUncondControl       241151                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCall        65533                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsReturn        65367                       # Class of control type instructions committed (Count)
system.switch_cpus19.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus19.exec_context.thread_0.numCallsReturns       130900                       # Number of times a function call or return occured (Count)
system.switch_cpus19.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus19.exec_context.thread_0.numIdleCycles 36408819.152169                       # Number of idle cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.numBusyCycles 23118100.847831                       # Number of busy cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.notIdleFraction     0.388364                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus19.exec_context.thread_0.idleFraction     0.611636                       # Percentage of idle cycles (Ratio)
system.switch_cpus19.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus19.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus19.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus19.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus19.executeStats0.numStoreInsts      1829339                       # Number of stores executed (Count)
system.switch_cpus19.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus19.executeStats0.numFpAluAccesses      6087423                       # Number of float alu accesses (Count)
system.switch_cpus19.executeStats0.numFpRegReads      9416934                       # Number of times the floating registers were read (Count)
system.switch_cpus19.executeStats0.numFpRegWrites      5690525                       # Number of times the floating registers were written (Count)
system.switch_cpus19.executeStats0.numIntAluAccesses      5268341                       # Number of integer alu accesses (Count)
system.switch_cpus19.executeStats0.numIntRegReads      5008972                       # Number of times the integer registers were read (Count)
system.switch_cpus19.executeStats0.numIntRegWrites      3137785                       # Number of times the integer registers were written (Count)
system.switch_cpus19.executeStats0.numMemRefs      1829339                       # Number of memory refs (Count)
system.switch_cpus19.executeStats0.numMiscRegReads      3604602                       # Number of times the Misc registers were read (Count)
system.switch_cpus19.executeStats0.numMiscRegWrites         2024                       # Number of times the Misc registers were written (Count)
system.switch_cpus19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus19.fetchStats0.numInsts      5357607                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.numOps       9915471                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.fetchRate     0.090003                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus19.fetchStats0.numBranches       478535                       # Number of branches fetched (Count)
system.switch_cpus19.fetchStats0.branchRate     0.008039                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus19.mmu.dtb.rdAccesses       1498587                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrAccesses        331809                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.dtb.rdMisses             954                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrMisses             108                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.itb.wrAccesses       8044534                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.itb.wrMisses             126                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus19.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::mean 834876285.761905                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::stdev 302011213.405712                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::min_value    120635500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::max_value    994251000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::ON  12018441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::CLK_GATED  17532402001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::OFF 19781615175500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus19.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus19.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                59433137                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                     11.458369                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.087272                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts      5186876                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps       9616420                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi        11.458369                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.087272                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts      6094491                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts      4991192                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts      1465406                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts       322431                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass          359      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu      3596262     37.40%     37.40% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult          605      0.01%     37.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv         1132      0.01%     37.42% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd       843609      8.77%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt           16      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu      1074400     11.17%     57.36% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     57.36% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0      0.00%     57.36% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc       176000      1.83%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd       597500      6.21%     65.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt       588400      6.12%     71.53% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.15% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult       874800      9.10%     81.25% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead       337072      3.51%     84.91% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite       136299      1.42%     86.33% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead      1128334     11.73%     98.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite       186132      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total      9616420                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl       421954                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl       296847                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       124985                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl       206148                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       215780                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall        65027                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn        64572                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns       129599                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 37605709.446859                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles 21827427.553141                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.367260                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.632740                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts      1787837                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpAluAccesses      6094491                       # Number of float alu accesses (Count)
system.switch_cpus2.executeStats0.numFpRegReads      9415648                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites      5696941                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses      4991192                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads      4712604                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites      2952632                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs      1787837                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads      3454666                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites         1854                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts      5186876                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps        9616420                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.087272                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches       421954                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.007100                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses        1466183                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses         322521                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses              779                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses               92                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses        7838500                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses              103                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           48                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 729286875.041667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 393844600.318981                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      1799500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    995007000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  11843165500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  17502885001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 19781819968000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus20.numCycles               59533044                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus20.cpi                    11.177668                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus20.ipc                     0.089464                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus20.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus20.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus20.commitStats0.numInsts      5326070                       # Number of instructions committed (thread level) (Count)
system.switch_cpus20.commitStats0.numOps      9881655                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus20.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus20.commitStats0.cpi       11.177668                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus20.commitStats0.ipc        0.089464                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus20.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus20.commitStats0.numFpInsts      6097671                       # Number of float instructions (Count)
system.switch_cpus20.commitStats0.numIntInsts      5233153                       # Number of integer instructions (Count)
system.switch_cpus20.commitStats0.numLoadInsts      1502987                       # Number of load instructions (Count)
system.switch_cpus20.commitStats0.numStoreInsts       330738                       # Number of store instructions (Count)
system.switch_cpus20.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus20.commitStats0.committedInstType::No_OpClass          420      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntAlu      3805156     38.51%     38.51% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntMult          869      0.01%     38.52% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntDiv         1748      0.02%     38.54% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatAdd       850230      8.60%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCmp            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCvt           64      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMult            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatDiv            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMisc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAdd           44      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAlu      1072455     10.85%     58.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCmp            0      0.00%     58.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCvt           88      0.00%     58.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMisc       175844      1.78%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMult            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShift           12      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdDiv            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.78% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAdd       604100      6.11%     65.89% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.89% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCvt       587800      5.95%     71.84% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.45% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.45% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMult       873600      8.84%     81.29% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAes            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::Matrix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixMov            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixOP            0      0.00%     81.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemRead       369893      3.74%     85.19% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemWrite       144702      1.46%     86.65% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemRead      1133094     11.47%     98.12% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemWrite       186036      1.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::total      9881655                       # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedControl::IsControl       470014                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsDirectControl       343999                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsIndirectControl       125889                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCondControl       234736                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsUncondControl       235252                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCall        65700                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsReturn        65470                       # Class of control type instructions committed (Count)
system.switch_cpus20.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus20.exec_context.thread_0.numCallsReturns       131170                       # Number of times a function call or return occured (Count)
system.switch_cpus20.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus20.exec_context.thread_0.numIdleCycles 35076642.030407                       # Number of idle cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.numBusyCycles 24456401.969593                       # Number of busy cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.notIdleFraction     0.410804                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus20.exec_context.thread_0.idleFraction     0.589196                       # Percentage of idle cycles (Ratio)
system.switch_cpus20.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus20.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus20.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus20.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus20.executeStats0.numStoreInsts      1833725                       # Number of stores executed (Count)
system.switch_cpus20.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus20.executeStats0.numFpAluAccesses      6097671                       # Number of float alu accesses (Count)
system.switch_cpus20.executeStats0.numFpRegReads      9404982                       # Number of times the floating registers were read (Count)
system.switch_cpus20.executeStats0.numFpRegWrites      5700125                       # Number of times the floating registers were written (Count)
system.switch_cpus20.executeStats0.numIntAluAccesses      5233153                       # Number of integer alu accesses (Count)
system.switch_cpus20.executeStats0.numIntRegReads      4958662                       # Number of times the integer registers were read (Count)
system.switch_cpus20.executeStats0.numIntRegWrites      3110843                       # Number of times the integer registers were written (Count)
system.switch_cpus20.executeStats0.numMemRefs      1833725                       # Number of memory refs (Count)
system.switch_cpus20.executeStats0.numMiscRegReads      3597274                       # Number of times the Misc registers were read (Count)
system.switch_cpus20.executeStats0.numMiscRegWrites         2062                       # Number of times the Misc registers were written (Count)
system.switch_cpus20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus20.fetchStats0.numInsts      5326070                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.numOps       9881655                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.fetchRate     0.089464                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus20.fetchStats0.numBranches       470014                       # Number of branches fetched (Count)
system.switch_cpus20.fetchStats0.branchRate     0.007895                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus20.mmu.dtb.rdAccesses       1504022                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrAccesses        330861                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.dtb.rdMisses            1038                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrMisses             126                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.itb.wrAccesses       8000716                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.itb.wrMisses             138                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus20.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::mean 800417666.714286                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::stdev 356786512.862769                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::min_value     10506000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::max_value    994108500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::ON  12779314000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::CLK_GATED  16808771001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::OFF 19781577933500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus20.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus20.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus21.numCycles               59538784                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus21.cpi                    11.043854                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus21.ipc                     0.090548                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus21.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus21.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus21.commitStats0.numInsts      5391124                       # Number of instructions committed (thread level) (Count)
system.switch_cpus21.commitStats0.numOps     10015792                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus21.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus21.commitStats0.cpi       11.043854                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus21.commitStats0.ipc        0.090548                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus21.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus21.commitStats0.numFpInsts      6095173                       # Number of float instructions (Count)
system.switch_cpus21.commitStats0.numIntInsts      5358756                       # Number of integer instructions (Count)
system.switch_cpus21.commitStats0.numLoadInsts      1510588                       # Number of load instructions (Count)
system.switch_cpus21.commitStats0.numStoreInsts       334792                       # Number of store instructions (Count)
system.switch_cpus21.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus21.commitStats0.committedInstType::No_OpClass          532      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntAlu      3936264     39.30%     39.31% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntMult          888      0.01%     39.31% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntDiv         2291      0.02%     39.34% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatAdd       845830      8.44%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCmp            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCvt           64      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMult            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatDiv            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMisc            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAdd           44      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.78% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAlu      1075455     10.74%     58.52% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCmp            0      0.00%     58.52% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCvt           88      0.00%     58.52% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMisc       175444      1.75%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMult            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShift           12      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdDiv            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAdd       595200      5.94%     66.22% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCvt       590600      5.90%     72.11% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatDiv        60400      0.60%     72.72% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.72% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMult       872200      8.71%     81.42% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAes            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::Matrix            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixMov            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixOP            0      0.00%     81.58% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemRead       381393      3.81%     85.38% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemWrite       148655      1.48%     86.87% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemRead      1129195     11.27%     98.14% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemWrite       186137      1.86%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::total     10015792                       # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedControl::IsControl       498477                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsDirectControl       371990                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsIndirectControl       126352                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCondControl       249867                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsUncondControl       248583                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCall        66163                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsReturn        65933                       # Class of control type instructions committed (Count)
system.switch_cpus21.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus21.exec_context.thread_0.numCallsReturns       132096                       # Number of times a function call or return occured (Count)
system.switch_cpus21.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus21.exec_context.thread_0.numIdleCycles 35509890.723158                       # Number of idle cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.numBusyCycles 24028893.276842                       # Number of busy cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.notIdleFraction     0.403584                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus21.exec_context.thread_0.idleFraction     0.596416                       # Percentage of idle cycles (Ratio)
system.switch_cpus21.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus21.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus21.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus21.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus21.executeStats0.numStoreInsts      1845380                       # Number of stores executed (Count)
system.switch_cpus21.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus21.executeStats0.numFpAluAccesses      6095173                       # Number of float alu accesses (Count)
system.switch_cpus21.executeStats0.numFpRegReads      9406583                       # Number of times the floating registers were read (Count)
system.switch_cpus21.executeStats0.numFpRegWrites      5696525                       # Number of times the floating registers were written (Count)
system.switch_cpus21.executeStats0.numIntAluAccesses      5358756                       # Number of integer alu accesses (Count)
system.switch_cpus21.executeStats0.numIntRegReads      5090180                       # Number of times the integer registers were read (Count)
system.switch_cpus21.executeStats0.numIntRegWrites      3196582                       # Number of times the integer registers were written (Count)
system.switch_cpus21.executeStats0.numMemRefs      1845380                       # Number of memory refs (Count)
system.switch_cpus21.executeStats0.numMiscRegReads      3659381                       # Number of times the Misc registers were read (Count)
system.switch_cpus21.executeStats0.numMiscRegWrites         2162                       # Number of times the Misc registers were written (Count)
system.switch_cpus21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus21.fetchStats0.numInsts      5391124                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.numOps      10015792                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.fetchRate     0.090548                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus21.fetchStats0.numBranches       498477                       # Number of branches fetched (Count)
system.switch_cpus21.fetchStats0.branchRate     0.008372                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus21.mmu.dtb.rdAccesses       1511665                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrAccesses        334921                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.dtb.rdMisses            1081                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrMisses             133                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.itb.wrAccesses       8080325                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.itb.wrMisses             168                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus21.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::mean 811504523.857143                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::stdev 292080010.120142                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::min_value    277537500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::max_value    994001500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::ON  12528105000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::CLK_GATED  17041595001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::OFF 19781596318500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus21.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus21.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus22.numCycles               59481947                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus22.cpi                    11.297009                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus22.ipc                     0.088519                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus22.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus22.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus22.commitStats0.numInsts      5265283                       # Number of instructions committed (thread level) (Count)
system.switch_cpus22.commitStats0.numOps      9789766                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus22.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus22.commitStats0.cpi       11.297009                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus22.commitStats0.ipc        0.088519                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus22.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus22.commitStats0.numFpInsts      6073889                       # Number of float instructions (Count)
system.switch_cpus22.commitStats0.numIntInsts      5168125                       # Number of integer instructions (Count)
system.switch_cpus22.commitStats0.numLoadInsts      1484079                       # Number of load instructions (Count)
system.switch_cpus22.commitStats0.numStoreInsts       330557                       # Number of store instructions (Count)
system.switch_cpus22.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus22.commitStats0.committedInstType::No_OpClass          447      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntAlu      3747457     38.28%     38.28% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntMult          787      0.01%     38.29% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntDiv         1982      0.02%     38.31% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatAdd       847809      8.66%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCmp            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCvt           48      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMult            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatDiv            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMisc            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAdd            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAlu      1070800     10.94%     57.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMisc       174800      1.79%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMult            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShift            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdDiv            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAdd       596100      6.09%     65.79% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.79% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.79% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCvt       590400      6.03%     71.82% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.43% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMult       869000      8.88%     81.31% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAes            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::Matrix            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixMov            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixOP            0      0.00%     81.46% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemRead       357944      3.66%     85.12% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemWrite       145060      1.48%     86.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemRead      1126135     11.50%     98.11% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemWrite       185497      1.89%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::total      9789766                       # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedControl::IsControl       459045                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsDirectControl       332955                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsIndirectControl       125954                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCondControl       230904                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsUncondControl       228117                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCall        65835                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsReturn        65541                       # Class of control type instructions committed (Count)
system.switch_cpus22.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus22.exec_context.thread_0.numCallsReturns       131376                       # Number of times a function call or return occured (Count)
system.switch_cpus22.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus22.exec_context.thread_0.numIdleCycles 35415934.477126                       # Number of idle cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.numBusyCycles 24066012.522874                       # Number of busy cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.notIdleFraction     0.404594                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus22.exec_context.thread_0.idleFraction     0.595406                       # Percentage of idle cycles (Ratio)
system.switch_cpus22.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus22.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus22.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus22.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus22.executeStats0.numStoreInsts      1814636                       # Number of stores executed (Count)
system.switch_cpus22.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus22.executeStats0.numFpAluAccesses      6073889                       # Number of float alu accesses (Count)
system.switch_cpus22.executeStats0.numFpRegReads      9365045                       # Number of times the floating registers were read (Count)
system.switch_cpus22.executeStats0.numFpRegWrites      5675541                       # Number of times the floating registers were written (Count)
system.switch_cpus22.executeStats0.numIntAluAccesses      5168125                       # Number of integer alu accesses (Count)
system.switch_cpus22.executeStats0.numIntRegReads      4897664                       # Number of times the integer registers were read (Count)
system.switch_cpus22.executeStats0.numIntRegWrites      3071214                       # Number of times the integer registers were written (Count)
system.switch_cpus22.executeStats0.numMemRefs      1814636                       # Number of memory refs (Count)
system.switch_cpus22.executeStats0.numMiscRegReads      3550660                       # Number of times the Misc registers were read (Count)
system.switch_cpus22.executeStats0.numMiscRegWrites         2119                       # Number of times the Misc registers were written (Count)
system.switch_cpus22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus22.fetchStats0.numInsts      5265283                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.numOps       9789766                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.fetchRate     0.088519                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus22.fetchStats0.numBranches       459045                       # Number of branches fetched (Count)
system.switch_cpus22.fetchStats0.branchRate     0.007717                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus22.mmu.dtb.rdAccesses       1485161                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrAccesses        330699                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.dtb.rdMisses            1086                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrMisses             147                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.itb.wrAccesses       7912990                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.itb.wrMisses             162                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus22.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::mean 739523282.652174                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::stdev 359921045.027626                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::min_value     47076500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::max_value    994107500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::ON  13018382000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::CLK_GATED  17009035501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::OFF 19781138601000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus22.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus22.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus23.numCycles               59548172                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus23.cpi                    11.497293                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus23.ipc                     0.086977                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus23.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus23.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus23.commitStats0.numInsts      5179321                       # Number of instructions committed (thread level) (Count)
system.switch_cpus23.commitStats0.numOps      9595822                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus23.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus23.commitStats0.cpi       11.497293                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus23.commitStats0.ipc        0.086977                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus23.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus23.commitStats0.numFpInsts      6089240                       # Number of float instructions (Count)
system.switch_cpus23.commitStats0.numIntInsts      4974963                       # Number of integer instructions (Count)
system.switch_cpus23.commitStats0.numLoadInsts      1462797                       # Number of load instructions (Count)
system.switch_cpus23.commitStats0.numStoreInsts       321748                       # Number of store instructions (Count)
system.switch_cpus23.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus23.commitStats0.committedInstType::No_OpClass          386      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntAlu      3577601     37.28%     37.29% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntMult          624      0.01%     37.29% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntDiv         1525      0.02%     37.31% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatAdd       843409      8.79%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCmp            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCvt           32      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMult            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatDiv            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMisc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAdd            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAlu      1071000     11.16%     57.26% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCmp            0      0.00%     57.26% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCvt            0      0.00%     57.26% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMisc       176200      1.84%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMult            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShift            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdDiv            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAdd       600000      6.25%     65.35% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCvt       589000      6.14%     71.49% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.12% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.12% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMult       876000      9.13%     81.25% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAes            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::Matrix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixMov            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixOP            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemRead       335363      3.49%     84.90% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemWrite       136083      1.42%     86.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemRead      1127434     11.75%     98.07% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemWrite       185665      1.93%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::total      9595822                       # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedControl::IsControl       418987                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsDirectControl       294148                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsIndirectControl       124717                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCondControl       205940                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsUncondControl       213023                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCall        64566                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsReturn        64304                       # Class of control type instructions committed (Count)
system.switch_cpus23.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus23.exec_context.thread_0.numCallsReturns       128870                       # Number of times a function call or return occured (Count)
system.switch_cpus23.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus23.exec_context.thread_0.numIdleCycles 37135110.322271                       # Number of idle cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.numBusyCycles 22413061.677729                       # Number of busy cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.notIdleFraction     0.376385                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus23.exec_context.thread_0.idleFraction     0.623615                       # Percentage of idle cycles (Ratio)
system.switch_cpus23.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus23.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus23.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus23.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus23.executeStats0.numStoreInsts      1784545                       # Number of stores executed (Count)
system.switch_cpus23.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus23.executeStats0.numFpAluAccesses      6089240                       # Number of float alu accesses (Count)
system.switch_cpus23.executeStats0.numFpRegReads      9411297                       # Number of times the floating registers were read (Count)
system.switch_cpus23.executeStats0.numFpRegWrites      5692141                       # Number of times the floating registers were written (Count)
system.switch_cpus23.executeStats0.numIntAluAccesses      4974963                       # Number of integer alu accesses (Count)
system.switch_cpus23.executeStats0.numIntRegReads      4702445                       # Number of times the integer registers were read (Count)
system.switch_cpus23.executeStats0.numIntRegWrites      2942949                       # Number of times the integer registers were written (Count)
system.switch_cpus23.executeStats0.numMemRefs      1784545                       # Number of memory refs (Count)
system.switch_cpus23.executeStats0.numMiscRegReads      3444621                       # Number of times the Misc registers were read (Count)
system.switch_cpus23.executeStats0.numMiscRegWrites         1773                       # Number of times the Misc registers were written (Count)
system.switch_cpus23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus23.fetchStats0.numInsts      5179321                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.numOps       9595822                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.fetchRate     0.086977                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus23.fetchStats0.numBranches       418987                       # Number of branches fetched (Count)
system.switch_cpus23.fetchStats0.branchRate     0.007036                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus23.mmu.dtb.rdAccesses       1463625                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrAccesses        321846                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.dtb.rdMisses             830                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrMisses             102                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.itb.wrAccesses       7823899                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.itb.wrMisses             114                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus23.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::mean 814485181.863636                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::stdev 321545518.426599                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::min_value      1659500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::max_value    993961500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::ON  12106653000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::CLK_GATED  17918674001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::OFF 19781140691500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus23.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus23.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus24.numCycles               59555483                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus24.cpi                    11.502536                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus24.ipc                     0.086937                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus24.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus24.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus24.commitStats0.numInsts      5177596                       # Number of instructions committed (thread level) (Count)
system.switch_cpus24.commitStats0.numOps      9586986                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus24.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus24.commitStats0.cpi       11.502536                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus24.commitStats0.ipc        0.086937                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus24.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus24.commitStats0.numFpInsts      6088440                       # Number of float instructions (Count)
system.switch_cpus24.commitStats0.numIntInsts      4966338                       # Number of integer instructions (Count)
system.switch_cpus24.commitStats0.numLoadInsts      1461174                       # Number of load instructions (Count)
system.switch_cpus24.commitStats0.numStoreInsts       320809                       # Number of store instructions (Count)
system.switch_cpus24.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus24.commitStats0.committedInstType::No_OpClass          335      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntAlu      3571569     37.25%     37.26% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntMult          567      0.01%     37.26% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntDiv         1391      0.01%     37.28% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatAdd       842809      8.79%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCmp            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCvt           32      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMult            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatDiv            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMisc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAdd            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAlu      1070400     11.17%     57.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCmp            0      0.00%     57.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCvt            0      0.00%     57.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMisc       176300      1.84%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMult            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShift            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdDiv            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAdd       600200      6.26%     65.33% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.33% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.33% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCvt       589300      6.15%     71.48% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.11% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.11% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMult       876600      9.14%     81.25% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemRead       334140      3.49%     84.90% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemWrite       134944      1.41%     86.31% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemRead      1127034     11.76%     98.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemWrite       185865      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::total      9586986                       # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedControl::IsControl       419070                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsDirectControl       294525                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsIndirectControl       124424                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCondControl       205884                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsUncondControl       213163                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCall        64209                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsReturn        64011                       # Class of control type instructions committed (Count)
system.switch_cpus24.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus24.exec_context.thread_0.numCallsReturns       128220                       # Number of times a function call or return occured (Count)
system.switch_cpus24.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus24.exec_context.thread_0.numIdleCycles 37110654.883611                       # Number of idle cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.numBusyCycles 22444828.116389                       # Number of busy cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.notIdleFraction     0.376873                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus24.exec_context.thread_0.idleFraction     0.623127                       # Percentage of idle cycles (Ratio)
system.switch_cpus24.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus24.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus24.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus24.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus24.executeStats0.numStoreInsts      1781983                       # Number of stores executed (Count)
system.switch_cpus24.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus24.executeStats0.numFpAluAccesses      6088440                       # Number of float alu accesses (Count)
system.switch_cpus24.executeStats0.numFpRegReads      9412197                       # Number of times the floating registers were read (Count)
system.switch_cpus24.executeStats0.numFpRegWrites      5691141                       # Number of times the floating registers were written (Count)
system.switch_cpus24.executeStats0.numIntAluAccesses      4966338                       # Number of integer alu accesses (Count)
system.switch_cpus24.executeStats0.numIntRegReads      4687057                       # Number of times the integer registers were read (Count)
system.switch_cpus24.executeStats0.numIntRegWrites      2934692                       # Number of times the integer registers were written (Count)
system.switch_cpus24.executeStats0.numMemRefs      1781983                       # Number of memory refs (Count)
system.switch_cpus24.executeStats0.numMiscRegReads      3442191                       # Number of times the Misc registers were read (Count)
system.switch_cpus24.executeStats0.numMiscRegWrites         1733                       # Number of times the Misc registers were written (Count)
system.switch_cpus24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus24.fetchStats0.numInsts      5177596                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.numOps       9586986                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.fetchRate     0.086937                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus24.fetchStats0.numBranches       419070                       # Number of branches fetched (Count)
system.switch_cpus24.fetchStats0.branchRate     0.007037                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus24.mmu.dtb.rdAccesses       1461961                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrAccesses        320906                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.dtb.rdMisses             789                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrMisses             101                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.itb.wrAccesses       7820884                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.itb.wrMisses             118                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus24.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::mean 778389717.434783                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::stdev 338251953.395008                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::min_value      3576500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::max_value    994075000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::ON  12121318000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::CLK_GATED  17902963501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::OFF 19781141737000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus24.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus24.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus25.numCycles               59561344                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus25.cpi                    11.539707                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus25.ipc                     0.086657                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus25.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus25.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus25.commitStats0.numInsts      5161426                       # Number of instructions committed (thread level) (Count)
system.switch_cpus25.commitStats0.numOps      9575607                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus25.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus25.commitStats0.cpi       11.539707                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus25.commitStats0.ipc        0.086657                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus25.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus25.commitStats0.numFpInsts      6127087                       # Number of float instructions (Count)
system.switch_cpus25.commitStats0.numIntInsts      4937868                       # Number of integer instructions (Count)
system.switch_cpus25.commitStats0.numLoadInsts      1469282                       # Number of load instructions (Count)
system.switch_cpus25.commitStats0.numStoreInsts       321926                       # Number of store instructions (Count)
system.switch_cpus25.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus25.commitStats0.committedInstType::No_OpClass          373      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntAlu      3525932     36.82%     36.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntMult          608      0.01%     36.83% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntDiv         1529      0.02%     36.85% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatAdd       853809      8.92%     45.76% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCmp            0      0.00%     45.76% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCvt           48      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMult            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatDiv            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMisc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAdd            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAlu      1076000     11.24%     57.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCmp            0      0.00%     57.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCvt            0      0.00%     57.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMisc       176300      1.84%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMult            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShift            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdDiv            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAdd       608400      6.35%     65.20% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.20% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.20% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCvt       589300      6.15%     71.35% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.98% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMult       876600      9.15%     81.14% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAes            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::Matrix            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixMov            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixOP            0      0.00%     81.29% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemRead       328448      3.43%     84.72% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemWrite       135830      1.42%     86.14% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemRead      1140834     11.91%     98.06% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemWrite       186096      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::total      9575607                       # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedControl::IsControl       402170                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsDirectControl       277366                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsIndirectControl       124677                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCondControl       198905                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsUncondControl       203242                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCall        64526                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsReturn        64264                       # Class of control type instructions committed (Count)
system.switch_cpus25.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus25.exec_context.thread_0.numCallsReturns       128790                       # Number of times a function call or return occured (Count)
system.switch_cpus25.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus25.exec_context.thread_0.numIdleCycles 35078069.167473                       # Number of idle cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.numBusyCycles 24483274.832527                       # Number of busy cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.notIdleFraction     0.411060                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus25.exec_context.thread_0.idleFraction     0.588940                       # Percentage of idle cycles (Ratio)
system.switch_cpus25.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus25.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus25.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus25.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus25.executeStats0.numStoreInsts      1791208                       # Number of stores executed (Count)
system.switch_cpus25.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus25.executeStats0.numFpAluAccesses      6127087                       # Number of float alu accesses (Count)
system.switch_cpus25.executeStats0.numFpRegReads      9447844                       # Number of times the floating registers were read (Count)
system.switch_cpus25.executeStats0.numFpRegWrites      5729541                       # Number of times the floating registers were written (Count)
system.switch_cpus25.executeStats0.numIntAluAccesses      4937868                       # Number of integer alu accesses (Count)
system.switch_cpus25.executeStats0.numIntRegReads      4661002                       # Number of times the integer registers were read (Count)
system.switch_cpus25.executeStats0.numIntRegWrites      2915487                       # Number of times the integer registers were written (Count)
system.switch_cpus25.executeStats0.numMemRefs      1791208                       # Number of memory refs (Count)
system.switch_cpus25.executeStats0.numMiscRegReads      3428664                       # Number of times the Misc registers were read (Count)
system.switch_cpus25.executeStats0.numMiscRegWrites         1855                       # Number of times the Misc registers were written (Count)
system.switch_cpus25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus25.fetchStats0.numInsts      5161426                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.numOps       9575607                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.fetchRate     0.086657                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus25.fetchStats0.numBranches       402170                       # Number of branches fetched (Count)
system.switch_cpus25.fetchStats0.branchRate     0.006752                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus25.mmu.dtb.rdAccesses       1470176                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrAccesses        322050                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.dtb.rdMisses             896                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrMisses             128                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.itb.wrAccesses       7804751                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.itb.wrMisses             131                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus25.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::mean 730457217.434783                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::stdev 341465045.008860                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::min_value      2185500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::max_value    993884000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::ON  13219821500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::CLK_GATED  16800516001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::OFF 19781145681000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus25.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus25.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus26.numCycles               59568316                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus26.cpi                    11.553011                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus26.ipc                     0.086558                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus26.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus26.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus26.commitStats0.numInsts      5156086                       # Number of instructions committed (thread level) (Count)
system.switch_cpus26.commitStats0.numOps      9539796                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus26.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus26.commitStats0.cpi       11.553011                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus26.commitStats0.ipc        0.086558                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus26.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus26.commitStats0.numFpInsts      6075439                       # Number of float instructions (Count)
system.switch_cpus26.commitStats0.numIntInsts      4929599                       # Number of integer instructions (Count)
system.switch_cpus26.commitStats0.numLoadInsts      1454871                       # Number of load instructions (Count)
system.switch_cpus26.commitStats0.numStoreInsts       317114                       # Number of store instructions (Count)
system.switch_cpus26.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus26.commitStats0.committedInstType::No_OpClass          214      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntAlu      3541045     37.12%     37.12% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntMult          526      0.01%     37.13% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntDiv          685      0.01%     37.13% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatAdd       842009      8.83%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCmp            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCvt           32      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMult            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatDiv            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMisc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAdd            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAlu      1068000     11.20%     57.16% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCmp            0      0.00%     57.16% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCvt            0      0.00%     57.16% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMisc       176100      1.85%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMult            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShift            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdDiv            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAdd       599600      6.29%     65.29% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.29% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.29% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCvt       588700      6.17%     71.46% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.09% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMult       875400      9.18%     81.27% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAes            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::Matrix            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixMov            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixOP            0      0.00%     81.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemRead       330837      3.47%     84.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemWrite       131850      1.38%     86.28% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemRead      1124034     11.78%     98.06% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemWrite       185264      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::total      9539796                       # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedControl::IsControl       414988                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsDirectControl       290759                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsIndirectControl       124106                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCondControl       203019                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsUncondControl       211946                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCall        63891                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsReturn        63693                       # Class of control type instructions committed (Count)
system.switch_cpus26.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus26.exec_context.thread_0.numCallsReturns       127584                       # Number of times a function call or return occured (Count)
system.switch_cpus26.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus26.exec_context.thread_0.numIdleCycles 36603634.904198                       # Number of idle cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.numBusyCycles 22964681.095802                       # Number of busy cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.notIdleFraction     0.385518                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus26.exec_context.thread_0.idleFraction     0.614482                       # Percentage of idle cycles (Ratio)
system.switch_cpus26.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus26.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus26.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus26.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus26.executeStats0.numStoreInsts      1771985                       # Number of stores executed (Count)
system.switch_cpus26.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus26.executeStats0.numFpAluAccesses      6075439                       # Number of float alu accesses (Count)
system.switch_cpus26.executeStats0.numFpRegReads      9392796                       # Number of times the floating registers were read (Count)
system.switch_cpus26.executeStats0.numFpRegWrites      5678741                       # Number of times the floating registers were written (Count)
system.switch_cpus26.executeStats0.numIntAluAccesses      4929599                       # Number of integer alu accesses (Count)
system.switch_cpus26.executeStats0.numIntRegReads      4635373                       # Number of times the integer registers were read (Count)
system.switch_cpus26.executeStats0.numIntRegWrites      2907649                       # Number of times the integer registers were written (Count)
system.switch_cpus26.executeStats0.numMemRefs      1771985                       # Number of memory refs (Count)
system.switch_cpus26.executeStats0.numMiscRegReads      3425636                       # Number of times the Misc registers were read (Count)
system.switch_cpus26.executeStats0.numMiscRegWrites         1779                       # Number of times the Misc registers were written (Count)
system.switch_cpus26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus26.fetchStats0.numInsts      5156086                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.numOps       9539796                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.fetchRate     0.086558                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus26.fetchStats0.numBranches       414988                       # Number of branches fetched (Count)
system.switch_cpus26.fetchStats0.branchRate     0.006967                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus26.mmu.dtb.rdAccesses       1455677                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrAccesses        317205                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.dtb.rdMisses             811                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrMisses              96                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.itb.wrAccesses       7788294                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.itb.wrMisses             123                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus26.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::mean 766267782.652174                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::stdev 345693661.970607                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::min_value      1745000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::max_value    993448000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::ON  12396981000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::CLK_GATED  17624159001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::OFF 19781144878500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus26.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus26.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                59434491                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                     11.309107                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.088424                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts      5255454                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps       9787751                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi        11.309107                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.088424                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      6080941                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts      5164718                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts      1482841                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts       329770                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass          439      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu      3744981     38.26%     38.27% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult          737      0.01%     38.27% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv         1942      0.02%     38.29% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd       851209      8.70%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt           32      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu      1074000     10.97%     57.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     57.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0      0.00%     57.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       174200      1.78%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd       594100      6.07%     65.81% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.81% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.81% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt       591800      6.05%     71.86% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult       866200      8.85%     81.33% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     81.48% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead       353906      3.62%     85.10% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite       143805      1.47%     86.57% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead      1128935     11.53%     98.10% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite       185965      1.90%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total      9787751                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl       458728                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl       332838                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       125757                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       231799                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       226905                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall        65572                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn        65344                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns       130916                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 37207152.803914                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 22227338.196086                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.373980                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.626020                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      1812611                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses      6080941                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads      9362097                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites      5681341                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses      5164718                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads      4882980                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites      3066452                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs      1812611                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      3549770                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites         2013                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts      5255454                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps        9787751                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.088424                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches       458728                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.007718                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses        1483852                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses         329897                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses             1015                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses              131                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses        7896369                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses              154                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 782444630.478261                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 287495868.316867                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value    216297000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    995289500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  12031738500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  17996226501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 19781138053500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                59439716                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                     11.217722                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.089145                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts      5298733                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps       9835942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi        11.217722                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.089145                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts      6084089                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts      5207729                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts      1483181                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts       330449                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass          453      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu      3788770     38.52%     38.52% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult          772      0.01%     38.53% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv         2060      0.02%     38.55% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd       844409      8.58%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt           48      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.14% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu      1069600     10.87%     58.01% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     58.01% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0      0.00%     58.01% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc       176000      1.79%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.80% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd       600500      6.11%     65.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt       589200      5.99%     71.90% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.51% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult       875000      8.90%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.41% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     81.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead       356246      3.62%     85.18% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite       145152      1.48%     86.66% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead      1126935     11.46%     98.12% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite       185297      1.88%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total      9835942                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl       466744                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl       340629                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl       125979                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl       242883                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl       223836                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall        65858                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn        65566                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns       131424                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 37949036.510927                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 21490679.489073                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.361554                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.638446                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts      1813630                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses      6084089                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads      9400045                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites      5687141                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses      5207729                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads      4935588                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites      3108014                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs      1813630                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads      3565164                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites         2093                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts      5298733                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps        9835942                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.089145                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches       466744                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.007852                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses        1484174                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses         330560                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses             1001                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses              129                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses        7958067                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses              148                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions           49                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean 735877600.040000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 317081255.845651                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value      8500500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    995332000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON  11630271000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED  18396940001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 19781138807500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                59447125                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                     11.094556                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.090134                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts      5358225                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps       9993412                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi        11.094556                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.090134                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts      6089892                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts      5353235                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts      1519056                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts       355796                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass          502      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu      3884251     38.87%     38.87% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult          558      0.01%     38.88% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv         1724      0.02%     38.90% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd       844209      8.45%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt           16      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.34% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu      1071600     10.72%     58.07% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     58.07% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0      0.00%     58.07% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc       176100      1.76%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd       600000      6.00%     65.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.83% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt       588700      5.89%     71.72% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv        60400      0.60%     72.33% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.33% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult       875400      8.76%     81.09% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.09% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.09% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead       391022      3.91%     85.15% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite       169863      1.70%     86.85% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead      1128034     11.29%     98.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite       185933      1.86%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total      9993412                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl       468872                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl       333140                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl       135608                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl       227614                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl       241228                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall        75329                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn        75195                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns       150524                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 37057010.790579                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 22390114.209421                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.376639                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.623361                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts      1874852                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses      6089892                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads      9409049                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites      5692541                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses      5353235                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads      5193990                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites      3219772                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs      1874852                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads      3624591                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         3725                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts      5358225                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps        9993412                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.090134                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches       468872                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.007887                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses        1518328                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses         355369                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses              748                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses               68                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses        8048495                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses               82                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean 778717000.043478                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 314080878.084418                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value    192165000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    995160500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON  11619212500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED  17910491001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 19781636315000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                59451644                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                     11.524138                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.086774                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts      5158880                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps       9565551                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi        11.524138                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.086774                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts      6074187                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts      4957697                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts      1457164                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts       322365                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass          542      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu      3559682     37.21%     37.22% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult          613      0.01%     37.23% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv         2028      0.02%     37.25% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd       840809      8.79%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt           48      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu      1068400     11.17%     57.21% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     57.21% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0      0.00%     57.21% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc       176100      1.84%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd       598200      6.25%     65.30% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.30% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.30% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt       588700      6.15%     71.46% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult       875400      9.15%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     81.40% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead       334130      3.49%     84.89% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite       136969      1.43%     86.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead      1123034     11.74%     98.06% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite       185396      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total      9565551                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl       414085                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl       288839                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl       125125                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl       203822                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl       210235                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall        64972                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn        64712                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns       129684                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 37951582.875929                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 21500061.124071                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.361639                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.638361                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts      1779529                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpAluAccesses      6074187                       # Number of float alu accesses (Count)
system.switch_cpus6.executeStats0.numFpRegReads      9393144                       # Number of times the floating registers were read (Count)
system.switch_cpus6.executeStats0.numFpRegWrites      5677341                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses      4957697                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads      4708029                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites      2941574                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs      1779529                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads      3425034                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites         1691                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts      5158880                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps        9565551                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.086774                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches       414085                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.006965                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses        1457902                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses         322432                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses              740                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses               71                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses        7797030                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses               86                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions           49                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean 735767620.040000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::stdev 399105575.153036                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value      2456500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    994974000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total           25                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON  11631167500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED  18394190501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 19781140660500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                59458453                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                     11.520045                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.086805                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts      5161304                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps       9572916                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi        11.520045                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.086805                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts      6091339                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts      4956402                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts      1460918                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts       323247                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass          570      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu      3552228     37.11%     37.11% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult          633      0.01%     37.12% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv         2079      0.02%     37.14% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd       844409      8.82%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt           32      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.96% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu      1071200     11.19%     57.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     57.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0      0.00%     57.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc       176200      1.84%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.99% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd       600900      6.28%     65.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt       589000      6.15%     71.42% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.05% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult       876000      9.15%     81.20% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead       332384      3.47%     84.83% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite       137083      1.43%     86.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead      1128534     11.79%     98.06% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite       186164      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total      9572916                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl       409703                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl       284421                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl       125171                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl       202116                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl       207561                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall        64954                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn        64758                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns       129712                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 38095693.254697                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles 21362759.745303                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.359289                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.640711                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts      1784165                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpAluAccesses      6091339                       # Number of float alu accesses (Count)
system.switch_cpus7.executeStats0.numFpRegReads      9411696                       # Number of times the floating registers were read (Count)
system.switch_cpus7.executeStats0.numFpRegWrites      5693741                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses      4956402                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads      4708003                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites      2938662                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs      1784165                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads      3424610                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites         1601                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts      5161304                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps        9572916                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.086805                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches       409703                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.006891                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses        1461575                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses         323315                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses              659                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses               71                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses        7803578                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses               79                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean 803043108.739130                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::stdev 317848158.665540                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value     12320000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value    994937000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON  11556230500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED  18469991501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 19781139796500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                59464548                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                     11.519014                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.086813                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts      5162295                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps       9580983                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi        11.519014                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.086813                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts      6086887                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts      4965318                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts      1461730                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts       323641                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass          532      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu      3564241     37.20%     37.21% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult          657      0.01%     37.21% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv         2025      0.02%     37.23% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd       843809      8.81%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt           48      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu      1072400     11.19%     57.24% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0      0.00%     57.24% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc       175900      1.84%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.07% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd       598200      6.24%     65.31% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt       588100      6.14%     71.45% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.08% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult       874200      9.12%     81.21% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead       334696      3.49%     84.86% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite       137745      1.44%     86.30% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead      1127034     11.76%     98.06% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite       185896      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total      9580983                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl       413757                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl       288429                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl       125200                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl       203499                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl       210232                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall        65113                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn        64787                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns       129900                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 36734252.585084                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles 22730295.414917                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.382250                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.617750                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts      1785371                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpAluAccesses      6086887                       # Number of float alu accesses (Count)
system.switch_cpus8.executeStats0.numFpRegReads      9403044                       # Number of times the floating registers were read (Count)
system.switch_cpus8.executeStats0.numFpRegWrites      5689541                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses      4965318                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads      4708839                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites      2944146                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs      1785371                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads      3432612                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites         1844                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts      5162295                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps        9580983                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.086813                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches       413757                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.006958                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses        1462747                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses         323740                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses             1019                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses              103                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses        7806072                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses              114                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions           47                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean 738732125.041667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::stdev 364852071.906238                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value      3907500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value    994616500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total           24                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON  12299598000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED  17729571001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 19781136849500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles                59471759                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                      5.833210                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                      0.171432                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numInsts     10195375                       # Number of instructions committed (thread level) (Count)
system.switch_cpus9.commitStats0.numOps      18907753                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi         5.833210                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc         0.171432                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts     12137055                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts      9719352                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts      2879008                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts       634429                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass          600      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu      6954100     36.78%     36.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult          905      0.00%     36.79% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv         3192      0.02%     36.80% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd      1685841      8.92%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt           96      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd           72      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.72% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu      2141489     11.33%     57.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0      0.00%     57.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt          144      0.00%     57.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc       350167      1.85%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift           38      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.90% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd      1185391      6.27%     65.17% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt      1180695      6.24%     71.41% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv       120798      0.64%     72.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult      1740589      9.21%     81.26% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt        30199      0.16%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0      0.00%     81.42% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead       634271      3.35%     84.77% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite       263032      1.39%     86.16% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead      2244737     11.87%     98.04% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite       371397      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total     18907753                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedControl::IsControl       804696                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsDirectControl       557314                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsIndirectControl       247216                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCondControl       397294                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsUncondControl       407380                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCall       126895                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsReturn       126384                       # Class of control type instructions committed (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns       253279                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles 17571720.342912                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles 41900038.657088                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction     0.704537                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction     0.295463                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts      3513437                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpAluAccesses     12137055                       # Number of float alu accesses (Count)
system.switch_cpus9.executeStats0.numFpRegReads     18738288                       # Number of times the floating registers were read (Count)
system.switch_cpus9.executeStats0.numFpRegWrites     11340294                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numIntAluAccesses      9719352                       # Number of integer alu accesses (Count)
system.switch_cpus9.executeStats0.numIntRegReads      9143283                       # Number of times the integer registers were read (Count)
system.switch_cpus9.executeStats0.numIntRegWrites      5726519                       # Number of times the integer registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs      3513437                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numMiscRegReads      6756983                       # Number of times the Misc registers were read (Count)
system.switch_cpus9.executeStats0.numMiscRegWrites         2595                       # Number of times the Misc registers were written (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts     10195375                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps       18907753                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate     0.171432                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.numBranches       804696                       # Number of branches fetched (Count)
system.switch_cpus9.fetchStats0.branchRate     0.013531                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.rdAccesses        2880736                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrAccesses         634657                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.dtb.rdMisses             1730                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrMisses              234                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.itb.wrAccesses       15420429                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.itb.wrMisses              288                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.numTransitions           29                       # Number of power state transitions (Count)
system.switch_cpus9.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::mean 489111066.733333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::stdev 429588177.451104                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::min_value      5093000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::max_value    993374000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::ON  22663325500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::CLK_GATED   7336666001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF 19781166027000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 19811166018501                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 15563.437174                       (Unspecified)
system.ruby.network.average_flit_network_latency 13983.219288                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1580.217886                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |13745.593836                       |14192.359452                       |12971.893892                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2852.019005                       | 1280.694561                       |  711.684442                       (Unspecified)
system.ruby.network.average_hops             3.962083                       (Unspecified)
system.ruby.network.average_packet_latency 15846.601762                       (Unspecified)
system.ruby.network.average_packet_network_latency 14042.028257                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1804.573505                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |13269.860396                       |15270.127290                       |12971.893892                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 3008.670828                       | 1083.388932                       |  711.684442                       (Unspecified)
system.ruby.network.avg_link_utilization     1.477902                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.277369     18.77%     18.77% |    0.029885      2.02%     20.79% |    0.023473      1.59%     22.38% |    0.895394     60.59%     82.96% |    0.100392      6.79%     89.76% |    0.018319      1.24%     91.00% |    0.114123      7.72%     98.72% |    0.009370      0.63%     99.35% |    0.009578      0.65%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.477902                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         2783                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         1732                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        21286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        16078                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        16733                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        27203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         5637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         1617                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n16          458                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n17          330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n18          284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n19          222                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         1276                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n20          258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n21          284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n22          341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n23          229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n24          248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n25          269                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n26          202                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         1096                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4          976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6        15727                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7        15605                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8        15632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9        16280                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         5707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         3258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         2862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         2108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         3034                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         2970                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         2558                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         2857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n16          198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n17          344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n18          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n19          117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         2940                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n20          172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n21          190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n22          117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n23          119                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n24          111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n25          128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n26          205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         2630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         3857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4566                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         2770                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         2780                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         2834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         2947                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0        17052                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1        16444                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10          770                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11          668                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12          658                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13          834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14        16077                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15        16466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n16          129                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n17          128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n18          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n19          122                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2        16539                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n20          139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n21           96                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n22           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n23           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n24          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n25          104                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n26          296                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3        16409                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4        16110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5        16664                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6        15883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         3493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8          556                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9          880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         1590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1          952                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10        15847                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11        15922                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12        15966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         2227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14          662                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15          913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n16          102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n17           76                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n18           63                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n19           66                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2          630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n20           44                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n21          183                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n22          182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n23           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n24           49                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n25           68                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n26          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4911                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4        26510                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5        26750                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6        15749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7        15955                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8        16002                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9        15888                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        17596                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1        27290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10        25221                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11        16062                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12        16715                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13        27291                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14        16958                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15        17079                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n16          188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n17          252                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n18          177                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n19           83                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2        21585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n20          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n21          140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n22          117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n23          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n24           85                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n25          227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n26           72                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3          924                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         1191                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         1745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6          864                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7          976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8          953                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        14099                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1        12423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10        11574                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         8620                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12        10284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         9562                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14        10382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15        12631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n16           90                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n17           87                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n18          106                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n19          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2        11460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n20          137                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n21           95                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n22          100                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n23           57                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n24           69                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n25           50                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n26           60                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3        11807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         9553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5        15102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6        10914                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         9059                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         8742                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         9094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0        19470                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1        17710                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10        16946                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11        16701                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12        21547                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13        32109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14        32593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15        34794                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n16          191                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n17          161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n18          186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n19          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2        17348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n20          161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n21          230                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n22          156                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n23          207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n24          227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n25          151                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n26           79                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3        16972                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4        18660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5        16482                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7        16889                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8        16968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9        16929                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         2334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         1569                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10        16450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11        27319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         7767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         1401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         1602                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         1994                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n16          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n17          195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n18          221                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n19          200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         2501                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n20          175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n21          180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n22          165                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n23          129                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n24          123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n25          136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n26           67                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3        16815                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4        17072                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5        17485                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6        17232                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7        18195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8        16583                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9        16441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n0         4653                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n1         1486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n10        16464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n11        16294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n12        16944                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n13        16479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n14        16561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n15        16784                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n2         1095                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n3         1080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n4         1750                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n5         1516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n6          927                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n7        16553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n8        16104                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n9        16194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n0         5358                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n1        16471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n10          926                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n11          742                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n12         1213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n13         1011                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n14         1094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n15         1375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n2        16199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n3        16342                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n4        16896                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n5        17105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n6        16120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n7        16427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n8        16185                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n9         5575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n0        17041                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n1        16406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n10        16208                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n11        15938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n12        16301                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n13        16363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n14        16636                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n15        17019                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n2        16009                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n3         3702                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n4         1433                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n5         1590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n6          749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n7         1045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n8          774                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n9         1843                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n0         1610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n1         1180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n10        20939                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n11        16014                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n12         5919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n13          936                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n14          933                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n15         1551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n2          791                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n3         6436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n4        16800                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n5        16868                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n6        16082                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n7        16481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n8        16407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n9        16147                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        17175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1        17971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10          999                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11          775                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12          849                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13          910                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         2684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15        16199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n16           96                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n17           73                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n18          274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n19          138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2        26553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n20           85                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n21           70                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n22           60                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n23           61                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n24           64                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n25          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n26           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3        20427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4        21214                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5        19390                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6        21658                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7        26941                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         2966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9          677                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n0        17198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n1        18467                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n10          880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n11          593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n12         2919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n13        26931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n14        16373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n15        16817                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n2        25632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n3        17090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n4        19810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n5        21543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n6         3640                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n7         1085                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n8          881                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n9          774                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n0         1812                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n1         1729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n10        19888                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n11        17978                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n12        22889                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n13        16369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n14        16513                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n15         5512                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n2         1205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n3         1150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n4         1490                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n5         1216                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n6         7954                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n7        27076                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n8        16127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n9        20430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n0        16639                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n1        16101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n10          972                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n11          873                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n12         1087                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n13          846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n14         1084                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n15         3773                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n2        15725                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n3        16230                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n4        27475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n5        27234                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n6        16105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n7        16297                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n8        16015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n9         1647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n0        16587                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n1        16359                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n10        15440                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n11        15142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n12        15631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n13        16189                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n14        16474                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n15        16440                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n2         5029                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n3          629                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n4          969                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n5         1123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n6          647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n7          670                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n8          591                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n9         8139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n0         1217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n1         1090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n10        15929                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n11         7662                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n12          622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n13          563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n14          873                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n15         1084                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n2         4838                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n3        15290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n4        15506                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n5        15797                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n6        15957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n7        16186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n8        15775                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n9        15778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n0         2719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n1        17960                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n10         5788                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n11          347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n12         1053                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n13          937                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n14          817                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n15         1422                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n2        25342                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n3        18778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n4        18488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n5        19001                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n6        21810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n7        26556                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n8        15952                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n9        18028                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n0        16748                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n1        16439                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n10          577                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n11         1238                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n12        15383                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n13        15326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n14        15319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n15        16378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n2        15767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n3        15830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n4        15938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n5         3279                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n6          476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n7         1040                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n8          418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n9          454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0        17337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         5567                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10        19003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11        18994                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12        22950                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13        16848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14        16628                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15        17276                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n16          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n17          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n18          152                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n19          294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         1014                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n20           78                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n21          108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n22           96                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n23           64                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n24          128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n25           73                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n26          103                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         1108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         1360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         1329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6          778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7          922                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         5198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9        20460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         2011                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         3736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10        16519                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         1859                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         1164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         1330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         1051                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         1632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n16          478                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n17          378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n18          379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n19          306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2        16425                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n20          600                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n21          468                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n22          237                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n23          150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n24           79                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n25           74                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n26           92                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3        16273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4        27409                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5        27466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6        16381                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7        16144                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8        16090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9        16159                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        17724                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1        16627                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10          561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         7693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12        16387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13        16246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14        16264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15        16843                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n16          118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n17          177                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n18          236                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n19           99                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2        16037                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n20          136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n21          293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n22           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n23           74                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n24           60                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n25           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n26           58                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3        16248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         5803                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         1526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6          759                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7          722                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8          854                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9          707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         1811                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         1531                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10        15899                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11        15813                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12        16210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13        16342                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14          956                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         1205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n16           84                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n17           48                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n18           32                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n19           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2          652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n20           63                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n21           65                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n22          247                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n23          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n24           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n25           42                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n26           77                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3          836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4893                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5        16555                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6        16053                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7        16015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8        16038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9        16138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        16875                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1        16417                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10          805                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11          533                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12          931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         6526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14        16208                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15        16469                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n16          246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n17          250                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n18          246                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n19          207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2        16830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n20          227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n21          294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n22          169                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n23          275                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n24          148                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n25          105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n26          200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3        16170                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4        16109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5        16495                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4787                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7          999                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8          826                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9          590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         6837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         1124                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10        20727                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11        16104                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12        16507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13        26799                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14        16383                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15        16838                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n16           77                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n17           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n18           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n19          179                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         1010                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n20          197                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n21           67                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n22           89                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n23           35                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n24          254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n25          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n26           53                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         1203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         1333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         1511                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6          804                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4376                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8        16240                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9        15991                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        22877                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1        32314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         5422                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11        22259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12        25366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13        16617                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14        17005                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15        18145                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n16          101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n17           85                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n18          106                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n19           68                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2        31933                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n20           77                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n21           99                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n22           51                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n23           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n24          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n25          266                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n26           41                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3        22998                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4        16880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5        17644                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6        16488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7        16544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8        16392                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         5155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         2415                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         4669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        11635                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         1384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        12191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13        11263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        13764                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         2003                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n16         4206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n17         4831                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n18        11658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n19         1347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        11944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n20        11779                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n21         1488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n22        11436                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n23        11298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n24         1056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n25         2316                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n26        11506                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3        11950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         1748                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        12194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         1429                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        11583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         6365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        17104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         1353                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         2647                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10        11122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11          779                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12        18888                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         9202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14        11989                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         1237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n16         1265                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n17        11156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n18        11115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n19          958                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2        12673                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n20        12929                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n21         1291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n22        10941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n23        11055                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n24          864                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n25        12666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n26        10979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         5055                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5        11122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         1128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7        11117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8          897                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9        21825                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        14275                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         2442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10          712                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11        10716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12        17003                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         9060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14        11548                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15        11161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n16        11142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n17          763                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n18        10937                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n19        14068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2          679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n20          706                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n21        13626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n22          802                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n23        10421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n24        10720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n25         4043                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n26          457                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3        12947                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4        11208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5          490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6        10916                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7          686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8        14114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         4967                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        10935                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         1831                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10          590                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11        10735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12        10852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         6855                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14        11149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15        19068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n16        11005                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n17          585                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n18        10748                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n19        10789                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2          626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n20          491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n21        12529                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n22          586                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n23        10195                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n24         6367                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n25          314                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n26          984                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3        13414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         1610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         6264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6        10654                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7          510                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8        10869                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9        15692                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        11386                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         2594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10          569                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11        10765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12        11274                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         8132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14        15775                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         5662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n16        11375                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n17          881                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n18        11033                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n19         5222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2          690                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n20         2544                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n21        15799                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n22          910                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n23        10555                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n24          510                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n25          797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n26        10368                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3        15827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4          963                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5        10973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6        10946                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7          780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8        11037                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9        17661                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        18968                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         2495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10          747                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         1965                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12        19034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         7567                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14        21813                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         1097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n16        11286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n17          879                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n18        11084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n19          791                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2          808                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n20        18652                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n21        11137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n22          840                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n23        11045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n24          569                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n25          835                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n26        10413                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3        11302                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4          988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5        11042                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6        11126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         5693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8        18634                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9        11467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         5317                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         2163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10        10838                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11          523                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12        11415                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         8231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14        21988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         1234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n16        11250                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n17          943                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n18        11282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n19          786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         2089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n20        11102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n21        11170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n22          933                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n23        10970                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n24          610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n25          704                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n26        10323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3        11249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4          877                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5        11149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6          818                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7        11193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8        11080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9        11589                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         1395                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         2451                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10        11157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11          739                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12        11680                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         9993                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14        23634                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         1598                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n16        11492                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n17         1161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n18        11456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n19         1170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2        10977                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n20        11462                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n21         5104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n22         3403                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n23        11137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n24          862                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n25         1188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n26        11106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3        11927                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         1319                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5        11343                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         1017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7        11260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8        11455                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9        12517                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n0          472                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n1          236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n10           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n11           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n12           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n13          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n14          149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n15           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n17          222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n18          132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n19          143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n2          127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n20          285                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n21           98                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n22           79                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n23           19                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n24           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n25            7                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n26           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n3          160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n4          283                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n5           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n6           85                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n7          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n8           65                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n9           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n0          348                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n1          309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n10           98                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n11           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n12           76                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n13          126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n14           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n15          126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n16          347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n18          269                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n19          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n2           85                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n20          140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n21          253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n22           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n23           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n24           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n25           19                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n26           27                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n3           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n4          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n5           44                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n6           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n7          125                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n8          106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n9           95                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n0          290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n1           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n10           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n11           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n12          117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n13           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n14          101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n15           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n16          138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n17          449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n19          238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n2          290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n20          124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n21          197                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n22           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n23           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n24           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n25           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n26           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n3          131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n4          176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n5           51                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n6           45                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n7          125                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n8           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n9          113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n0          261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n1          106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n10           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n11           51                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n12           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n13          130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n14           92                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n15          104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n16          172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n17          120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n18          248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n2          128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n20          209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n21          144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n22           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n23           31                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n24           38                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n25           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n26           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n3          262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n4          135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n5           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n6           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n7           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n8           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n9           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         1296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         2430                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10        11052                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11          479                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12        16243                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         8668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14        11531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         1930                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n16          976                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n17        10971                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n18        10834                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n19          662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2        18878                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n20        18179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n21          959                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n22        10642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n23         4058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n24         3872                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n25        17940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n26        10646                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3          877                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4        11092                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5        10782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6          521                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7        10985                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8          735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9        21517                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n0          263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n1           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n10           99                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n11           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n12           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n13          122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n14           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n15          124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n16          173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n17          179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n18          225                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n19          267                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n2           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n21          277                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n22           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n23           34                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n24           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n25           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n26           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n3           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n4          381                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n5          110                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n6           76                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n7          108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n8           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n9           86                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n0          282                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n1          107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n10           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n11           84                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n12           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n13          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n14          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n15          231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n16          115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n17          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n18          212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n19          136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n2           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n20          241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n22          218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n23           46                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n24           27                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n25           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n26           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n3           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n4          239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n5          263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n6           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n7          150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n8           63                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n9           92                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n0          409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n1          107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n10           72                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n11           51                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n12           62                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n13          202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n14          101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n15          126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n16          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n17           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n18           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n19           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n2           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n20           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n21          165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n23          150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n24           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n25            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n26            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n3          111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n4          201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n5           51                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n6          257                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n7          138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n8           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n9           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n0          258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n1           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n10           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n11           48                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n12           95                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n13          123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n14           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n15           83                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n16           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n17           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n18           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n19           49                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n2           70                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n20            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n21           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n22          128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n24          198                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n25           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n26            8                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n3           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n4           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n5           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n6          114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n7          264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n8           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n9           93                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n0          337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n1           72                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n10           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n11           42                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n12           88                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n13          139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n14           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n15           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n16           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n17           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n18           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n19           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n2           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n20           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n21            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n22           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n23          138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n25           35                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n26          138                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n3          108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n4           72                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n5           39                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n6           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n7           43                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n8          260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n9          137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n0          285                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n1           89                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n10           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n11           59                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n12          108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n13          109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n14           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n15          120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n16           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n17           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n18           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n19           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n2          119                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n20           49                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n21           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n22           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n23           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n24           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n26           46                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n3           58                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n4          108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n5           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n6           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n7          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n8          252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n9          304                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n0          350                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n1           99                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n10          261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n11          100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n12           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n13          121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n14           48                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n15           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n16           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n17           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n18            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n19            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n2          113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n20           35                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n21            4                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n22           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n23           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n24          142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n25           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n3           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n4           86                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n5           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n6           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n7           54                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n8           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n9           53                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0          961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         2371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10        10851                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         3378                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12          719                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         8822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14        11454                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15        11507                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n16          902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n17        11032                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n18         3061                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n19         5281                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2        14028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n20        11604                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n21          946                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n22        11105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n23          533                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n24        10309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n25        12796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n26        10632                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3          924                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4        11257                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5        10912                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6          615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7        10791                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8          810                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9        16369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0          928                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10        10923                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11        18356                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12          963                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         7375                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14        13238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15        11710                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n16         1208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n17        11299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n18          940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n19        11224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2        14612                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n20        13357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n21         1002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n22        19011                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n23          730                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n24        10497                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n25        12680                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n26        10784                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         1294                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4        18968                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         4804                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3948                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7        10889                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         1087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9        11573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         4488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3639                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10        11319                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11        18524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         1264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13        11395                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14        11837                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15        12036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n16         1211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n17        11420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n18         1093                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n19        11424                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2        13290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n20        14816                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n21         1005                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n22        18899                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n23          929                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n24        10710                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n25        13013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n26         3017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         1080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4        19217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         1177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6        11429                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7        11261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         1213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9        11900                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0        10636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         2435                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10        10941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11        10611                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12          701                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         8427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15        11952                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n16          787                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n17        10902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n18          655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n19        10887                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2        14866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n20         3045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n21         7163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n22        10905                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n23          563                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n24        10790                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n25        14953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n26          421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3          660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4        10978                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5          766                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6        10870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         4337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8          707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9        11178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0        10636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         2383                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11        10896                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12          799                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         6944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14        11696                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15        12837                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n16        11095                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n17        10982                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n18          713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n19        11051                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2        18520                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n20          738                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n21        18583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n22        10998                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n23          567                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n24        10742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n25        18372                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n26          663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3          730                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4        10888                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5          620                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6        10882                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7          822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3934                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9        11299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0        10653                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2489                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10          658                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11        10668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12          709                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         6926                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14        11453                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15        11206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n16        10909                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n17        11034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n18          641                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n19        10931                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n20          602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n21        10922                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n22        10838                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n23          532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n24        10632                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n25        10896                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n26          384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         4827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4        10887                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5          682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6        10892                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7          588                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8        11006                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9        11249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0        11081                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         2492                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10          596                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11        10666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         4134                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         7350                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14        11593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15        11135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n16        10959                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n17         5382                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n18         1642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n19        10935                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2          626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n20          660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n21        14021                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n22         1420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n23         6588                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n24        10638                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n25        12287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n26          414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3        14020                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4        10938                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5          531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6        10757                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7          556                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8        10908                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         4402                       (Unspecified)
system.ruby.network.ext_in_link_utilization     15987164                       (Unspecified)
system.ruby.network.ext_out_link_utilization     15987164                       (Unspecified)
system.ruby.network.flit_network_latency | 49026519500                       |155924570000                       | 18600930500                       (Unspecified)
system.ruby.network.flit_queueing_latency | 10172319000                       | 14070370000                       |  1020513500                       (Unspecified)
system.ruby.network.flits_injected       |     3566708     22.31%     22.31% |    10986515     68.72%     91.03% |     1433941      8.97%    100.00% (Unspecified)
system.ruby.network.flits_injected::total     15987164                       (Unspecified)
system.ruby.network.flits_received       |     3566708     22.31%     22.31% |    10986515     68.72%     91.03% |     1433941      8.97%    100.00% (Unspecified)
system.ruby.network.flits_received::total     15987164                       (Unspecified)
system.ruby.network.int_link_utilization     63342471                       (Unspecified)
system.ruby.network.packet_network_latency | 43633318000                       | 50649897500                       | 18600930500                       (Unspecified)
system.ruby.network.packet_queueing_latency |  9892967000                       |  3593522000                       |  1020513500                       (Unspecified)
system.ruby.network.packets_injected     |     3288152     40.90%     40.90% |     3316927     41.26%     82.16% |     1433941     17.84%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      8039020                       (Unspecified)
system.ruby.network.packets_received     |     3288152     40.90%     40.90% |     3316927     41.26%     82.16% |     1433941     17.84%    100.00% (Unspecified)
system.ruby.network.packets_received::total      8039020                       (Unspecified)
system.ruby.network.routers111.buffer_reads      1585623                       (Unspecified)
system.ruby.network.routers111.buffer_writes      1585623                       (Unspecified)
system.ruby.network.routers111.crossbar_activity      1585623                       (Unspecified)
system.ruby.network.routers111.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers111.generated_packets       374279                       (Unspecified)
system.ruby.network.routers111.received_packets       399940                       (Unspecified)
system.ruby.network.routers111.sw_input_arbiter_activity      1588892                       (Unspecified)
system.ruby.network.routers111.sw_output_arbiter_activity      1585623                       (Unspecified)
system.ruby.network.routers112.buffer_reads      2967515                       (Unspecified)
system.ruby.network.routers112.buffer_writes      2967515                       (Unspecified)
system.ruby.network.routers112.crossbar_activity      2967515                       (Unspecified)
system.ruby.network.routers112.forwarded_packets       841367                       (Unspecified)
system.ruby.network.routers112.generated_packets       262004                       (Unspecified)
system.ruby.network.routers112.received_packets       338548                       (Unspecified)
system.ruby.network.routers112.sw_input_arbiter_activity      2991248                       (Unspecified)
system.ruby.network.routers112.sw_output_arbiter_activity      2967515                       (Unspecified)
system.ruby.network.routers113.buffer_reads      2641465                       (Unspecified)
system.ruby.network.routers113.buffer_writes      2641465                       (Unspecified)
system.ruby.network.routers113.crossbar_activity      2641465                       (Unspecified)
system.ruby.network.routers113.forwarded_packets       512868                       (Unspecified)
system.ruby.network.routers113.generated_packets       417259                       (Unspecified)
system.ruby.network.routers113.received_packets       406018                       (Unspecified)
system.ruby.network.routers113.sw_input_arbiter_activity      2661481                       (Unspecified)
system.ruby.network.routers113.sw_output_arbiter_activity      2641465                       (Unspecified)
system.ruby.network.routers121.buffer_reads      3714489                       (Unspecified)
system.ruby.network.routers121.buffer_writes      3714489                       (Unspecified)
system.ruby.network.routers121.crossbar_activity      3714489                       (Unspecified)
system.ruby.network.routers121.forwarded_packets      1074674                       (Unspecified)
system.ruby.network.routers121.generated_packets       362067                       (Unspecified)
system.ruby.network.routers121.received_packets       396664                       (Unspecified)
system.ruby.network.routers121.sw_input_arbiter_activity      3737858                       (Unspecified)
system.ruby.network.routers121.sw_output_arbiter_activity      3714489                       (Unspecified)
system.ruby.network.routers122.buffer_reads      6765230                       (Unspecified)
system.ruby.network.routers122.buffer_writes      6765230                       (Unspecified)
system.ruby.network.routers122.crossbar_activity      6765230                       (Unspecified)
system.ruby.network.routers122.forwarded_packets      2586531                       (Unspecified)
system.ruby.network.routers122.generated_packets       411468                       (Unspecified)
system.ruby.network.routers122.received_packets       407207                       (Unspecified)
system.ruby.network.routers122.sw_input_arbiter_activity      6884757                       (Unspecified)
system.ruby.network.routers122.sw_output_arbiter_activity      6765230                       (Unspecified)
system.ruby.network.routers123.buffer_reads      4557201                       (Unspecified)
system.ruby.network.routers123.buffer_writes      4557201                       (Unspecified)
system.ruby.network.routers123.crossbar_activity      4557201                       (Unspecified)
system.ruby.network.routers123.forwarded_packets      1503355                       (Unspecified)
system.ruby.network.routers123.generated_packets       385029                       (Unspecified)
system.ruby.network.routers123.received_packets       434953                       (Unspecified)
system.ruby.network.routers123.sw_input_arbiter_activity      4620254                       (Unspecified)
system.ruby.network.routers123.sw_output_arbiter_activity      4557201                       (Unspecified)
system.ruby.network.routers131.buffer_reads      2823824                       (Unspecified)
system.ruby.network.routers131.buffer_writes      2823824                       (Unspecified)
system.ruby.network.routers131.crossbar_activity      2823824                       (Unspecified)
system.ruby.network.routers131.forwarded_packets       746031                       (Unspecified)
system.ruby.network.routers131.generated_packets       342522                       (Unspecified)
system.ruby.network.routers131.received_packets       343431                       (Unspecified)
system.ruby.network.routers131.sw_input_arbiter_activity      2841475                       (Unspecified)
system.ruby.network.routers131.sw_output_arbiter_activity      2823824                       (Unspecified)
system.ruby.network.routers132.buffer_reads      4180232                       (Unspecified)
system.ruby.network.routers132.buffer_writes      4180232                       (Unspecified)
system.ruby.network.routers132.crossbar_activity      4180232                       (Unspecified)
system.ruby.network.routers132.forwarded_packets      1371636                       (Unspecified)
system.ruby.network.routers132.generated_packets       361509                       (Unspecified)
system.ruby.network.routers132.received_packets       407583                       (Unspecified)
system.ruby.network.routers132.sw_input_arbiter_activity      4228539                       (Unspecified)
system.ruby.network.routers132.sw_output_arbiter_activity      4180232                       (Unspecified)
system.ruby.network.routers133.buffer_reads      4143800                       (Unspecified)
system.ruby.network.routers133.buffer_writes      4143800                       (Unspecified)
system.ruby.network.routers133.crossbar_activity      4143800                       (Unspecified)
system.ruby.network.routers133.forwarded_packets      1407413                       (Unspecified)
system.ruby.network.routers133.generated_packets       350756                       (Unspecified)
system.ruby.network.routers133.received_packets       356875                       (Unspecified)
system.ruby.network.routers133.sw_input_arbiter_activity      4211824                       (Unspecified)
system.ruby.network.routers133.sw_output_arbiter_activity      4143800                       (Unspecified)
system.ruby.network.routers211.buffer_reads      6687088                       (Unspecified)
system.ruby.network.routers211.buffer_writes      6687088                       (Unspecified)
system.ruby.network.routers211.crossbar_activity      6687088                       (Unspecified)
system.ruby.network.routers211.forwarded_packets      2386781                       (Unspecified)
system.ruby.network.routers211.generated_packets       491848                       (Unspecified)
system.ruby.network.routers211.received_packets       468115                       (Unspecified)
system.ruby.network.routers211.sw_input_arbiter_activity      6780587                       (Unspecified)
system.ruby.network.routers211.sw_output_arbiter_activity      6687088                       (Unspecified)
system.ruby.network.routers212.buffer_reads      4209404                       (Unspecified)
system.ruby.network.routers212.buffer_writes      4209404                       (Unspecified)
system.ruby.network.routers212.crossbar_activity      4209404                       (Unspecified)
system.ruby.network.routers212.forwarded_packets      1299328                       (Unspecified)
system.ruby.network.routers212.generated_packets       367536                       (Unspecified)
system.ruby.network.routers212.received_packets       411368                       (Unspecified)
system.ruby.network.routers212.sw_input_arbiter_activity      4231411                       (Unspecified)
system.ruby.network.routers212.sw_output_arbiter_activity      4209404                       (Unspecified)
system.ruby.network.routers213.buffer_reads      3710220                       (Unspecified)
system.ruby.network.routers213.buffer_writes      3710220                       (Unspecified)
system.ruby.network.routers213.crossbar_activity      3710220                       (Unspecified)
system.ruby.network.routers213.forwarded_packets      1145259                       (Unspecified)
system.ruby.network.routers213.generated_packets       373721                       (Unspecified)
system.ruby.network.routers213.received_packets       375552                       (Unspecified)
system.ruby.network.routers213.sw_input_arbiter_activity      3753233                       (Unspecified)
system.ruby.network.routers213.sw_output_arbiter_activity      3710220                       (Unspecified)
system.ruby.network.routers221.buffer_reads      3674846                       (Unspecified)
system.ruby.network.routers221.buffer_writes      3674846                       (Unspecified)
system.ruby.network.routers221.crossbar_activity      3674846                       (Unspecified)
system.ruby.network.routers221.forwarded_packets       985783                       (Unspecified)
system.ruby.network.routers221.generated_packets       403867                       (Unspecified)
system.ruby.network.routers221.received_packets       403860                       (Unspecified)
system.ruby.network.routers221.sw_input_arbiter_activity      3701233                       (Unspecified)
system.ruby.network.routers221.sw_output_arbiter_activity      3674846                       (Unspecified)
system.ruby.network.routers222.buffer_reads      1814724                       (Unspecified)
system.ruby.network.routers222.buffer_writes      1814724                       (Unspecified)
system.ruby.network.routers222.crossbar_activity      1814724                       (Unspecified)
system.ruby.network.routers222.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers222.generated_packets       398543                       (Unspecified)
system.ruby.network.routers222.received_packets       437701                       (Unspecified)
system.ruby.network.routers222.sw_input_arbiter_activity      1815824                       (Unspecified)
system.ruby.network.routers222.sw_output_arbiter_activity      1814724                       (Unspecified)
system.ruby.network.routers223.buffer_reads      2716069                       (Unspecified)
system.ruby.network.routers223.buffer_writes      2716069                       (Unspecified)
system.ruby.network.routers223.crossbar_activity      2716069                       (Unspecified)
system.ruby.network.routers223.forwarded_packets       431700                       (Unspecified)
system.ruby.network.routers223.generated_packets       509925                       (Unspecified)
system.ruby.network.routers223.received_packets       440720                       (Unspecified)
system.ruby.network.routers223.sw_input_arbiter_activity      2729903                       (Unspecified)
system.ruby.network.routers223.sw_output_arbiter_activity      2716069                       (Unspecified)
system.ruby.network.routers231.buffer_reads      3272651                       (Unspecified)
system.ruby.network.routers231.buffer_writes      3272651                       (Unspecified)
system.ruby.network.routers231.crossbar_activity      3272651                       (Unspecified)
system.ruby.network.routers231.forwarded_packets       850613                       (Unspecified)
system.ruby.network.routers231.generated_packets       388467                       (Unspecified)
system.ruby.network.routers231.received_packets       416119                       (Unspecified)
system.ruby.network.routers231.sw_input_arbiter_activity      3295144                       (Unspecified)
system.ruby.network.routers231.sw_output_arbiter_activity      3272651                       (Unspecified)
system.ruby.network.routers232.buffer_reads      1700251                       (Unspecified)
system.ruby.network.routers232.buffer_writes      1700251                       (Unspecified)
system.ruby.network.routers232.crossbar_activity      1700251                       (Unspecified)
system.ruby.network.routers232.forwarded_packets       583835                       (Unspecified)
system.ruby.network.routers232.generated_packets       164265                       (Unspecified)
system.ruby.network.routers232.received_packets       114991                       (Unspecified)
system.ruby.network.routers232.sw_input_arbiter_activity      1702357                       (Unspecified)
system.ruby.network.routers232.sw_output_arbiter_activity      1700251                       (Unspecified)
system.ruby.network.routers233.buffer_reads      2543823                       (Unspecified)
system.ruby.network.routers233.buffer_writes      2543823                       (Unspecified)
system.ruby.network.routers233.crossbar_activity      2543823                       (Unspecified)
system.ruby.network.routers233.forwarded_packets      1027723                       (Unspecified)
system.ruby.network.routers233.generated_packets       152289                       (Unspecified)
system.ruby.network.routers233.received_packets       108239                       (Unspecified)
system.ruby.network.routers233.sw_input_arbiter_activity      2568328                       (Unspecified)
system.ruby.network.routers233.sw_output_arbiter_activity      2543823                       (Unspecified)
system.ruby.network.routers311.buffer_reads      3345263                       (Unspecified)
system.ruby.network.routers311.buffer_writes      3345263                       (Unspecified)
system.ruby.network.routers311.crossbar_activity      3345263                       (Unspecified)
system.ruby.network.routers311.forwarded_packets      1446282                       (Unspecified)
system.ruby.network.routers311.generated_packets       162267                       (Unspecified)
system.ruby.network.routers311.received_packets       112830                       (Unspecified)
system.ruby.network.routers311.sw_input_arbiter_activity      3357581                       (Unspecified)
system.ruby.network.routers311.sw_output_arbiter_activity      3345263                       (Unspecified)
system.ruby.network.routers312.buffer_reads      2009822                       (Unspecified)
system.ruby.network.routers312.buffer_writes      2009822                       (Unspecified)
system.ruby.network.routers312.crossbar_activity      2009822                       (Unspecified)
system.ruby.network.routers312.forwarded_packets       752164                       (Unspecified)
system.ruby.network.routers312.generated_packets       157927                       (Unspecified)
system.ruby.network.routers312.received_packets       110971                       (Unspecified)
system.ruby.network.routers312.sw_input_arbiter_activity      2015819                       (Unspecified)
system.ruby.network.routers312.sw_output_arbiter_activity      2009822                       (Unspecified)
system.ruby.network.routers313.buffer_reads      1813689                       (Unspecified)
system.ruby.network.routers313.buffer_writes      1813689                       (Unspecified)
system.ruby.network.routers313.crossbar_activity      1813689                       (Unspecified)
system.ruby.network.routers313.forwarded_packets       605017                       (Unspecified)
system.ruby.network.routers313.generated_packets       193754                       (Unspecified)
system.ruby.network.routers313.received_packets       136462                       (Unspecified)
system.ruby.network.routers313.sw_input_arbiter_activity      1815451                       (Unspecified)
system.ruby.network.routers313.sw_output_arbiter_activity      1813689                       (Unspecified)
system.ruby.network.routers321.buffer_reads      2099811                       (Unspecified)
system.ruby.network.routers321.buffer_writes      2099811                       (Unspecified)
system.ruby.network.routers321.crossbar_activity      2099811                       (Unspecified)
system.ruby.network.routers321.forwarded_packets       753231                       (Unspecified)
system.ruby.network.routers321.generated_packets       182707                       (Unspecified)
system.ruby.network.routers321.received_packets       130785                       (Unspecified)
system.ruby.network.routers321.sw_input_arbiter_activity      2105980                       (Unspecified)
system.ruby.network.routers321.sw_output_arbiter_activity      2099811                       (Unspecified)
system.ruby.network.routers322.buffer_reads      2573359                       (Unspecified)
system.ruby.network.routers322.buffer_writes      2573359                       (Unspecified)
system.ruby.network.routers322.crossbar_activity      2573359                       (Unspecified)
system.ruby.network.routers322.forwarded_packets      1008677                       (Unspecified)
system.ruby.network.routers322.generated_packets       180777                       (Unspecified)
system.ruby.network.routers322.received_packets       126537                       (Unspecified)
system.ruby.network.routers322.sw_input_arbiter_activity      2582021                       (Unspecified)
system.ruby.network.routers322.sw_output_arbiter_activity      2573359                       (Unspecified)
system.ruby.network.routers323.buffer_reads       954055                       (Unspecified)
system.ruby.network.routers323.buffer_writes       954055                       (Unspecified)
system.ruby.network.routers323.crossbar_activity       954055                       (Unspecified)
system.ruby.network.routers323.forwarded_packets       235160                       (Unspecified)
system.ruby.network.routers323.generated_packets       148093                       (Unspecified)
system.ruby.network.routers323.received_packets       103522                       (Unspecified)
system.ruby.network.routers323.sw_input_arbiter_activity       954680                       (Unspecified)
system.ruby.network.routers323.sw_output_arbiter_activity       954055                       (Unspecified)
system.ruby.network.routers331.buffer_reads      1316074                       (Unspecified)
system.ruby.network.routers331.buffer_writes      1316074                       (Unspecified)
system.ruby.network.routers331.crossbar_activity      1316074                       (Unspecified)
system.ruby.network.routers331.forwarded_packets       431644                       (Unspecified)
system.ruby.network.routers331.generated_packets       146310                       (Unspecified)
system.ruby.network.routers331.received_packets       102204                       (Unspecified)
system.ruby.network.routers331.sw_input_arbiter_activity      1318226                       (Unspecified)
system.ruby.network.routers331.sw_output_arbiter_activity      1316074                       (Unspecified)
system.ruby.network.routers332.buffer_reads      1015918                       (Unspecified)
system.ruby.network.routers332.buffer_writes      1015918                       (Unspecified)
system.ruby.network.routers332.crossbar_activity      1015918                       (Unspecified)
system.ruby.network.routers332.forwarded_packets       184966                       (Unspecified)
system.ruby.network.routers332.generated_packets       197236                       (Unspecified)
system.ruby.network.routers332.received_packets       138004                       (Unspecified)
system.ruby.network.routers332.sw_input_arbiter_activity      1016908                       (Unspecified)
system.ruby.network.routers332.sw_output_arbiter_activity      1015918                       (Unspecified)
system.ruby.network.routers333.buffer_reads       493189                       (Unspecified)
system.ruby.network.routers333.buffer_writes       493189                       (Unspecified)
system.ruby.network.routers333.crossbar_activity       493189                       (Unspecified)
system.ruby.network.routers333.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers333.generated_packets       152595                       (Unspecified)
system.ruby.network.routers333.received_packets       105198                       (Unspecified)
system.ruby.network.routers333.sw_input_arbiter_activity       493199                       (Unspecified)
system.ruby.network.routers333.sw_output_arbiter_activity       493189                       (Unspecified)

---------- End Simulation Statistics   ----------
