INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 lsq5/handshake_lsq_lsq5_core/stq_addr_4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.515ns period=5.030ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.515ns period=5.030ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.030ns  (clk rise@5.030ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.012ns (21.443%)  route 3.707ns (78.557%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.513 - 5.030 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3830, unset)         0.508     0.508    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X26Y206        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/stq_addr_4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y206        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq5/handshake_lsq_lsq5_core/stq_addr_4_q_reg[3]/Q
                         net (fo=9, routed)           0.795     1.519    lsq5/handshake_lsq_lsq5_core/stq_addr_4_q[3]
    SLICE_X20Y210        LUT6 (Prop_lut6_I1_O)        0.043     1.562 f  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_198/O
                         net (fo=1, routed)           0.238     1.799    lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_198_n_0
    SLICE_X20Y210        LUT4 (Prop_lut4_I3_O)        0.043     1.842 r  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_139/O
                         net (fo=4, routed)           0.309     2.152    lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_139_n_0
    SLICE_X24Y210        LUT4 (Prop_lut4_I1_O)        0.043     2.195 r  lsq5/handshake_lsq_lsq5_core/E_loadEn_INST_0_i_75/O
                         net (fo=6, routed)           0.362     2.556    lsq5/handshake_lsq_lsq5_core/ld_st_conflict_3_4
    SLICE_X28Y209        LUT4 (Prop_lut4_I0_O)        0.043     2.599 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_32__0/O
                         net (fo=1, routed)           0.000     2.599    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_32__0_n_0
    SLICE_X28Y209        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.786 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[31]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.786    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[31]_i_18__0_n_0
    SLICE_X28Y210        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.931 f  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[29]_i_7__1/O[3]
                         net (fo=1, routed)           0.442     3.374    lsq5/handshake_lsq_lsq5_core/TEMP_43_double_out1[7]
    SLICE_X30Y212        LUT3 (Prop_lut3_I1_O)        0.120     3.494 f  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_15__1/O
                         net (fo=33, routed)          0.188     3.682    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_15__1_n_0
    SLICE_X30Y214        LUT6 (Prop_lut6_I0_O)        0.043     3.725 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_21__1/O
                         net (fo=1, routed)           0.094     3.819    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_21__1_n_0
    SLICE_X30Y214        LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_12__1/O
                         net (fo=1, routed)           0.334     4.196    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_12__1_n_0
    SLICE_X31Y214        LUT6 (Prop_lut6_I4_O)        0.043     4.239 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_3__1/O
                         net (fo=2, routed)           0.225     4.464    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_3__1_n_0
    SLICE_X32Y214        LUT5 (Prop_lut5_I0_O)        0.043     4.507 r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q[31]_i_1__1/O
                         net (fo=33, routed)          0.720     5.227    lsq5/handshake_lsq_lsq5_core/p_29_in
    SLICE_X52Y216        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.030     5.030 r  
                                                      0.000     5.030 r  clk (IN)
                         net (fo=3830, unset)         0.483     5.513    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X52Y216        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[20]/C
                         clock pessimism              0.000     5.513    
                         clock uncertainty           -0.035     5.477    
    SLICE_X52Y216        FDRE (Setup_fdre_C_CE)      -0.194     5.283    lsq5/handshake_lsq_lsq5_core/ldq_data_3_q_reg[20]
  -------------------------------------------------------------------
                         required time                          5.283    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.056    




