// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="edgedetect_edgedetect,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=6.667000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.866910,HLS_SYN_LAT=18005295,HLS_SYN_TPT=none,HLS_SYN_MEM=60,HLS_SYN_DSP=0,HLS_SYN_FF=93257,HLS_SYN_LUT=159750,HLS_VERSION=2024_1}" *)

module edgedetect (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 297'd1;
parameter    ap_ST_fsm_state2 = 297'd2;
parameter    ap_ST_fsm_state3 = 297'd4;
parameter    ap_ST_fsm_state4 = 297'd8;
parameter    ap_ST_fsm_state5 = 297'd16;
parameter    ap_ST_fsm_state6 = 297'd32;
parameter    ap_ST_fsm_state7 = 297'd64;
parameter    ap_ST_fsm_state8 = 297'd128;
parameter    ap_ST_fsm_state9 = 297'd256;
parameter    ap_ST_fsm_state10 = 297'd512;
parameter    ap_ST_fsm_state11 = 297'd1024;
parameter    ap_ST_fsm_state12 = 297'd2048;
parameter    ap_ST_fsm_state13 = 297'd4096;
parameter    ap_ST_fsm_state14 = 297'd8192;
parameter    ap_ST_fsm_state15 = 297'd16384;
parameter    ap_ST_fsm_state16 = 297'd32768;
parameter    ap_ST_fsm_state17 = 297'd65536;
parameter    ap_ST_fsm_state18 = 297'd131072;
parameter    ap_ST_fsm_state19 = 297'd262144;
parameter    ap_ST_fsm_state20 = 297'd524288;
parameter    ap_ST_fsm_state21 = 297'd1048576;
parameter    ap_ST_fsm_state22 = 297'd2097152;
parameter    ap_ST_fsm_state23 = 297'd4194304;
parameter    ap_ST_fsm_state24 = 297'd8388608;
parameter    ap_ST_fsm_state25 = 297'd16777216;
parameter    ap_ST_fsm_state26 = 297'd33554432;
parameter    ap_ST_fsm_state27 = 297'd67108864;
parameter    ap_ST_fsm_state28 = 297'd134217728;
parameter    ap_ST_fsm_state29 = 297'd268435456;
parameter    ap_ST_fsm_state30 = 297'd536870912;
parameter    ap_ST_fsm_state31 = 297'd1073741824;
parameter    ap_ST_fsm_state32 = 297'd2147483648;
parameter    ap_ST_fsm_state33 = 297'd4294967296;
parameter    ap_ST_fsm_state34 = 297'd8589934592;
parameter    ap_ST_fsm_state35 = 297'd17179869184;
parameter    ap_ST_fsm_state36 = 297'd34359738368;
parameter    ap_ST_fsm_state37 = 297'd68719476736;
parameter    ap_ST_fsm_state38 = 297'd137438953472;
parameter    ap_ST_fsm_state39 = 297'd274877906944;
parameter    ap_ST_fsm_state40 = 297'd549755813888;
parameter    ap_ST_fsm_state41 = 297'd1099511627776;
parameter    ap_ST_fsm_state42 = 297'd2199023255552;
parameter    ap_ST_fsm_state43 = 297'd4398046511104;
parameter    ap_ST_fsm_state44 = 297'd8796093022208;
parameter    ap_ST_fsm_state45 = 297'd17592186044416;
parameter    ap_ST_fsm_state46 = 297'd35184372088832;
parameter    ap_ST_fsm_state47 = 297'd70368744177664;
parameter    ap_ST_fsm_state48 = 297'd140737488355328;
parameter    ap_ST_fsm_state49 = 297'd281474976710656;
parameter    ap_ST_fsm_state50 = 297'd562949953421312;
parameter    ap_ST_fsm_state51 = 297'd1125899906842624;
parameter    ap_ST_fsm_state52 = 297'd2251799813685248;
parameter    ap_ST_fsm_state53 = 297'd4503599627370496;
parameter    ap_ST_fsm_state54 = 297'd9007199254740992;
parameter    ap_ST_fsm_state55 = 297'd18014398509481984;
parameter    ap_ST_fsm_state56 = 297'd36028797018963968;
parameter    ap_ST_fsm_state57 = 297'd72057594037927936;
parameter    ap_ST_fsm_state58 = 297'd144115188075855872;
parameter    ap_ST_fsm_state59 = 297'd288230376151711744;
parameter    ap_ST_fsm_state60 = 297'd576460752303423488;
parameter    ap_ST_fsm_state61 = 297'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 297'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 297'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 297'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 297'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 297'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 297'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 297'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 297'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 297'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 297'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 297'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 297'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 297'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 297'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 297'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 297'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 297'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 297'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 297'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 297'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 297'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 297'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 297'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 297'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 297'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 297'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 297'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 297'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 297'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 297'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 297'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 297'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 297'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 297'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 297'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 297'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 297'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 297'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 297'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 297'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 297'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 297'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 297'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 297'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 297'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 297'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 297'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 297'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 297'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 297'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 297'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 297'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 297'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 297'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 297'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 297'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 297'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 297'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 297'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 297'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 297'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 297'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 297'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 297'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 297'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 297'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 297'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 297'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 297'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 297'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 297'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 297'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 297'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 297'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 297'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 297'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 297'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 297'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 297'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 297'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 297'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 297'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 297'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 297'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 297'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 297'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 297'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 297'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 297'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 297'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 297'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 297'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 297'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 297'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 297'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 297'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 297'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 297'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 297'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 297'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 297'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 297'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 297'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 297'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 297'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 297'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 297'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 297'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 297'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 297'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 297'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 297'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 297'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 297'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 297'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 297'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 297'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 297'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 297'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 297'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 297'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 297'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 297'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 297'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 297'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 297'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 297'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 297'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 297'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 297'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 297'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 297'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 297'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 297'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 297'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 297'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 297'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 297'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 297'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 297'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 297'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 297'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 297'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 297'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 297'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 297'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 297'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 297'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 297'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 297'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 297'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 297'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 297'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 297'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 297'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 297'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 297'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 297'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 297'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 297'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 297'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 297'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 297'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 297'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 297'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 297'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 297'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 297'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 297'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 297'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 297'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 297'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 297'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 297'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 297'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 297'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 297'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 297'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 297'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 297'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 297'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 297'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 297'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 297'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 297'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 297'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 297'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 297'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 297'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 297'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 297'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 297'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 297'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 297'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 297'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 297'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 297'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 297'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 297'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 297'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 297'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 297'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 297'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 297'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 297'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 297'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 297'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 297'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 297'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 297'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 297'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 297'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state274 = 297'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state275 = 297'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    ap_ST_fsm_state276 = 297'd60708402882054033466233184588234965832575213720379360039119137804340758912662765568;
parameter    ap_ST_fsm_state277 = 297'd121416805764108066932466369176469931665150427440758720078238275608681517825325531136;
parameter    ap_ST_fsm_state278 = 297'd242833611528216133864932738352939863330300854881517440156476551217363035650651062272;
parameter    ap_ST_fsm_state279 = 297'd485667223056432267729865476705879726660601709763034880312953102434726071301302124544;
parameter    ap_ST_fsm_state280 = 297'd971334446112864535459730953411759453321203419526069760625906204869452142602604249088;
parameter    ap_ST_fsm_state281 = 297'd1942668892225729070919461906823518906642406839052139521251812409738904285205208498176;
parameter    ap_ST_fsm_state282 = 297'd3885337784451458141838923813647037813284813678104279042503624819477808570410416996352;
parameter    ap_ST_fsm_state283 = 297'd7770675568902916283677847627294075626569627356208558085007249638955617140820833992704;
parameter    ap_ST_fsm_state284 = 297'd15541351137805832567355695254588151253139254712417116170014499277911234281641667985408;
parameter    ap_ST_fsm_state285 = 297'd31082702275611665134711390509176302506278509424834232340028998555822468563283335970816;
parameter    ap_ST_fsm_state286 = 297'd62165404551223330269422781018352605012557018849668464680057997111644937126566671941632;
parameter    ap_ST_fsm_state287 = 297'd124330809102446660538845562036705210025114037699336929360115994223289874253133343883264;
parameter    ap_ST_fsm_state288 = 297'd248661618204893321077691124073410420050228075398673858720231988446579748506266687766528;
parameter    ap_ST_fsm_state289 = 297'd497323236409786642155382248146820840100456150797347717440463976893159497012533375533056;
parameter    ap_ST_fsm_state290 = 297'd994646472819573284310764496293641680200912301594695434880927953786318994025066751066112;
parameter    ap_ST_fsm_state291 = 297'd1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224;
parameter    ap_ST_fsm_state292 = 297'd3978585891278293137243057985174566720803649206378781739523711815145275976100267004264448;
parameter    ap_ST_fsm_state293 = 297'd7957171782556586274486115970349133441607298412757563479047423630290551952200534008528896;
parameter    ap_ST_fsm_state294 = 297'd15914343565113172548972231940698266883214596825515126958094847260581103904401068017057792;
parameter    ap_ST_fsm_state295 = 297'd31828687130226345097944463881396533766429193651030253916189694521162207808802136034115584;
parameter    ap_ST_fsm_state296 = 297'd63657374260452690195888927762793067532858387302060507832379389042324415617604272068231168;
parameter    ap_ST_fsm_state297 = 297'd127314748520905380391777855525586135065716774604121015664758778084648831235208544136462336;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [296:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] image_rgb;
wire   [63:0] image_gray;
wire   [63:0] temp_buf;
wire   [63:0] filter;
wire   [63:0] output_r;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state5;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state148;
wire    ap_CS_fsm_state153;
wire    ap_CS_fsm_state154;
wire    ap_CS_fsm_state222;
wire    ap_CS_fsm_state227;
wire    ap_CS_fsm_state297;
reg   [63:0] output_r_read_reg_687;
reg    ap_block_state1;
reg   [63:0] filter_read_reg_694;
reg   [63:0] temp_buf_read_reg_709;
reg   [63:0] image_gray_read_reg_714;
reg   [63:0] image_rgb_read_reg_720;
reg   [57:0] trunc_ln_reg_743;
reg   [57:0] trunc_ln1_reg_750;
wire   [5:0] empty_51_fu_360_p1;
reg   [5:0] empty_51_reg_758;
reg   [57:0] trunc_ln7_reg_763;
reg   [57:0] trunc_ln165_1_reg_768;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [511:0] gmem_WDATA;
reg   [63:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [63:0] gmem_addr_1_reg_779;
wire   [0:0] icmp_ln49_fu_408_p2;
reg   [0:0] icmp_ln49_reg_790;
wire    ap_CS_fsm_state77;
wire   [8:0] tmp_s_fu_415_p3;
reg   [8:0] tmp_s_reg_795;
reg   [57:0] p_cast_reg_802;
wire   [8:0] tmp_7_fu_443_p3;
reg   [8:0] tmp_7_reg_809;
reg   [57:0] p_cast1_reg_816;
wire   [8:0] tmp_8_fu_472_p3;
reg   [8:0] tmp_8_reg_823;
reg   [57:0] p_cast2_reg_830;
wire   [8:0] tmp_9_fu_501_p3;
reg   [8:0] tmp_9_reg_837;
reg   [57:0] p_cast3_reg_844;
wire   [8:0] tmp_10_fu_530_p3;
reg   [8:0] tmp_10_reg_851;
reg   [57:0] p_cast4_reg_858;
wire   [8:0] tmp_11_fu_559_p3;
reg   [8:0] tmp_11_reg_865;
reg   [57:0] p_cast5_reg_872;
wire   [8:0] tmp_12_fu_588_p3;
reg   [8:0] tmp_12_reg_879;
reg   [57:0] p_cast6_reg_886;
wire   [8:0] tmp_13_fu_617_p3;
reg   [8:0] tmp_13_reg_893;
reg   [57:0] p_cast7_reg_900;
wire   [8:0] tmp_14_fu_646_p3;
reg   [8:0] tmp_14_reg_907;
wire   [0:0] icmp_ln93_fu_659_p2;
reg   [0:0] icmp_ln93_reg_917;
wire    ap_CS_fsm_state151;
wire   [0:0] icmp_ln137_fu_670_p2;
reg   [0:0] icmp_ln137_reg_925;
wire    ap_CS_fsm_state225;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_BREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_BREADY;
wire   [11:0] grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_BREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_BREADY;
wire   [11:0] grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_BREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_BREADY;
wire   [11:0] grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out_ap_vld;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_BREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_done;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_idle;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_ready;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WVALID;
wire   [511:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WDATA;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WSTRB;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WLAST;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WID;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARVALID;
wire   [63:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARADDR;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARID;
wire   [31:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARLEN;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARBURST;
wire   [1:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARPROT;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARQOS;
wire   [3:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARREGION;
wire   [0:0] grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARUSER;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_RREADY;
wire    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_BREADY;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg;
reg   [296:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg;
wire    ap_CS_fsm_state78;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state150;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg;
wire    ap_CS_fsm_state152;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg;
wire    ap_CS_fsm_state223;
wire    ap_CS_fsm_state224;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg;
wire    ap_CS_fsm_state226;
reg    grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg;
wire    ap_NS_fsm_state228;
wire    ap_CS_fsm_state228;
wire    ap_CS_fsm_state229;
wire  signed [63:0] sext_ln10_fu_384_p1;
wire  signed [63:0] sext_ln26_fu_394_p1;
wire  signed [63:0] sext_ln165_1_fu_677_p1;
wire   [63:0] empty_52_fu_423_p2;
wire   [5:0] empty_53_fu_439_p1;
wire   [63:0] empty_54_fu_452_p2;
wire   [5:0] empty_55_fu_468_p1;
wire   [63:0] empty_56_fu_481_p2;
wire   [5:0] empty_57_fu_497_p1;
wire   [63:0] empty_58_fu_510_p2;
wire   [5:0] empty_59_fu_526_p1;
wire   [63:0] empty_60_fu_539_p2;
wire   [5:0] empty_61_fu_555_p1;
wire   [63:0] empty_62_fu_568_p2;
wire   [5:0] empty_63_fu_584_p1;
wire   [63:0] empty_64_fu_597_p2;
wire   [5:0] empty_65_fu_613_p1;
wire   [63:0] empty_66_fu_626_p2;
wire   [5:0] empty_67_fu_642_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
reg    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
reg    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
reg    ap_ST_fsm_state152_blk;
reg    ap_ST_fsm_state153_blk;
reg    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
wire    ap_ST_fsm_state161_blk;
wire    ap_ST_fsm_state162_blk;
wire    ap_ST_fsm_state163_blk;
wire    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
wire    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
wire    ap_ST_fsm_state169_blk;
wire    ap_ST_fsm_state170_blk;
wire    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
wire    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
wire    ap_ST_fsm_state177_blk;
wire    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
wire    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
wire    ap_ST_fsm_state187_blk;
wire    ap_ST_fsm_state188_blk;
wire    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
wire    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
wire    ap_ST_fsm_state195_blk;
wire    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
wire    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
wire    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
wire    ap_ST_fsm_state208_blk;
wire    ap_ST_fsm_state209_blk;
wire    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
wire    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
wire    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
wire    ap_ST_fsm_state216_blk;
wire    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
wire    ap_ST_fsm_state221_blk;
reg    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
reg    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
reg    ap_ST_fsm_state226_blk;
reg    ap_ST_fsm_state227_blk;
wire    ap_ST_fsm_state228_blk;
reg    ap_ST_fsm_state229_blk;
wire    ap_ST_fsm_state230_blk;
wire    ap_ST_fsm_state231_blk;
wire    ap_ST_fsm_state232_blk;
wire    ap_ST_fsm_state233_blk;
wire    ap_ST_fsm_state234_blk;
wire    ap_ST_fsm_state235_blk;
wire    ap_ST_fsm_state236_blk;
wire    ap_ST_fsm_state237_blk;
wire    ap_ST_fsm_state238_blk;
wire    ap_ST_fsm_state239_blk;
wire    ap_ST_fsm_state240_blk;
wire    ap_ST_fsm_state241_blk;
wire    ap_ST_fsm_state242_blk;
wire    ap_ST_fsm_state243_blk;
wire    ap_ST_fsm_state244_blk;
wire    ap_ST_fsm_state245_blk;
wire    ap_ST_fsm_state246_blk;
wire    ap_ST_fsm_state247_blk;
wire    ap_ST_fsm_state248_blk;
wire    ap_ST_fsm_state249_blk;
wire    ap_ST_fsm_state250_blk;
wire    ap_ST_fsm_state251_blk;
wire    ap_ST_fsm_state252_blk;
wire    ap_ST_fsm_state253_blk;
wire    ap_ST_fsm_state254_blk;
wire    ap_ST_fsm_state255_blk;
wire    ap_ST_fsm_state256_blk;
wire    ap_ST_fsm_state257_blk;
wire    ap_ST_fsm_state258_blk;
wire    ap_ST_fsm_state259_blk;
wire    ap_ST_fsm_state260_blk;
wire    ap_ST_fsm_state261_blk;
wire    ap_ST_fsm_state262_blk;
wire    ap_ST_fsm_state263_blk;
wire    ap_ST_fsm_state264_blk;
wire    ap_ST_fsm_state265_blk;
wire    ap_ST_fsm_state266_blk;
wire    ap_ST_fsm_state267_blk;
wire    ap_ST_fsm_state268_blk;
wire    ap_ST_fsm_state269_blk;
wire    ap_ST_fsm_state270_blk;
wire    ap_ST_fsm_state271_blk;
wire    ap_ST_fsm_state272_blk;
wire    ap_ST_fsm_state273_blk;
wire    ap_ST_fsm_state274_blk;
wire    ap_ST_fsm_state275_blk;
wire    ap_ST_fsm_state276_blk;
wire    ap_ST_fsm_state277_blk;
wire    ap_ST_fsm_state278_blk;
wire    ap_ST_fsm_state279_blk;
wire    ap_ST_fsm_state280_blk;
wire    ap_ST_fsm_state281_blk;
wire    ap_ST_fsm_state282_blk;
wire    ap_ST_fsm_state283_blk;
wire    ap_ST_fsm_state284_blk;
wire    ap_ST_fsm_state285_blk;
wire    ap_ST_fsm_state286_blk;
wire    ap_ST_fsm_state287_blk;
wire    ap_ST_fsm_state288_blk;
wire    ap_ST_fsm_state289_blk;
wire    ap_ST_fsm_state290_blk;
wire    ap_ST_fsm_state291_blk;
wire    ap_ST_fsm_state292_blk;
wire    ap_ST_fsm_state293_blk;
wire    ap_ST_fsm_state294_blk;
wire    ap_ST_fsm_state295_blk;
wire    ap_ST_fsm_state296_blk;
reg    ap_ST_fsm_state297_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 297'd1;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg = 1'b0;
#0 grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg = 1'b0;
end

edgedetect_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln10(trunc_ln_reg_743),
    .image_rgb(image_rgb_read_reg_720)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .filter(filter_read_reg_694),
    .normal_factor_2_out(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out),
    .normal_factor_2_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4 grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln26(trunc_ln1_reg_750),
    .p_cast_cast(p_cast_reg_802),
    .p_cast45_cast(p_cast1_reg_816),
    .p_cast47_cast(p_cast2_reg_830),
    .p_cast49_cast(p_cast3_reg_844),
    .p_cast51_cast(p_cast4_reg_858),
    .p_cast53_cast(p_cast5_reg_872),
    .p_cast55_cast(p_cast6_reg_886),
    .p_cast57_cast(p_cast7_reg_900),
    .image_gray(image_gray_read_reg_714),
    .p_cast80(tmp_s_reg_795),
    .p_cast81(tmp_7_reg_809),
    .p_cast82(tmp_8_reg_823),
    .p_cast83(tmp_9_reg_837),
    .p_cast84(tmp_10_reg_851),
    .p_cast85(tmp_11_reg_865),
    .p_cast86(tmp_12_reg_879),
    .p_cast87(tmp_13_reg_893),
    .zext_ln52(tmp_14_reg_907),
    .normal_factor_2_reload(grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out),
    .icmp_ln49(icmp_ln49_reg_790),
    .output_r(output_r_read_reg_687)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2 grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .filter(filter_read_reg_694),
    .normal_factor_5_out(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out),
    .normal_factor_5_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4 grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln26(trunc_ln1_reg_750),
    .p_cast_cast(p_cast_reg_802),
    .p_cast45_cast(p_cast1_reg_816),
    .p_cast47_cast(p_cast2_reg_830),
    .p_cast49_cast(p_cast3_reg_844),
    .p_cast51_cast(p_cast4_reg_858),
    .p_cast53_cast(p_cast5_reg_872),
    .p_cast55_cast(p_cast6_reg_886),
    .p_cast57_cast(p_cast7_reg_900),
    .output_r(output_r_read_reg_687),
    .p_cast80(tmp_s_reg_795),
    .p_cast81(tmp_7_reg_809),
    .p_cast82(tmp_8_reg_823),
    .p_cast83(tmp_9_reg_837),
    .p_cast84(tmp_10_reg_851),
    .p_cast85(tmp_11_reg_865),
    .p_cast86(tmp_12_reg_879),
    .p_cast87(tmp_13_reg_893),
    .zext_ln52(tmp_14_reg_907),
    .normal_factor_5_reload(grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out),
    .icmp_ln93(icmp_ln93_reg_917),
    .image_gray(image_gray_read_reg_714)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2 grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .filter(filter_read_reg_694),
    .normal_factor_8_out(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out),
    .normal_factor_8_out_ap_vld(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out_ap_vld)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4 grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln26(trunc_ln1_reg_750),
    .p_cast_cast(p_cast_reg_802),
    .p_cast45_cast(p_cast1_reg_816),
    .p_cast47_cast(p_cast2_reg_830),
    .p_cast49_cast(p_cast3_reg_844),
    .p_cast51_cast(p_cast4_reg_858),
    .p_cast53_cast(p_cast5_reg_872),
    .p_cast55_cast(p_cast6_reg_886),
    .p_cast57_cast(p_cast7_reg_900),
    .output_r(output_r_read_reg_687),
    .p_cast80(tmp_s_reg_795),
    .p_cast81(tmp_7_reg_809),
    .p_cast82(tmp_8_reg_823),
    .p_cast83(tmp_9_reg_837),
    .p_cast84(tmp_10_reg_851),
    .p_cast85(tmp_11_reg_865),
    .p_cast86(tmp_12_reg_879),
    .p_cast87(tmp_13_reg_893),
    .zext_ln52(tmp_14_reg_907),
    .normal_factor_8_reload(grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out),
    .icmp_ln137(icmp_ln137_reg_925),
    .temp_buf(temp_buf_read_reg_709)
);

edgedetect_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2 grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start),
    .ap_done(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_done),
    .ap_idle(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_idle),
    .ap_ready(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_ready),
    .m_axi_gmem_AWVALID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln165_1(trunc_ln165_1_reg_768),
    .sext_ln10_1(trunc_ln_reg_743),
    .sext_ln165(trunc_ln7_reg_763)
);

edgedetect_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .image_rgb(image_rgb),
    .image_gray(image_gray),
    .temp_buf(temp_buf),
    .filter(filter),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

edgedetect_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 70 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_ARVALID),
    .I_CH0_ARREADY(gmem_ARREADY),
    .I_CH0_ARADDR(gmem_ARADDR),
    .I_CH0_ARLEN(gmem_ARLEN),
    .I_CH0_RVALID(gmem_RVALID),
    .I_CH0_RREADY(gmem_RREADY),
    .I_CH0_RDATA(gmem_RDATA),
    .I_CH0_RFIFONUM(gmem_RFIFONUM),
    .I_CH0_AWVALID(gmem_AWVALID),
    .I_CH0_AWREADY(gmem_AWREADY),
    .I_CH0_AWADDR(gmem_AWADDR),
    .I_CH0_AWLEN(gmem_AWLEN),
    .I_CH0_WVALID(gmem_WVALID),
    .I_CH0_WREADY(gmem_WREADY),
    .I_CH0_WDATA(gmem_WDATA),
    .I_CH0_WSTRB(gmem_WSTRB),
    .I_CH0_BVALID(gmem_BVALID),
    .I_CH0_BREADY(gmem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state297))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_NS_fsm_state3))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state223)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state225)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state227) & (1'b1 == ap_NS_fsm_state228))) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state149)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state151)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg <= 1'b1;
        end else if ((grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_ready == 1'b1)) begin
            grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_51_reg_758 <= empty_51_fu_360_p1;
        filter_read_reg_694 <= filter;
        image_gray_read_reg_714 <= image_gray;
        image_rgb_read_reg_720 <= image_rgb;
        output_r_read_reg_687 <= output_r;
        temp_buf_read_reg_709 <= temp_buf;
        trunc_ln165_1_reg_768 <= {{output_r[63:6]}};
        trunc_ln1_reg_750 <= {{filter[63:6]}};
        trunc_ln7_reg_763 <= {{temp_buf[63:6]}};
        trunc_ln_reg_743 <= {{image_gray[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        gmem_addr_1_reg_779 <= sext_ln26_fu_394_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state225)) begin
        icmp_ln137_reg_925 <= icmp_ln137_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        icmp_ln49_reg_790 <= icmp_ln49_fu_408_p2;
        p_cast1_reg_816 <= {{empty_54_fu_452_p2[63:6]}};
        p_cast2_reg_830 <= {{empty_56_fu_481_p2[63:6]}};
        p_cast3_reg_844 <= {{empty_58_fu_510_p2[63:6]}};
        p_cast4_reg_858 <= {{empty_60_fu_539_p2[63:6]}};
        p_cast5_reg_872 <= {{empty_62_fu_568_p2[63:6]}};
        p_cast6_reg_886 <= {{empty_64_fu_597_p2[63:6]}};
        p_cast7_reg_900 <= {{empty_66_fu_626_p2[63:6]}};
        p_cast_reg_802 <= {{empty_52_fu_423_p2[63:6]}};
        tmp_10_reg_851[8 : 3] <= tmp_10_fu_530_p3[8 : 3];
        tmp_11_reg_865[8 : 3] <= tmp_11_fu_559_p3[8 : 3];
        tmp_12_reg_879[8 : 3] <= tmp_12_fu_588_p3[8 : 3];
        tmp_13_reg_893[8 : 3] <= tmp_13_fu_617_p3[8 : 3];
        tmp_14_reg_907[8 : 3] <= tmp_14_fu_646_p3[8 : 3];
        tmp_7_reg_809[8 : 3] <= tmp_7_fu_443_p3[8 : 3];
        tmp_8_reg_823[8 : 3] <= tmp_8_fu_472_p3[8 : 3];
        tmp_9_reg_837[8 : 3] <= tmp_9_fu_501_p3[8 : 3];
        tmp_s_reg_795[8 : 3] <= tmp_s_fu_415_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        icmp_ln93_reg_917 <= icmp_ln93_fu_659_p2;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state148_blk = 1'b1;
    end else begin
        ap_ST_fsm_state148_blk = 1'b0;
    end
end

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state150_blk = 1'b1;
    end else begin
        ap_ST_fsm_state150_blk = 1'b0;
    end
end

assign ap_ST_fsm_state151_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_done == 1'b0)) begin
        ap_ST_fsm_state152_blk = 1'b1;
    end else begin
        ap_ST_fsm_state152_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state153_blk = 1'b1;
    end else begin
        ap_ST_fsm_state153_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state154_blk = 1'b1;
    end else begin
        ap_ST_fsm_state154_blk = 1'b0;
    end
end

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

assign ap_ST_fsm_state161_blk = 1'b0;

assign ap_ST_fsm_state162_blk = 1'b0;

assign ap_ST_fsm_state163_blk = 1'b0;

assign ap_ST_fsm_state164_blk = 1'b0;

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

assign ap_ST_fsm_state167_blk = 1'b0;

assign ap_ST_fsm_state168_blk = 1'b0;

assign ap_ST_fsm_state169_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state170_blk = 1'b0;

assign ap_ST_fsm_state171_blk = 1'b0;

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

assign ap_ST_fsm_state175_blk = 1'b0;

assign ap_ST_fsm_state176_blk = 1'b0;

assign ap_ST_fsm_state177_blk = 1'b0;

assign ap_ST_fsm_state178_blk = 1'b0;

assign ap_ST_fsm_state179_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

assign ap_ST_fsm_state182_blk = 1'b0;

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

assign ap_ST_fsm_state187_blk = 1'b0;

assign ap_ST_fsm_state188_blk = 1'b0;

assign ap_ST_fsm_state189_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

assign ap_ST_fsm_state193_blk = 1'b0;

assign ap_ST_fsm_state194_blk = 1'b0;

assign ap_ST_fsm_state195_blk = 1'b0;

assign ap_ST_fsm_state196_blk = 1'b0;

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state200_blk = 1'b0;

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

assign ap_ST_fsm_state206_blk = 1'b0;

assign ap_ST_fsm_state207_blk = 1'b0;

assign ap_ST_fsm_state208_blk = 1'b0;

assign ap_ST_fsm_state209_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state210_blk = 1'b0;

assign ap_ST_fsm_state211_blk = 1'b0;

assign ap_ST_fsm_state212_blk = 1'b0;

assign ap_ST_fsm_state213_blk = 1'b0;

assign ap_ST_fsm_state214_blk = 1'b0;

assign ap_ST_fsm_state215_blk = 1'b0;

assign ap_ST_fsm_state216_blk = 1'b0;

assign ap_ST_fsm_state217_blk = 1'b0;

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state220_blk = 1'b0;

assign ap_ST_fsm_state221_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state222_blk = 1'b1;
    end else begin
        ap_ST_fsm_state222_blk = 1'b0;
    end
end

assign ap_ST_fsm_state223_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_done == 1'b0)) begin
        ap_ST_fsm_state224_blk = 1'b1;
    end else begin
        ap_ST_fsm_state224_blk = 1'b0;
    end
end

assign ap_ST_fsm_state225_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state226_blk = 1'b1;
    end else begin
        ap_ST_fsm_state226_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state227_blk = 1'b1;
    end else begin
        ap_ST_fsm_state227_blk = 1'b0;
    end
end

assign ap_ST_fsm_state228_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_done == 1'b0)) begin
        ap_ST_fsm_state229_blk = 1'b1;
    end else begin
        ap_ST_fsm_state229_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state230_blk = 1'b0;

assign ap_ST_fsm_state231_blk = 1'b0;

assign ap_ST_fsm_state232_blk = 1'b0;

assign ap_ST_fsm_state233_blk = 1'b0;

assign ap_ST_fsm_state234_blk = 1'b0;

assign ap_ST_fsm_state235_blk = 1'b0;

assign ap_ST_fsm_state236_blk = 1'b0;

assign ap_ST_fsm_state237_blk = 1'b0;

assign ap_ST_fsm_state238_blk = 1'b0;

assign ap_ST_fsm_state239_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state240_blk = 1'b0;

assign ap_ST_fsm_state241_blk = 1'b0;

assign ap_ST_fsm_state242_blk = 1'b0;

assign ap_ST_fsm_state243_blk = 1'b0;

assign ap_ST_fsm_state244_blk = 1'b0;

assign ap_ST_fsm_state245_blk = 1'b0;

assign ap_ST_fsm_state246_blk = 1'b0;

assign ap_ST_fsm_state247_blk = 1'b0;

assign ap_ST_fsm_state248_blk = 1'b0;

assign ap_ST_fsm_state249_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state250_blk = 1'b0;

assign ap_ST_fsm_state251_blk = 1'b0;

assign ap_ST_fsm_state252_blk = 1'b0;

assign ap_ST_fsm_state253_blk = 1'b0;

assign ap_ST_fsm_state254_blk = 1'b0;

assign ap_ST_fsm_state255_blk = 1'b0;

assign ap_ST_fsm_state256_blk = 1'b0;

assign ap_ST_fsm_state257_blk = 1'b0;

assign ap_ST_fsm_state258_blk = 1'b0;

assign ap_ST_fsm_state259_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state260_blk = 1'b0;

assign ap_ST_fsm_state261_blk = 1'b0;

assign ap_ST_fsm_state262_blk = 1'b0;

assign ap_ST_fsm_state263_blk = 1'b0;

assign ap_ST_fsm_state264_blk = 1'b0;

assign ap_ST_fsm_state265_blk = 1'b0;

assign ap_ST_fsm_state266_blk = 1'b0;

assign ap_ST_fsm_state267_blk = 1'b0;

assign ap_ST_fsm_state268_blk = 1'b0;

assign ap_ST_fsm_state269_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state270_blk = 1'b0;

assign ap_ST_fsm_state271_blk = 1'b0;

assign ap_ST_fsm_state272_blk = 1'b0;

assign ap_ST_fsm_state273_blk = 1'b0;

assign ap_ST_fsm_state274_blk = 1'b0;

assign ap_ST_fsm_state275_blk = 1'b0;

assign ap_ST_fsm_state276_blk = 1'b0;

assign ap_ST_fsm_state277_blk = 1'b0;

assign ap_ST_fsm_state278_blk = 1'b0;

assign ap_ST_fsm_state279_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state280_blk = 1'b0;

assign ap_ST_fsm_state281_blk = 1'b0;

assign ap_ST_fsm_state282_blk = 1'b0;

assign ap_ST_fsm_state283_blk = 1'b0;

assign ap_ST_fsm_state284_blk = 1'b0;

assign ap_ST_fsm_state285_blk = 1'b0;

assign ap_ST_fsm_state286_blk = 1'b0;

assign ap_ST_fsm_state287_blk = 1'b0;

assign ap_ST_fsm_state288_blk = 1'b0;

assign ap_ST_fsm_state289_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state290_blk = 1'b0;

assign ap_ST_fsm_state291_blk = 1'b0;

assign ap_ST_fsm_state292_blk = 1'b0;

assign ap_ST_fsm_state293_blk = 1'b0;

assign ap_ST_fsm_state294_blk = 1'b0;

assign ap_ST_fsm_state295_blk = 1'b0;

assign ap_ST_fsm_state296_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state297_blk = 1'b1;
    end else begin
        ap_ST_fsm_state297_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state297))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state297))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state223))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARADDR = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state223))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARLEN = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state223))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARVALID = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state227))) begin
        gmem_AWADDR = sext_ln165_1_fu_677_p1;
    end else if ((((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state153)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79)))) begin
        gmem_AWADDR = gmem_addr_1_reg_779;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        gmem_AWADDR = sext_ln26_fu_394_p1;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWADDR = sext_ln10_fu_384_p1;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWADDR = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state153)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_AWLEN = 64'd1;
    end else if ((((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state227)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWLEN = 64'd4800;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWLEN = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state227)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state153)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWVALID = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state297)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state222)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state148)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_BREADY = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state223))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_RREADY = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        gmem_WDATA = 512'd4722294143800630641153;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        gmem_WDATA = 512'd18518522396055503103;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        gmem_WDATA = 512'd18591142952998863361;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WDATA = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WSTRB = 64'd511;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WSTRB = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state154)) | ((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state80)) | ((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem_WVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state228))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state226))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state78))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WVALID = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state297) | (1'b1 == ap_CS_fsm_state222) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state150))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state152))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end
        end
        ap_ST_fsm_state153 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state153))) begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        ap_ST_fsm_state154 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state154))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state222))) begin
                ap_NS_fsm = ap_ST_fsm_state223;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state222;
            end
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state224))) begin
                ap_NS_fsm = ap_ST_fsm_state225;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state224;
            end
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            if (((grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state226))) begin
                ap_NS_fsm = ap_ST_fsm_state227;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end
        end
        ap_ST_fsm_state227 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state227))) begin
                ap_NS_fsm = ap_ST_fsm_state228;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state227;
            end
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            if (((1'b1 == ap_CS_fsm_state229) & (grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state229;
            end
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            ap_NS_fsm = ap_ST_fsm_state246;
        end
        ap_ST_fsm_state246 : begin
            ap_NS_fsm = ap_ST_fsm_state247;
        end
        ap_ST_fsm_state247 : begin
            ap_NS_fsm = ap_ST_fsm_state248;
        end
        ap_ST_fsm_state248 : begin
            ap_NS_fsm = ap_ST_fsm_state249;
        end
        ap_ST_fsm_state249 : begin
            ap_NS_fsm = ap_ST_fsm_state250;
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            ap_NS_fsm = ap_ST_fsm_state256;
        end
        ap_ST_fsm_state256 : begin
            ap_NS_fsm = ap_ST_fsm_state257;
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            ap_NS_fsm = ap_ST_fsm_state261;
        end
        ap_ST_fsm_state261 : begin
            ap_NS_fsm = ap_ST_fsm_state262;
        end
        ap_ST_fsm_state262 : begin
            ap_NS_fsm = ap_ST_fsm_state263;
        end
        ap_ST_fsm_state263 : begin
            ap_NS_fsm = ap_ST_fsm_state264;
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            ap_NS_fsm = ap_ST_fsm_state267;
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state268;
        end
        ap_ST_fsm_state268 : begin
            ap_NS_fsm = ap_ST_fsm_state269;
        end
        ap_ST_fsm_state269 : begin
            ap_NS_fsm = ap_ST_fsm_state270;
        end
        ap_ST_fsm_state270 : begin
            ap_NS_fsm = ap_ST_fsm_state271;
        end
        ap_ST_fsm_state271 : begin
            ap_NS_fsm = ap_ST_fsm_state272;
        end
        ap_ST_fsm_state272 : begin
            ap_NS_fsm = ap_ST_fsm_state273;
        end
        ap_ST_fsm_state273 : begin
            ap_NS_fsm = ap_ST_fsm_state274;
        end
        ap_ST_fsm_state274 : begin
            ap_NS_fsm = ap_ST_fsm_state275;
        end
        ap_ST_fsm_state275 : begin
            ap_NS_fsm = ap_ST_fsm_state276;
        end
        ap_ST_fsm_state276 : begin
            ap_NS_fsm = ap_ST_fsm_state277;
        end
        ap_ST_fsm_state277 : begin
            ap_NS_fsm = ap_ST_fsm_state278;
        end
        ap_ST_fsm_state278 : begin
            ap_NS_fsm = ap_ST_fsm_state279;
        end
        ap_ST_fsm_state279 : begin
            ap_NS_fsm = ap_ST_fsm_state280;
        end
        ap_ST_fsm_state280 : begin
            ap_NS_fsm = ap_ST_fsm_state281;
        end
        ap_ST_fsm_state281 : begin
            ap_NS_fsm = ap_ST_fsm_state282;
        end
        ap_ST_fsm_state282 : begin
            ap_NS_fsm = ap_ST_fsm_state283;
        end
        ap_ST_fsm_state283 : begin
            ap_NS_fsm = ap_ST_fsm_state284;
        end
        ap_ST_fsm_state284 : begin
            ap_NS_fsm = ap_ST_fsm_state285;
        end
        ap_ST_fsm_state285 : begin
            ap_NS_fsm = ap_ST_fsm_state286;
        end
        ap_ST_fsm_state286 : begin
            ap_NS_fsm = ap_ST_fsm_state287;
        end
        ap_ST_fsm_state287 : begin
            ap_NS_fsm = ap_ST_fsm_state288;
        end
        ap_ST_fsm_state288 : begin
            ap_NS_fsm = ap_ST_fsm_state289;
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            ap_NS_fsm = ap_ST_fsm_state292;
        end
        ap_ST_fsm_state292 : begin
            ap_NS_fsm = ap_ST_fsm_state293;
        end
        ap_ST_fsm_state293 : begin
            ap_NS_fsm = ap_ST_fsm_state294;
        end
        ap_ST_fsm_state294 : begin
            ap_NS_fsm = ap_ST_fsm_state295;
        end
        ap_ST_fsm_state295 : begin
            ap_NS_fsm = ap_ST_fsm_state296;
        end
        ap_ST_fsm_state296 : begin
            ap_NS_fsm = ap_ST_fsm_state297;
        end
        ap_ST_fsm_state297 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state297))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state297;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state222 = ap_CS_fsm[32'd221];

assign ap_CS_fsm_state223 = ap_CS_fsm[32'd222];

assign ap_CS_fsm_state224 = ap_CS_fsm[32'd223];

assign ap_CS_fsm_state225 = ap_CS_fsm[32'd224];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd225];

assign ap_CS_fsm_state227 = ap_CS_fsm[32'd226];

assign ap_CS_fsm_state228 = ap_CS_fsm[32'd227];

assign ap_CS_fsm_state229 = ap_CS_fsm[32'd228];

assign ap_CS_fsm_state297 = ap_CS_fsm[32'd296];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_NS_fsm_state228 = ap_NS_fsm[32'd227];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign empty_51_fu_360_p1 = filter[5:0];

assign empty_52_fu_423_p2 = (filter_read_reg_694 + 64'd1);

assign empty_53_fu_439_p1 = empty_52_fu_423_p2[5:0];

assign empty_54_fu_452_p2 = (filter_read_reg_694 + 64'd2);

assign empty_55_fu_468_p1 = empty_54_fu_452_p2[5:0];

assign empty_56_fu_481_p2 = (filter_read_reg_694 + 64'd3);

assign empty_57_fu_497_p1 = empty_56_fu_481_p2[5:0];

assign empty_58_fu_510_p2 = (filter_read_reg_694 + 64'd4);

assign empty_59_fu_526_p1 = empty_58_fu_510_p2[5:0];

assign empty_60_fu_539_p2 = (filter_read_reg_694 + 64'd5);

assign empty_61_fu_555_p1 = empty_60_fu_539_p2[5:0];

assign empty_62_fu_568_p2 = (filter_read_reg_694 + 64'd6);

assign empty_63_fu_584_p1 = empty_62_fu_568_p2[5:0];

assign empty_64_fu_597_p2 = (filter_read_reg_694 + 64'd7);

assign empty_65_fu_613_p1 = empty_64_fu_597_p2[5:0];

assign empty_66_fu_626_p2 = (filter_read_reg_694 + 64'd8);

assign empty_67_fu_642_p1 = empty_66_fu_626_p2[5:0];

assign grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4_fu_303_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2_fu_331_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_ap_start_reg;

assign grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start = grp_edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4_fu_267_ap_start_reg;

assign icmp_ln137_fu_670_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2_fu_295_normal_factor_8_out == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_408_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223_normal_factor_2_out == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_659_p2 = ((grp_edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2_fu_259_normal_factor_5_out == 12'd0) ? 1'b1 : 1'b0);

assign sext_ln10_fu_384_p1 = $signed(trunc_ln_reg_743);

assign sext_ln165_1_fu_677_p1 = $signed(trunc_ln165_1_reg_768);

assign sext_ln26_fu_394_p1 = $signed(trunc_ln1_reg_750);

assign tmp_10_fu_530_p3 = {{empty_59_fu_526_p1}, {3'd0}};

assign tmp_11_fu_559_p3 = {{empty_61_fu_555_p1}, {3'd0}};

assign tmp_12_fu_588_p3 = {{empty_63_fu_584_p1}, {3'd0}};

assign tmp_13_fu_617_p3 = {{empty_65_fu_613_p1}, {3'd0}};

assign tmp_14_fu_646_p3 = {{empty_67_fu_642_p1}, {3'd0}};

assign tmp_7_fu_443_p3 = {{empty_53_fu_439_p1}, {3'd0}};

assign tmp_8_fu_472_p3 = {{empty_55_fu_468_p1}, {3'd0}};

assign tmp_9_fu_501_p3 = {{empty_57_fu_497_p1}, {3'd0}};

assign tmp_s_fu_415_p3 = {{empty_51_reg_758}, {3'd0}};

always @ (posedge ap_clk) begin
    tmp_s_reg_795[2:0] <= 3'b000;
    tmp_7_reg_809[2:0] <= 3'b000;
    tmp_8_reg_823[2:0] <= 3'b000;
    tmp_9_reg_837[2:0] <= 3'b000;
    tmp_10_reg_851[2:0] <= 3'b000;
    tmp_11_reg_865[2:0] <= 3'b000;
    tmp_12_reg_879[2:0] <= 3'b000;
    tmp_13_reg_893[2:0] <= 3'b000;
    tmp_14_reg_907[2:0] <= 3'b000;
end

endmodule //edgedetect
