

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_165_1'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i" [radixfft/core.cpp:167]   --->   Operation 8 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln165 = icmp_eq  i4 %i_7, i4 8" [radixfft/core.cpp:165]   --->   Operation 9 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln165 = add i4 %i_7, i4 1" [radixfft/core.cpp:165]   --->   Operation 11 'add' 'add_ln165' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc.split, void %for.body.i.preheader.exitStub" [radixfft/core.cpp:165]   --->   Operation 12 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i4 %i_7" [radixfft/core.cpp:167]   --->   Operation 13 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln167, i1 0" [radixfft/core.cpp:167]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i2 %shl_ln" [radixfft/core.cpp:167]   --->   Operation 15 'zext' 'zext_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 16 'getelementptr' 'in_real_0_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 17 'getelementptr' 'in_real_1_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 18 'getelementptr' 'in_real_2_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 19 'getelementptr' 'in_real_3_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 20 'getelementptr' 'in_imag_0_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 21 'getelementptr' 'in_imag_1_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 22 'getelementptr' 'in_imag_2_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 23 'getelementptr' 'in_imag_3_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr" [radixfft/core.cpp:167]   --->   Operation 24 'load' 'in_real_0_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr" [radixfft/core.cpp:167]   --->   Operation 25 'load' 'in_real_1_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr" [radixfft/core.cpp:167]   --->   Operation 26 'load' 'in_real_2_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr" [radixfft/core.cpp:167]   --->   Operation 27 'load' 'in_real_3_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr" [radixfft/core.cpp:167]   --->   Operation 28 'load' 'in_imag_0_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr" [radixfft/core.cpp:167]   --->   Operation 29 'load' 'in_imag_1_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr" [radixfft/core.cpp:167]   --->   Operation 30 'load' 'in_imag_2_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr" [radixfft/core.cpp:167]   --->   Operation 31 'load' 'in_imag_3_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_7, i32 2" [radixfft/core.cpp:167]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_1, void %arrayidx39.1.case.0, void %arrayidx39.1.case.1" [radixfft/core.cpp:167]   --->   Operation 33 'br' 'br_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln165 = store i4 %add_ln165, i4 %i" [radixfft/core.cpp:165]   --->   Operation 34 'store' 'store_ln165' <Predicate = (!icmp_ln165)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc" [radixfft/core.cpp:165]   --->   Operation 35 'br' 'br_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i4 %i_7" [radixfft/core.cpp:165]   --->   Operation 36 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:166]   --->   Operation 37 'specpipeline' 'specpipeline_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [radixfft/core.cpp:165]   --->   Operation 38 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i2 %trunc_ln165" [radixfft/core.cpp:167]   --->   Operation 39 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%e_in_real_V_16_addr = getelementptr i32 %e_in_real_V_16, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 40 'getelementptr' 'e_in_real_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%e_in_real_V_17_addr = getelementptr i32 %e_in_real_V_17, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 41 'getelementptr' 'e_in_real_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%e_in_imag_V_16_addr = getelementptr i32 %e_in_imag_V_16, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 42 'getelementptr' 'e_in_imag_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%e_in_imag_V_17_addr = getelementptr i32 %e_in_imag_V_17, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 43 'getelementptr' 'e_in_imag_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_7, i32 1, i32 2" [radixfft/core.cpp:167]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr" [radixfft/core.cpp:167]   --->   Operation 45 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr" [radixfft/core.cpp:167]   --->   Operation 46 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr" [radixfft/core.cpp:167]   --->   Operation 47 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr" [radixfft/core.cpp:167]   --->   Operation 48 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i2 %trunc_ln" [radixfft/core.cpp:167]   --->   Operation 49 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr" [radixfft/core.cpp:167]   --->   Operation 50 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr" [radixfft/core.cpp:167]   --->   Operation 51 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr" [radixfft/core.cpp:167]   --->   Operation 52 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr" [radixfft/core.cpp:167]   --->   Operation 53 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i2 %trunc_ln" [radixfft/core.cpp:167]   --->   Operation 54 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp, i2 %e_in_real_V_16_addr" [radixfft/core.cpp:167]   --->   Operation 55 'store' 'store_ln167' <Predicate = (!tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_16_addr" [radixfft/core.cpp:167]   --->   Operation 56 'store' 'store_ln167' <Predicate = (!tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln167 = br void %arrayidx39.1.exit" [radixfft/core.cpp:167]   --->   Operation 57 'br' 'br_ln167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp, i2 %e_in_real_V_17_addr" [radixfft/core.cpp:167]   --->   Operation 58 'store' 'store_ln167' <Predicate = (tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_17_addr" [radixfft/core.cpp:167]   --->   Operation 59 'store' 'store_ln167' <Predicate = (tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln167 = br void %arrayidx39.1.exit" [radixfft/core.cpp:167]   --->   Operation 60 'br' 'br_ln167' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', radixfft/core.cpp:167) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln165', radixfft/core.cpp:165) [20]  (1.74 ns)
	'store' operation ('store_ln165', radixfft/core.cpp:165) of variable 'add_ln165', radixfft/core.cpp:165 on local variable 'i' [64]  (1.59 ns)

 <State 2>: 6.47ns
The critical path consists of the following:
	'load' operation ('in_real_0_load', radixfft/core.cpp:167) on array 'in_real_0' [43]  (2.32 ns)
	'mux' operation ('tmp', radixfft/core.cpp:167) [47]  (1.83 ns)
	'store' operation ('store_ln167', radixfft/core.cpp:167) of variable 'tmp', radixfft/core.cpp:167 on array 'e_in_real_V_16' [56]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
