Analysis & Synthesis report for subsistema4
Thu Nov 20 00:39:01 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Block1:b2v_inst|altpll0:inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "lpm_counter0:b2v_inst2"
 18. Port Connectivity Checks: "coloress2:b2v_inst1"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 20 00:39:01 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; subsistema4                                     ;
; Top-level Entity Name              ; subsistema2esquematico                          ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 1,017                                           ;
;     Total combinational functions  ; 819                                             ;
;     Dedicated logic registers      ; 803                                             ;
; Total registers                    ; 803                                             ;
; Total pins                         ; 23                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                     ; Setting                ; Default Value      ;
+----------------------------------------------------------------------------+------------------------+--------------------+
; Top-level entity name                                                      ; subsistema2esquematico ; subsistema4        ;
; Family name                                                                ; Cyclone IV GX          ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                 ;
; Enable compact report table                                                ; Off                    ; Off                ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                ;
; Preserve fewer node names                                                  ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                   ; Auto               ;
; Safe State Machine                                                         ; Off                    ; Off                ;
; Extract Verilog State Machines                                             ; On                     ; On                 ;
; Extract VHDL State Machines                                                ; On                     ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                 ;
; Parallel Synthesis                                                         ; On                     ; On                 ;
; DSP Block Balancing                                                        ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                         ; On                     ; On                 ;
; Power-Up Don't Care                                                        ; On                     ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                ;
; Remove Duplicate Registers                                                 ; On                     ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                        ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                ;
; Optimization Technique                                                     ; Balanced               ; Balanced           ;
; Carry Chain Length                                                         ; 70                     ; 70                 ;
; Auto Carry Chains                                                          ; On                     ; On                 ;
; Auto Open-Drain Pins                                                       ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                ;
; Auto ROM Replacement                                                       ; On                     ; On                 ;
; Auto RAM Replacement                                                       ; On                     ; On                 ;
; Auto DSP Block Replacement                                                 ; On                     ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                     ; On                 ;
; Strict RAM Replacement                                                     ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                          ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                ;
; Auto RAM Block Balancing                                                   ; On                     ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                      ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                    ; On                     ; On                 ;
; Report Parameter Settings                                                  ; On                     ; On                 ;
; Report Source Assignments                                                  ; On                     ; On                 ;
; Report Connectivity Checks                                                 ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation ;
; HDL message level                                                          ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                ;
; Clock MUX Protection                                                       ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                ;
; Block Design Naming                                                        ; Auto                   ; Auto               ;
; SDC constraint protection                                                  ; Off                    ; Off                ;
; Synthesis Effort                                                           ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                 ;
; Synthesis Seed                                                             ; 1                      ; 1                  ;
+----------------------------------------------------------------------------+------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; coloress2.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/coloress2.vhd              ;         ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/Block1.bdf                 ;         ;
; subsistema2esquematico.vhd       ; yes             ; User VHDL File                     ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/subsistema2esquematico.vhd ;         ;
; altpll0.vhd                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/altpll0.vhd                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/db/altpll0_altpll.v        ;         ;
; pulso_384.vhd                    ; yes             ; Auto-Found VHDL File               ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/pulso_384.vhd              ;         ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf               ;         ;
; paralelo_serie_384b.vhd          ; yes             ; Auto-Found VHDL File               ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/paralelo_serie_384b.vhd    ;         ;
; lpm_counter0.vhd                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/lpm_counter0.vhd           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;         ;
; db/cntr_4mj.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/db/cntr_4mj.tdf            ;         ;
; db/cmpr_okc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/db/cmpr_okc.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+--------------------------+-----------------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                               ;
+--------------------------+-----------------------------------------------------------------------------------------------------+
; I/O pins                 ; 23                                                                                                  ;
; DSP block 9-bit elements ; 0                                                                                                   ;
; Total PLLs               ; 1                                                                                                   ;
;     -- PLLs              ; 1                                                                                                   ;
;                          ;                                                                                                     ;
; Maximum fan-out node     ; Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 808                                                                                                 ;
; Total fan-out            ; 4651                                                                                                ;
; Average fan-out          ; 2.79                                                                                                ;
+--------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |subsistema2esquematico                     ; 819 (1)           ; 803 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 23   ; 0            ; |subsistema2esquematico                                                                                                 ; work         ;
;    |Block1:b2v_inst|                        ; 399 (2)           ; 395 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst                                                                                 ; work         ;
;       |altpll0:inst|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst|altpll0:inst                                                                    ; work         ;
;          |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst|altpll0:inst|altpll:altpll_component                                            ; work         ;
;             |altpll0_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated              ; work         ;
;       |paralelo_serie_384b:inst1|           ; 384 (384)         ; 384 (384)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst|paralelo_serie_384b:inst1                                                       ; work         ;
;       |pulso_384:inst12|                    ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|Block1:b2v_inst|pulso_384:inst12                                                                ; work         ;
;    |coloress2:b2v_inst1|                    ; 407 (407)         ; 400 (400)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|coloress2:b2v_inst1                                                                             ; work         ;
;    |lpm_counter0:b2v_inst2|                 ; 12 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|lpm_counter0:b2v_inst2                                                                          ; work         ;
;       |lpm_counter:LPM_COUNTER_component|   ; 12 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component                                        ; work         ;
;          |cntr_4mj:auto_generated|          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated                ; work         ;
;             |cmpr_okc:cmpr1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated|cmpr_okc:cmpr1 ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |subsistema2esquematico|Block1:b2v_inst|altpll0:inst ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/altpll0.vhd      ;
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |subsistema2esquematico|lpm_counter0:b2v_inst2       ; C:/Users/Adrian/Downloads/lab/TATETI/subsistema2/lpm_counter0.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; coloress2:b2v_inst1|CJ1[23]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[22]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[22]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[21]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[21]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[20]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[20]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[19]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[19]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[18]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[18]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[17]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[17]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[16]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[16]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[15]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[14]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[13]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[13]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[12]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[12]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[11]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[11]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[10]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[10]                         ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[9]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[9]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[8]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[8]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[7]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[7]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[6]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[6]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[5]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[5]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[4]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[4]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[3]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[3]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[2]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[2]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[1]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[1]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ2[0]                          ; INICIO              ; yes                    ;
; coloress2:b2v_inst1|CJ1[0]                          ; INICIO              ; yes                    ;
; Number of user-specified and inferred latches = 45  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; Block1:b2v_inst|pulso_384:inst12|activo ; Merged with Block1:b2v_inst|pulso_384:inst12|pulso ;
; Total Number of Removed Registers = 1   ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 803   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; coloress2:b2v_inst1|empategeneral[0]    ; 5       ;
; coloress2:b2v_inst1|victoriacounter2[0] ; 8       ;
; coloress2:b2v_inst1|victoriacounter1[0] ; 8       ;
; coloress2:b2v_inst1|empatecounter2[0]   ; 3       ;
; coloress2:b2v_inst1|empatecounter1[0]   ; 3       ;
; Total number of inverted registers = 5  ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|empategeneral[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|empatecounter1[1]     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |subsistema2esquematico|Block1:b2v_inst|pulso_384:inst12|count[8] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|empatecounter2[1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|victoriacounter1[2]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|victoriacounter2[2]   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D16[23]               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D15[8]                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D14[16]               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D12[13]               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D11[6]                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D10[11]               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D8[0]                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D7[21]                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D6[13]                ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D5[11]                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D2[15]                ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D2[12]                ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D13[10]               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D3[15]                ;
; 8:1                ; 22 bits   ; 110 LEs       ; 44 LEs               ; 66 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D3[19]                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D4[14]                ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D4[13]                ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |subsistema2esquematico|coloress2:b2v_inst1|D9[13]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Block1:b2v_inst|altpll0:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------------+
; Parameter Name                ; Value                     ; Type                                  ;
+-------------------------------+---------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                               ;
; PLL_TYPE                      ; AUTO                      ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                               ;
; LOCK_HIGH                     ; 1                         ; Untyped                               ;
; LOCK_LOW                      ; 1                         ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                               ;
; SKIP_VCO                      ; OFF                       ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                               ;
; BANDWIDTH                     ; 0                         ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                               ;
; DOWN_SPREAD                   ; 0                         ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 25000                     ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 125                       ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 125                       ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 64                        ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 32                        ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                               ;
; DPA_DIVIDER                   ; 0                         ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                               ;
; VCO_MIN                       ; 0                         ; Untyped                               ;
; VCO_MAX                       ; 0                         ; Untyped                               ;
; VCO_CENTER                    ; 0                         ; Untyped                               ;
; PFD_MIN                       ; 0                         ; Untyped                               ;
; PFD_MAX                       ; 0                         ; Untyped                               ;
; M_INITIAL                     ; 0                         ; Untyped                               ;
; M                             ; 0                         ; Untyped                               ;
; N                             ; 1                         ; Untyped                               ;
; M2                            ; 1                         ; Untyped                               ;
; N2                            ; 1                         ; Untyped                               ;
; SS                            ; 1                         ; Untyped                               ;
; C0_HIGH                       ; 0                         ; Untyped                               ;
; C1_HIGH                       ; 0                         ; Untyped                               ;
; C2_HIGH                       ; 0                         ; Untyped                               ;
; C3_HIGH                       ; 0                         ; Untyped                               ;
; C4_HIGH                       ; 0                         ; Untyped                               ;
; C5_HIGH                       ; 0                         ; Untyped                               ;
; C6_HIGH                       ; 0                         ; Untyped                               ;
; C7_HIGH                       ; 0                         ; Untyped                               ;
; C8_HIGH                       ; 0                         ; Untyped                               ;
; C9_HIGH                       ; 0                         ; Untyped                               ;
; C0_LOW                        ; 0                         ; Untyped                               ;
; C1_LOW                        ; 0                         ; Untyped                               ;
; C2_LOW                        ; 0                         ; Untyped                               ;
; C3_LOW                        ; 0                         ; Untyped                               ;
; C4_LOW                        ; 0                         ; Untyped                               ;
; C5_LOW                        ; 0                         ; Untyped                               ;
; C6_LOW                        ; 0                         ; Untyped                               ;
; C7_LOW                        ; 0                         ; Untyped                               ;
; C8_LOW                        ; 0                         ; Untyped                               ;
; C9_LOW                        ; 0                         ; Untyped                               ;
; C0_INITIAL                    ; 0                         ; Untyped                               ;
; C1_INITIAL                    ; 0                         ; Untyped                               ;
; C2_INITIAL                    ; 0                         ; Untyped                               ;
; C3_INITIAL                    ; 0                         ; Untyped                               ;
; C4_INITIAL                    ; 0                         ; Untyped                               ;
; C5_INITIAL                    ; 0                         ; Untyped                               ;
; C6_INITIAL                    ; 0                         ; Untyped                               ;
; C7_INITIAL                    ; 0                         ; Untyped                               ;
; C8_INITIAL                    ; 0                         ; Untyped                               ;
; C9_INITIAL                    ; 0                         ; Untyped                               ;
; C0_MODE                       ; BYPASS                    ; Untyped                               ;
; C1_MODE                       ; BYPASS                    ; Untyped                               ;
; C2_MODE                       ; BYPASS                    ; Untyped                               ;
; C3_MODE                       ; BYPASS                    ; Untyped                               ;
; C4_MODE                       ; BYPASS                    ; Untyped                               ;
; C5_MODE                       ; BYPASS                    ; Untyped                               ;
; C6_MODE                       ; BYPASS                    ; Untyped                               ;
; C7_MODE                       ; BYPASS                    ; Untyped                               ;
; C8_MODE                       ; BYPASS                    ; Untyped                               ;
; C9_MODE                       ; BYPASS                    ; Untyped                               ;
; C0_PH                         ; 0                         ; Untyped                               ;
; C1_PH                         ; 0                         ; Untyped                               ;
; C2_PH                         ; 0                         ; Untyped                               ;
; C3_PH                         ; 0                         ; Untyped                               ;
; C4_PH                         ; 0                         ; Untyped                               ;
; C5_PH                         ; 0                         ; Untyped                               ;
; C6_PH                         ; 0                         ; Untyped                               ;
; C7_PH                         ; 0                         ; Untyped                               ;
; C8_PH                         ; 0                         ; Untyped                               ;
; C9_PH                         ; 0                         ; Untyped                               ;
; L0_HIGH                       ; 1                         ; Untyped                               ;
; L1_HIGH                       ; 1                         ; Untyped                               ;
; G0_HIGH                       ; 1                         ; Untyped                               ;
; G1_HIGH                       ; 1                         ; Untyped                               ;
; G2_HIGH                       ; 1                         ; Untyped                               ;
; G3_HIGH                       ; 1                         ; Untyped                               ;
; E0_HIGH                       ; 1                         ; Untyped                               ;
; E1_HIGH                       ; 1                         ; Untyped                               ;
; E2_HIGH                       ; 1                         ; Untyped                               ;
; E3_HIGH                       ; 1                         ; Untyped                               ;
; L0_LOW                        ; 1                         ; Untyped                               ;
; L1_LOW                        ; 1                         ; Untyped                               ;
; G0_LOW                        ; 1                         ; Untyped                               ;
; G1_LOW                        ; 1                         ; Untyped                               ;
; G2_LOW                        ; 1                         ; Untyped                               ;
; G3_LOW                        ; 1                         ; Untyped                               ;
; E0_LOW                        ; 1                         ; Untyped                               ;
; E1_LOW                        ; 1                         ; Untyped                               ;
; E2_LOW                        ; 1                         ; Untyped                               ;
; E3_LOW                        ; 1                         ; Untyped                               ;
; L0_INITIAL                    ; 1                         ; Untyped                               ;
; L1_INITIAL                    ; 1                         ; Untyped                               ;
; G0_INITIAL                    ; 1                         ; Untyped                               ;
; G1_INITIAL                    ; 1                         ; Untyped                               ;
; G2_INITIAL                    ; 1                         ; Untyped                               ;
; G3_INITIAL                    ; 1                         ; Untyped                               ;
; E0_INITIAL                    ; 1                         ; Untyped                               ;
; E1_INITIAL                    ; 1                         ; Untyped                               ;
; E2_INITIAL                    ; 1                         ; Untyped                               ;
; E3_INITIAL                    ; 1                         ; Untyped                               ;
; L0_MODE                       ; BYPASS                    ; Untyped                               ;
; L1_MODE                       ; BYPASS                    ; Untyped                               ;
; G0_MODE                       ; BYPASS                    ; Untyped                               ;
; G1_MODE                       ; BYPASS                    ; Untyped                               ;
; G2_MODE                       ; BYPASS                    ; Untyped                               ;
; G3_MODE                       ; BYPASS                    ; Untyped                               ;
; E0_MODE                       ; BYPASS                    ; Untyped                               ;
; E1_MODE                       ; BYPASS                    ; Untyped                               ;
; E2_MODE                       ; BYPASS                    ; Untyped                               ;
; E3_MODE                       ; BYPASS                    ; Untyped                               ;
; L0_PH                         ; 0                         ; Untyped                               ;
; L1_PH                         ; 0                         ; Untyped                               ;
; G0_PH                         ; 0                         ; Untyped                               ;
; G1_PH                         ; 0                         ; Untyped                               ;
; G2_PH                         ; 0                         ; Untyped                               ;
; G3_PH                         ; 0                         ; Untyped                               ;
; E0_PH                         ; 0                         ; Untyped                               ;
; E1_PH                         ; 0                         ; Untyped                               ;
; E2_PH                         ; 0                         ; Untyped                               ;
; E3_PH                         ; 0                         ; Untyped                               ;
; M_PH                          ; 0                         ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; CLK0_COUNTER                  ; G0                        ; Untyped                               ;
; CLK1_COUNTER                  ; G0                        ; Untyped                               ;
; CLK2_COUNTER                  ; G0                        ; Untyped                               ;
; CLK3_COUNTER                  ; G0                        ; Untyped                               ;
; CLK4_COUNTER                  ; G0                        ; Untyped                               ;
; CLK5_COUNTER                  ; G0                        ; Untyped                               ;
; CLK6_COUNTER                  ; E0                        ; Untyped                               ;
; CLK7_COUNTER                  ; E1                        ; Untyped                               ;
; CLK8_COUNTER                  ; E2                        ; Untyped                               ;
; CLK9_COUNTER                  ; E3                        ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                               ;
; M_TIME_DELAY                  ; 0                         ; Untyped                               ;
; N_TIME_DELAY                  ; 0                         ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                               ;
; VCO_POST_SCALE                ; 0                         ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX             ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                               ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV GX             ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                        ;
+-------------------------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+--------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                         ;
+------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8             ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP            ; Untyped                                                      ;
; LPM_MODULUS            ; 3             ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_4mj      ; Untyped                                                      ;
+------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; Block1:b2v_inst|altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_counter0:b2v_inst2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "coloress2:b2v_inst1"          ;
+------+-------+------------------+------------------------+
; Port ; Type  ; Severity         ; Details                ;
+------+-------+------------------+------------------------+
; sc1  ; Input ; Critical Warning ; Types are incompatible ;
; sc2  ; Input ; Critical Warning ; Types are incompatible ;
+------+-------+------------------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 20 00:38:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off subsistema4 -c subsistema4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file coloress2.vhd
    Info (12022): Found design unit 1: coloress2-fnc
    Info (12023): Found entity 1: coloress2
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 2 design units, including 1 entities, in source file subsistema2esquematico.vhd
    Info (12022): Found design unit 1: subsistema2esquematico-bdf_type
    Info (12023): Found entity 1: subsistema2esquematico
Info (12021): Found 2 design units, including 1 entities, in source file tb_subsistema2.vhd
    Info (12022): Found design unit 1: tb_subsistema2-sim
    Info (12023): Found entity 1: tb_subsistema2
Info (12127): Elaborating entity "subsistema2esquematico" for the top level hierarchy
Info (12128): Elaborating entity "Block1" for hierarchy "Block1:b2v_inst"
Warning (12125): Using design file altpll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12128): Elaborating entity "altpll0" for hierarchy "Block1:b2v_inst|altpll0:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "Block1:b2v_inst|altpll0:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Block1:b2v_inst|altpll0:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "Block1:b2v_inst|altpll0:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "32"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "125"
    Info (12134): Parameter "clk1_duty_cycle" = "64"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated"
Warning (12125): Using design file pulso_384.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pulso_384-rtl
    Info (12023): Found entity 1: pulso_384
Info (12128): Elaborating entity "pulso_384" for hierarchy "Block1:b2v_inst|pulso_384:inst12"
Info (12128): Elaborating entity "21mux" for hierarchy "Block1:b2v_inst|21mux:inst6"
Info (12130): Elaborated megafunction instantiation "Block1:b2v_inst|21mux:inst6"
Warning (12125): Using design file paralelo_serie_384b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: paralelo_serie_384b-rtl
    Info (12023): Found entity 1: paralelo_serie_384b
Info (12128): Elaborating entity "paralelo_serie_384b" for hierarchy "Block1:b2v_inst|paralelo_serie_384b:inst1"
Info (12128): Elaborating entity "coloress2" for hierarchy "coloress2:b2v_inst1"
Warning (10492): VHDL Process Statement warning at coloress2.vhd(30): signal "INICIO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at coloress2.vhd(28): inferring latch(es) for signal or variable "CJ1", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at coloress2.vhd(56): signal "INICIO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at coloress2.vhd(54): inferring latch(es) for signal or variable "CJ2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "CJ2[0]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[1]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[2]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[3]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[4]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[5]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[6]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[7]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[8]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[9]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[10]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[11]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[12]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[13]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[14]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[15]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[16]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[17]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[18]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[19]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[20]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[21]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[22]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ2[23]" at coloress2.vhd(54)
Info (10041): Inferred latch for "CJ1[0]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[1]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[2]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[3]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[4]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[5]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[6]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[7]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[8]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[9]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[10]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[11]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[12]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[13]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[14]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[15]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[16]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[17]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[18]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[19]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[20]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[21]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[22]" at coloress2.vhd(28)
Info (10041): Inferred latch for "CJ1[23]" at coloress2.vhd(28)
Warning (12125): Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:b2v_inst2"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "3"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4mj.tdf
    Info (12023): Found entity 1: cntr_4mj
Info (12128): Elaborating entity "cntr_4mj" for hierarchy "lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf
    Info (12023): Found entity 1: cmpr_okc
Info (12128): Elaborating entity "cmpr_okc" for hierarchy "lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated|cmpr_okc:cmpr1"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1071 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1047 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Thu Nov 20 00:39:01 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


