// Seed: 1000400252
module module_0 (
    input uwire id_0
);
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9
);
  reg id_11;
  module_0 modCall_1 (id_2);
  always
    if (1)
      if (id_7) begin : LABEL_0
        #1 $display(1 != (id_1));
      end else begin : LABEL_0
        id_11 <= #1 1'd0;
      end
  wire id_12;
  wire id_13;
endmodule
