
Password_login.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a48  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e84  08008bf4  08008bf4  00009bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a78  08009a78  0000b08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a78  08009a78  0000aa78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a80  08009a80  0000b08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a80  08009a80  0000aa80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a84  08009a84  0000aa84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08009a88  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  2000008c  08009b14  0000b08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08009b14  0000b3dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fcc  00000000  00000000  0000b0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf9  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00022c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f55  00000000  00000000  00024030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a9c2  00000000  00000000  00024f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016fd8  00000000  00000000  0004f947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105b42  00000000  00000000  0006691f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016c461  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005698  00000000  00000000  0016c4a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00171b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000008c 	.word	0x2000008c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008bdc 	.word	0x08008bdc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000090 	.word	0x20000090
 80001e8:	08008bdc 	.word	0x08008bdc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <drawPixel>:
extern uint8_t _xstart;
extern uint8_t _ystart;
extern uint8_t spi_ready;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	80fb      	strh	r3, [r7, #6]
 8000522:	460b      	mov	r3, r1
 8000524:	80bb      	strh	r3, [r7, #4]
 8000526:	4613      	mov	r3, r2
 8000528:	807b      	strh	r3, [r7, #2]
	ST7735_DrawPixel(x, y, color);
 800052a:	88fb      	ldrh	r3, [r7, #6]
 800052c:	88b9      	ldrh	r1, [r7, #4]
 800052e:	887a      	ldrh	r2, [r7, #2]
 8000530:	4618      	mov	r0, r3
 8000532:	f001 fe6f 	bl	8002214 <ST7735_DrawPixel>
}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
	...

08000540 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b085      	sub	sp, #20
 8000544:	af02      	add	r7, sp, #8
 8000546:	4604      	mov	r4, r0
 8000548:	4608      	mov	r0, r1
 800054a:	4611      	mov	r1, r2
 800054c:	461a      	mov	r2, r3
 800054e:	4623      	mov	r3, r4
 8000550:	80fb      	strh	r3, [r7, #6]
 8000552:	4603      	mov	r3, r0
 8000554:	80bb      	strh	r3, [r7, #4]
 8000556:	460b      	mov	r3, r1
 8000558:	807b      	strh	r3, [r7, #2]
 800055a:	4613      	mov	r3, r2
 800055c:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 800055e:	88f8      	ldrh	r0, [r7, #6]
 8000560:	88b9      	ldrh	r1, [r7, #4]
 8000562:	887a      	ldrh	r2, [r7, #2]
 8000564:	883c      	ldrh	r4, [r7, #0]
 8000566:	8b3b      	ldrh	r3, [r7, #24]
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	4623      	mov	r3, r4
 800056c:	f001 ff76 	bl	800245c <ST7735_FillRectangle>
	while (!spi_ready ){};
 8000570:	bf00      	nop
 8000572:	4b04      	ldr	r3, [pc, #16]	@ (8000584 <fillRect+0x44>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d0fb      	beq.n	8000572 <fillRect+0x32>


}
 800057a:	bf00      	nop
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	bd90      	pop	{r4, r7, pc}
 8000584:	20000000 	.word	0x20000000

08000588 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	80fb      	strh	r3, [r7, #6]
 8000592:	460b      	mov	r3, r1
 8000594:	80bb      	strh	r3, [r7, #4]
 8000596:	4613      	mov	r3, r2
 8000598:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 800059a:	887a      	ldrh	r2, [r7, #2]
 800059c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80005a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ffb7 	bl	8000518 <drawPixel>
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80005b2:	b590      	push	{r4, r7, lr}
 80005b4:	b089      	sub	sp, #36	@ 0x24
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	4604      	mov	r4, r0
 80005ba:	4608      	mov	r0, r1
 80005bc:	4611      	mov	r1, r2
 80005be:	461a      	mov	r2, r3
 80005c0:	4623      	mov	r3, r4
 80005c2:	80fb      	strh	r3, [r7, #6]
 80005c4:	4603      	mov	r3, r0
 80005c6:	80bb      	strh	r3, [r7, #4]
 80005c8:	460b      	mov	r3, r1
 80005ca:	807b      	strh	r3, [r7, #2]
 80005cc:	4613      	mov	r3, r2
 80005ce:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80005d0:	f9b7 2000 	ldrsh.w	r2, [r7]
 80005d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80005d8:	1ad3      	subs	r3, r2, r3
 80005da:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80005de:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80005e2:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80005e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005ea:	1acb      	subs	r3, r1, r3
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	bfb8      	it	lt
 80005f0:	425b      	neglt	r3, r3
 80005f2:	429a      	cmp	r2, r3
 80005f4:	bfcc      	ite	gt
 80005f6:	2301      	movgt	r3, #1
 80005f8:	2300      	movle	r3, #0
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	837b      	strh	r3, [r7, #26]
    if (steep) {
 80005fe:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00b      	beq.n	800061e <writeLine+0x6c>
        _swap_int16_t(x0, y0);
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	833b      	strh	r3, [r7, #24]
 800060a:	88bb      	ldrh	r3, [r7, #4]
 800060c:	80fb      	strh	r3, [r7, #6]
 800060e:	8b3b      	ldrh	r3, [r7, #24]
 8000610:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8000612:	887b      	ldrh	r3, [r7, #2]
 8000614:	82fb      	strh	r3, [r7, #22]
 8000616:	883b      	ldrh	r3, [r7, #0]
 8000618:	807b      	strh	r3, [r7, #2]
 800061a:	8afb      	ldrh	r3, [r7, #22]
 800061c:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 800061e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000622:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000626:	429a      	cmp	r2, r3
 8000628:	dd0b      	ble.n	8000642 <writeLine+0x90>
        _swap_int16_t(x0, x1);
 800062a:	88fb      	ldrh	r3, [r7, #6]
 800062c:	82bb      	strh	r3, [r7, #20]
 800062e:	887b      	ldrh	r3, [r7, #2]
 8000630:	80fb      	strh	r3, [r7, #6]
 8000632:	8abb      	ldrh	r3, [r7, #20]
 8000634:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8000636:	88bb      	ldrh	r3, [r7, #4]
 8000638:	827b      	strh	r3, [r7, #18]
 800063a:	883b      	ldrh	r3, [r7, #0]
 800063c:	80bb      	strh	r3, [r7, #4]
 800063e:	8a7b      	ldrh	r3, [r7, #18]
 8000640:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8000642:	887a      	ldrh	r2, [r7, #2]
 8000644:	88fb      	ldrh	r3, [r7, #6]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	b29b      	uxth	r3, r3
 800064a:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 800064c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000650:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	2b00      	cmp	r3, #0
 8000658:	bfb8      	it	lt
 800065a:	425b      	neglt	r3, r3
 800065c:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 800065e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000662:	0fda      	lsrs	r2, r3, #31
 8000664:	4413      	add	r3, r2
 8000666:	105b      	asrs	r3, r3, #1
 8000668:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 800066a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800066e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000672:	429a      	cmp	r2, r3
 8000674:	da02      	bge.n	800067c <writeLine+0xca>
        ystep = 1;
 8000676:	2301      	movs	r3, #1
 8000678:	83bb      	strh	r3, [r7, #28]
 800067a:	e031      	b.n	80006e0 <writeLine+0x12e>
    } else {
        ystep = -1;
 800067c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000680:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0<=x1; x0++) {
 8000682:	e02d      	b.n	80006e0 <writeLine+0x12e>
        if (steep) {
 8000684:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d008      	beq.n	800069e <writeLine+0xec>
            writePixel(y0, x0, color);
 800068c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800068e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000692:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ff76 	bl	8000588 <writePixel>
 800069c:	e007      	b.n	80006ae <writeLine+0xfc>
        } else {
            writePixel(x0, y0, color);
 800069e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80006a0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80006a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ff6d 	bl	8000588 <writePixel>
        }
        err -= dy;
 80006ae:	8bfa      	ldrh	r2, [r7, #30]
 80006b0:	89fb      	ldrh	r3, [r7, #14]
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 80006b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	da09      	bge.n	80006d4 <writeLine+0x122>
            y0 += ystep;
 80006c0:	88ba      	ldrh	r2, [r7, #4]
 80006c2:	8bbb      	ldrh	r3, [r7, #28]
 80006c4:	4413      	add	r3, r2
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80006ca:	8bfa      	ldrh	r2, [r7, #30]
 80006cc:	8a3b      	ldrh	r3, [r7, #16]
 80006ce:	4413      	add	r3, r2
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	83fb      	strh	r3, [r7, #30]
    for (; x0<=x1; x0++) {
 80006d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006d8:	b29b      	uxth	r3, r3
 80006da:	3301      	adds	r3, #1
 80006dc:	b29b      	uxth	r3, r3
 80006de:	80fb      	strh	r3, [r7, #6]
 80006e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80006e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	ddcb      	ble.n	8000684 <writeLine+0xd2>
        }
    }
}
 80006ec:	bf00      	nop
 80006ee:	bf00      	nop
 80006f0:	3724      	adds	r7, #36	@ 0x24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd90      	pop	{r4, r7, pc}

080006f6 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 80006f6:	b590      	push	{r4, r7, lr}
 80006f8:	b085      	sub	sp, #20
 80006fa:	af02      	add	r7, sp, #8
 80006fc:	4604      	mov	r4, r0
 80006fe:	4608      	mov	r0, r1
 8000700:	4611      	mov	r1, r2
 8000702:	461a      	mov	r2, r3
 8000704:	4623      	mov	r3, r4
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	4603      	mov	r3, r0
 800070a:	80bb      	strh	r3, [r7, #4]
 800070c:	460b      	mov	r3, r1
 800070e:	807b      	strh	r3, [r7, #2]
 8000710:	4613      	mov	r3, r2
 8000712:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x, y + h - 1, color);
 8000714:	88ba      	ldrh	r2, [r7, #4]
 8000716:	887b      	ldrh	r3, [r7, #2]
 8000718:	4413      	add	r3, r2
 800071a:	b29b      	uxth	r3, r3
 800071c:	3b01      	subs	r3, #1
 800071e:	b29b      	uxth	r3, r3
 8000720:	b21c      	sxth	r4, r3
 8000722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000726:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800072a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800072e:	883b      	ldrh	r3, [r7, #0]
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	4623      	mov	r3, r4
 8000734:	f7ff ff3d 	bl	80005b2 <writeLine>
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	bd90      	pop	{r4, r7, pc}

08000740 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b085      	sub	sp, #20
 8000744:	af02      	add	r7, sp, #8
 8000746:	4604      	mov	r4, r0
 8000748:	4608      	mov	r0, r1
 800074a:	4611      	mov	r1, r2
 800074c:	461a      	mov	r2, r3
 800074e:	4623      	mov	r3, r4
 8000750:	80fb      	strh	r3, [r7, #6]
 8000752:	4603      	mov	r3, r0
 8000754:	80bb      	strh	r3, [r7, #4]
 8000756:	460b      	mov	r3, r1
 8000758:	807b      	strh	r3, [r7, #2]
 800075a:	4613      	mov	r3, r2
 800075c:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x + w - 1, y, color);
 800075e:	88fa      	ldrh	r2, [r7, #6]
 8000760:	887b      	ldrh	r3, [r7, #2]
 8000762:	4413      	add	r3, r2
 8000764:	b29b      	uxth	r3, r3
 8000766:	3b01      	subs	r3, #1
 8000768:	b29b      	uxth	r3, r3
 800076a:	b21a      	sxth	r2, r3
 800076c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8000770:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000774:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000778:	883b      	ldrh	r3, [r7, #0]
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	4623      	mov	r3, r4
 800077e:	f7ff ff18 	bl	80005b2 <writeLine>
}
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	bd90      	pop	{r4, r7, pc}

0800078a <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 800078a:	b590      	push	{r4, r7, lr}
 800078c:	b087      	sub	sp, #28
 800078e:	af02      	add	r7, sp, #8
 8000790:	4604      	mov	r4, r0
 8000792:	4608      	mov	r0, r1
 8000794:	4611      	mov	r1, r2
 8000796:	461a      	mov	r2, r3
 8000798:	4623      	mov	r3, r4
 800079a:	80fb      	strh	r3, [r7, #6]
 800079c:	4603      	mov	r3, r0
 800079e:	80bb      	strh	r3, [r7, #4]
 80007a0:	460b      	mov	r3, r1
 80007a2:	807b      	strh	r3, [r7, #2]
 80007a4:	4613      	mov	r3, r2
 80007a6:	803b      	strh	r3, [r7, #0]
    if(x0 == x1){
 80007a8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d11a      	bne.n	80007ea <drawLine+0x60>
        if(y0 > y1) _swap_int16_t(y0, y1);
 80007b4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80007b8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007bc:	429a      	cmp	r2, r3
 80007be:	dd05      	ble.n	80007cc <drawLine+0x42>
 80007c0:	88bb      	ldrh	r3, [r7, #4]
 80007c2:	81bb      	strh	r3, [r7, #12]
 80007c4:	883b      	ldrh	r3, [r7, #0]
 80007c6:	80bb      	strh	r3, [r7, #4]
 80007c8:	89bb      	ldrh	r3, [r7, #12]
 80007ca:	803b      	strh	r3, [r7, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 80007cc:	883a      	ldrh	r2, [r7, #0]
 80007ce:	88bb      	ldrh	r3, [r7, #4]
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	3301      	adds	r3, #1
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	b21a      	sxth	r2, r3
 80007da:	8c3b      	ldrh	r3, [r7, #32]
 80007dc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80007e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80007e4:	f7ff ff87 	bl	80006f6 <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 80007e8:	e02d      	b.n	8000846 <drawLine+0xbc>
    } else if(y0 == y1){
 80007ea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80007ee:	f9b7 3000 	ldrsh.w	r3, [r7]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d11a      	bne.n	800082c <drawLine+0xa2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 80007f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007fe:	429a      	cmp	r2, r3
 8000800:	dd05      	ble.n	800080e <drawLine+0x84>
 8000802:	88fb      	ldrh	r3, [r7, #6]
 8000804:	81fb      	strh	r3, [r7, #14]
 8000806:	887b      	ldrh	r3, [r7, #2]
 8000808:	80fb      	strh	r3, [r7, #6]
 800080a:	89fb      	ldrh	r3, [r7, #14]
 800080c:	807b      	strh	r3, [r7, #2]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 800080e:	887a      	ldrh	r2, [r7, #2]
 8000810:	88fb      	ldrh	r3, [r7, #6]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	b29b      	uxth	r3, r3
 8000816:	3301      	adds	r3, #1
 8000818:	b29b      	uxth	r3, r3
 800081a:	b21a      	sxth	r2, r3
 800081c:	8c3b      	ldrh	r3, [r7, #32]
 800081e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000822:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000826:	f7ff ff8b 	bl	8000740 <drawFastHLine>
}
 800082a:	e00c      	b.n	8000846 <drawLine+0xbc>
        writeLine(x0, y0, x1, y1, color);
 800082c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000830:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000834:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000838:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800083c:	8c3b      	ldrh	r3, [r7, #32]
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	4623      	mov	r3, r4
 8000842:	f7ff feb6 	bl	80005b2 <writeLine>
}
 8000846:	bf00      	nop
 8000848:	3714      	adds	r7, #20
 800084a:	46bd      	mov	sp, r7
 800084c:	bd90      	pop	{r4, r7, pc}

0800084e <drawCircle>:

void drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 800084e:	b590      	push	{r4, r7, lr}
 8000850:	b087      	sub	sp, #28
 8000852:	af00      	add	r7, sp, #0
 8000854:	4604      	mov	r4, r0
 8000856:	4608      	mov	r0, r1
 8000858:	4611      	mov	r1, r2
 800085a:	461a      	mov	r2, r3
 800085c:	4623      	mov	r3, r4
 800085e:	80fb      	strh	r3, [r7, #6]
 8000860:	4603      	mov	r3, r0
 8000862:	80bb      	strh	r3, [r7, #4]
 8000864:	460b      	mov	r3, r1
 8000866:	807b      	strh	r3, [r7, #2]
 8000868:	4613      	mov	r3, r2
 800086a:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 800086c:	887b      	ldrh	r3, [r7, #2]
 800086e:	f1c3 0301 	rsb	r3, r3, #1
 8000872:	b29b      	uxth	r3, r3
 8000874:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8000876:	2301      	movs	r3, #1
 8000878:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 800087a:	887b      	ldrh	r3, [r7, #2]
 800087c:	461a      	mov	r2, r3
 800087e:	03d2      	lsls	r2, r2, #15
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	b29b      	uxth	r3, r3
 8000886:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 800088c:	887b      	ldrh	r3, [r7, #2]
 800088e:	81fb      	strh	r3, [r7, #14]

    writePixel(x0  , y0+r, color);
 8000890:	88ba      	ldrh	r2, [r7, #4]
 8000892:	887b      	ldrh	r3, [r7, #2]
 8000894:	4413      	add	r3, r2
 8000896:	b29b      	uxth	r3, r3
 8000898:	b219      	sxth	r1, r3
 800089a:	883a      	ldrh	r2, [r7, #0]
 800089c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fe71 	bl	8000588 <writePixel>
    writePixel(x0  , y0-r, color);
 80008a6:	88ba      	ldrh	r2, [r7, #4]
 80008a8:	887b      	ldrh	r3, [r7, #2]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	b29b      	uxth	r3, r3
 80008ae:	b219      	sxth	r1, r3
 80008b0:	883a      	ldrh	r2, [r7, #0]
 80008b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff fe66 	bl	8000588 <writePixel>
    writePixel(x0+r, y0  , color);
 80008bc:	88fa      	ldrh	r2, [r7, #6]
 80008be:	887b      	ldrh	r3, [r7, #2]
 80008c0:	4413      	add	r3, r2
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	b21b      	sxth	r3, r3
 80008c6:	883a      	ldrh	r2, [r7, #0]
 80008c8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff fe5b 	bl	8000588 <writePixel>
    writePixel(x0-r, y0  , color);
 80008d2:	88fa      	ldrh	r2, [r7, #6]
 80008d4:	887b      	ldrh	r3, [r7, #2]
 80008d6:	1ad3      	subs	r3, r2, r3
 80008d8:	b29b      	uxth	r3, r3
 80008da:	b21b      	sxth	r3, r3
 80008dc:	883a      	ldrh	r2, [r7, #0]
 80008de:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff fe50 	bl	8000588 <writePixel>

    while (x<y) {
 80008e8:	e091      	b.n	8000a0e <drawCircle+0x1c0>
        if (f >= 0) {
 80008ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db0e      	blt.n	8000910 <drawCircle+0xc2>
            y--;
 80008f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	3b01      	subs	r3, #1
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80008fe:	8a7b      	ldrh	r3, [r7, #18]
 8000900:	3302      	adds	r3, #2
 8000902:	b29b      	uxth	r3, r3
 8000904:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8000906:	8afa      	ldrh	r2, [r7, #22]
 8000908:	8a7b      	ldrh	r3, [r7, #18]
 800090a:	4413      	add	r3, r2
 800090c:	b29b      	uxth	r3, r3
 800090e:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8000910:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000914:	b29b      	uxth	r3, r3
 8000916:	3301      	adds	r3, #1
 8000918:	b29b      	uxth	r3, r3
 800091a:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 800091c:	8abb      	ldrh	r3, [r7, #20]
 800091e:	3302      	adds	r3, #2
 8000920:	b29b      	uxth	r3, r3
 8000922:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8000924:	8afa      	ldrh	r2, [r7, #22]
 8000926:	8abb      	ldrh	r3, [r7, #20]
 8000928:	4413      	add	r3, r2
 800092a:	b29b      	uxth	r3, r3
 800092c:	82fb      	strh	r3, [r7, #22]

        writePixel(x0 + x, y0 + y, color);
 800092e:	88fa      	ldrh	r2, [r7, #6]
 8000930:	8a3b      	ldrh	r3, [r7, #16]
 8000932:	4413      	add	r3, r2
 8000934:	b29b      	uxth	r3, r3
 8000936:	b218      	sxth	r0, r3
 8000938:	88ba      	ldrh	r2, [r7, #4]
 800093a:	89fb      	ldrh	r3, [r7, #14]
 800093c:	4413      	add	r3, r2
 800093e:	b29b      	uxth	r3, r3
 8000940:	b21b      	sxth	r3, r3
 8000942:	883a      	ldrh	r2, [r7, #0]
 8000944:	4619      	mov	r1, r3
 8000946:	f7ff fe1f 	bl	8000588 <writePixel>
        writePixel(x0 - x, y0 + y, color);
 800094a:	88fa      	ldrh	r2, [r7, #6]
 800094c:	8a3b      	ldrh	r3, [r7, #16]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	b29b      	uxth	r3, r3
 8000952:	b218      	sxth	r0, r3
 8000954:	88ba      	ldrh	r2, [r7, #4]
 8000956:	89fb      	ldrh	r3, [r7, #14]
 8000958:	4413      	add	r3, r2
 800095a:	b29b      	uxth	r3, r3
 800095c:	b21b      	sxth	r3, r3
 800095e:	883a      	ldrh	r2, [r7, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	f7ff fe11 	bl	8000588 <writePixel>
        writePixel(x0 + x, y0 - y, color);
 8000966:	88fa      	ldrh	r2, [r7, #6]
 8000968:	8a3b      	ldrh	r3, [r7, #16]
 800096a:	4413      	add	r3, r2
 800096c:	b29b      	uxth	r3, r3
 800096e:	b218      	sxth	r0, r3
 8000970:	88ba      	ldrh	r2, [r7, #4]
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	b29b      	uxth	r3, r3
 8000978:	b21b      	sxth	r3, r3
 800097a:	883a      	ldrh	r2, [r7, #0]
 800097c:	4619      	mov	r1, r3
 800097e:	f7ff fe03 	bl	8000588 <writePixel>
        writePixel(x0 - x, y0 - y, color);
 8000982:	88fa      	ldrh	r2, [r7, #6]
 8000984:	8a3b      	ldrh	r3, [r7, #16]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	b29b      	uxth	r3, r3
 800098a:	b218      	sxth	r0, r3
 800098c:	88ba      	ldrh	r2, [r7, #4]
 800098e:	89fb      	ldrh	r3, [r7, #14]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	b29b      	uxth	r3, r3
 8000994:	b21b      	sxth	r3, r3
 8000996:	883a      	ldrh	r2, [r7, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	f7ff fdf5 	bl	8000588 <writePixel>
        writePixel(x0 + y, y0 + x, color);
 800099e:	88fa      	ldrh	r2, [r7, #6]
 80009a0:	89fb      	ldrh	r3, [r7, #14]
 80009a2:	4413      	add	r3, r2
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	b218      	sxth	r0, r3
 80009a8:	88ba      	ldrh	r2, [r7, #4]
 80009aa:	8a3b      	ldrh	r3, [r7, #16]
 80009ac:	4413      	add	r3, r2
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	883a      	ldrh	r2, [r7, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f7ff fde7 	bl	8000588 <writePixel>
        writePixel(x0 - y, y0 + x, color);
 80009ba:	88fa      	ldrh	r2, [r7, #6]
 80009bc:	89fb      	ldrh	r3, [r7, #14]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	b218      	sxth	r0, r3
 80009c4:	88ba      	ldrh	r2, [r7, #4]
 80009c6:	8a3b      	ldrh	r3, [r7, #16]
 80009c8:	4413      	add	r3, r2
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	b21b      	sxth	r3, r3
 80009ce:	883a      	ldrh	r2, [r7, #0]
 80009d0:	4619      	mov	r1, r3
 80009d2:	f7ff fdd9 	bl	8000588 <writePixel>
        writePixel(x0 + y, y0 - x, color);
 80009d6:	88fa      	ldrh	r2, [r7, #6]
 80009d8:	89fb      	ldrh	r3, [r7, #14]
 80009da:	4413      	add	r3, r2
 80009dc:	b29b      	uxth	r3, r3
 80009de:	b218      	sxth	r0, r3
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	8a3b      	ldrh	r3, [r7, #16]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	b21b      	sxth	r3, r3
 80009ea:	883a      	ldrh	r2, [r7, #0]
 80009ec:	4619      	mov	r1, r3
 80009ee:	f7ff fdcb 	bl	8000588 <writePixel>
        writePixel(x0 - y, y0 - x, color);
 80009f2:	88fa      	ldrh	r2, [r7, #6]
 80009f4:	89fb      	ldrh	r3, [r7, #14]
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	b29b      	uxth	r3, r3
 80009fa:	b218      	sxth	r0, r3
 80009fc:	88ba      	ldrh	r2, [r7, #4]
 80009fe:	8a3b      	ldrh	r3, [r7, #16]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	b21b      	sxth	r3, r3
 8000a06:	883a      	ldrh	r2, [r7, #0]
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f7ff fdbd 	bl	8000588 <writePixel>
    while (x<y) {
 8000a0e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000a12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a16:	429a      	cmp	r2, r3
 8000a18:	f6ff af67 	blt.w	80008ea <drawCircle+0x9c>
    }
}
 8000a1c:	bf00      	nop
 8000a1e:	bf00      	nop
 8000a20:	371c      	adds	r7, #28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd90      	pop	{r4, r7, pc}

08000a26 <drawCircleHelper>:

void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8000a26:	b590      	push	{r4, r7, lr}
 8000a28:	b087      	sub	sp, #28
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	4604      	mov	r4, r0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	4611      	mov	r1, r2
 8000a32:	461a      	mov	r2, r3
 8000a34:	4623      	mov	r3, r4
 8000a36:	80fb      	strh	r3, [r7, #6]
 8000a38:	4603      	mov	r3, r0
 8000a3a:	80bb      	strh	r3, [r7, #4]
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	807b      	strh	r3, [r7, #2]
 8000a40:	4613      	mov	r3, r2
 8000a42:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 8000a44:	887b      	ldrh	r3, [r7, #2]
 8000a46:	f1c3 0301 	rsb	r3, r3, #1
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000a52:	887b      	ldrh	r3, [r7, #2]
 8000a54:	461a      	mov	r2, r3
 8000a56:	03d2      	lsls	r2, r2, #15
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 8000a64:	887b      	ldrh	r3, [r7, #2]
 8000a66:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 8000a68:	e0a5      	b.n	8000bb6 <drawCircleHelper+0x190>
        if (f >= 0) {
 8000a6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	db0e      	blt.n	8000a90 <drawCircleHelper+0x6a>
            y--;
 8000a72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8000a7e:	8a7b      	ldrh	r3, [r7, #18]
 8000a80:	3302      	adds	r3, #2
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8000a86:	8afa      	ldrh	r2, [r7, #22]
 8000a88:	8a7b      	ldrh	r3, [r7, #18]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8000a90:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	3301      	adds	r3, #1
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8000a9c:	8abb      	ldrh	r3, [r7, #20]
 8000a9e:	3302      	adds	r3, #2
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 8000aa4:	8afa      	ldrh	r2, [r7, #22]
 8000aa6:	8abb      	ldrh	r3, [r7, #20]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8000aae:	787b      	ldrb	r3, [r7, #1]
 8000ab0:	f003 0304 	and.w	r3, r3, #4
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d01b      	beq.n	8000af0 <drawCircleHelper+0xca>
            writePixel(x0 + x, y0 + y, color);
 8000ab8:	88fa      	ldrh	r2, [r7, #6]
 8000aba:	8a3b      	ldrh	r3, [r7, #16]
 8000abc:	4413      	add	r3, r2
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	b218      	sxth	r0, r3
 8000ac2:	88ba      	ldrh	r2, [r7, #4]
 8000ac4:	89fb      	ldrh	r3, [r7, #14]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	b29b      	uxth	r3, r3
 8000aca:	b21b      	sxth	r3, r3
 8000acc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000ace:	4619      	mov	r1, r3
 8000ad0:	f7ff fd5a 	bl	8000588 <writePixel>
            writePixel(x0 + y, y0 + x, color);
 8000ad4:	88fa      	ldrh	r2, [r7, #6]
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	4413      	add	r3, r2
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b218      	sxth	r0, r3
 8000ade:	88ba      	ldrh	r2, [r7, #4]
 8000ae0:	8a3b      	ldrh	r3, [r7, #16]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000aea:	4619      	mov	r1, r3
 8000aec:	f7ff fd4c 	bl	8000588 <writePixel>
        }
        if (cornername & 0x2) {
 8000af0:	787b      	ldrb	r3, [r7, #1]
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d01b      	beq.n	8000b32 <drawCircleHelper+0x10c>
            writePixel(x0 + x, y0 - y, color);
 8000afa:	88fa      	ldrh	r2, [r7, #6]
 8000afc:	8a3b      	ldrh	r3, [r7, #16]
 8000afe:	4413      	add	r3, r2
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	b218      	sxth	r0, r3
 8000b04:	88ba      	ldrh	r2, [r7, #4]
 8000b06:	89fb      	ldrh	r3, [r7, #14]
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b10:	4619      	mov	r1, r3
 8000b12:	f7ff fd39 	bl	8000588 <writePixel>
            writePixel(x0 + y, y0 - x, color);
 8000b16:	88fa      	ldrh	r2, [r7, #6]
 8000b18:	89fb      	ldrh	r3, [r7, #14]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	b218      	sxth	r0, r3
 8000b20:	88ba      	ldrh	r2, [r7, #4]
 8000b22:	8a3b      	ldrh	r3, [r7, #16]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	b21b      	sxth	r3, r3
 8000b2a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f7ff fd2b 	bl	8000588 <writePixel>
        }
        if (cornername & 0x8) {
 8000b32:	787b      	ldrb	r3, [r7, #1]
 8000b34:	f003 0308 	and.w	r3, r3, #8
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d01b      	beq.n	8000b74 <drawCircleHelper+0x14e>
            writePixel(x0 - y, y0 + x, color);
 8000b3c:	88fa      	ldrh	r2, [r7, #6]
 8000b3e:	89fb      	ldrh	r3, [r7, #14]
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	b218      	sxth	r0, r3
 8000b46:	88ba      	ldrh	r2, [r7, #4]
 8000b48:	8a3b      	ldrh	r3, [r7, #16]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	b21b      	sxth	r3, r3
 8000b50:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b52:	4619      	mov	r1, r3
 8000b54:	f7ff fd18 	bl	8000588 <writePixel>
            writePixel(x0 - x, y0 + y, color);
 8000b58:	88fa      	ldrh	r2, [r7, #6]
 8000b5a:	8a3b      	ldrh	r3, [r7, #16]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	b218      	sxth	r0, r3
 8000b62:	88ba      	ldrh	r2, [r7, #4]
 8000b64:	89fb      	ldrh	r3, [r7, #14]
 8000b66:	4413      	add	r3, r2
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f7ff fd0a 	bl	8000588 <writePixel>
        }
        if (cornername & 0x1) {
 8000b74:	787b      	ldrb	r3, [r7, #1]
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d01b      	beq.n	8000bb6 <drawCircleHelper+0x190>
            writePixel(x0 - y, y0 - x, color);
 8000b7e:	88fa      	ldrh	r2, [r7, #6]
 8000b80:	89fb      	ldrh	r3, [r7, #14]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	b218      	sxth	r0, r3
 8000b88:	88ba      	ldrh	r2, [r7, #4]
 8000b8a:	8a3b      	ldrh	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	b21b      	sxth	r3, r3
 8000b92:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b94:	4619      	mov	r1, r3
 8000b96:	f7ff fcf7 	bl	8000588 <writePixel>
            writePixel(x0 - x, y0 - y, color);
 8000b9a:	88fa      	ldrh	r2, [r7, #6]
 8000b9c:	8a3b      	ldrh	r3, [r7, #16]
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	b218      	sxth	r0, r3
 8000ba4:	88ba      	ldrh	r2, [r7, #4]
 8000ba6:	89fb      	ldrh	r3, [r7, #14]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f7ff fce9 	bl	8000588 <writePixel>
    while (x<y) {
 8000bb6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000bba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	f6ff af53 	blt.w	8000a6a <drawCircleHelper+0x44>
        }
    }
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	371c      	adds	r7, #28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd90      	pop	{r4, r7, pc}

08000bce <fillCircleHelper>:

void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color)
{
 8000bce:	b590      	push	{r4, r7, lr}
 8000bd0:	b087      	sub	sp, #28
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4604      	mov	r4, r0
 8000bd6:	4608      	mov	r0, r1
 8000bd8:	4611      	mov	r1, r2
 8000bda:	461a      	mov	r2, r3
 8000bdc:	4623      	mov	r3, r4
 8000bde:	80fb      	strh	r3, [r7, #6]
 8000be0:	4603      	mov	r3, r0
 8000be2:	80bb      	strh	r3, [r7, #4]
 8000be4:	460b      	mov	r3, r1
 8000be6:	807b      	strh	r3, [r7, #2]
 8000be8:	4613      	mov	r3, r2
 8000bea:	707b      	strb	r3, [r7, #1]

    int16_t f     = 1 - r;
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	f1c3 0301 	rsb	r3, r3, #1
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8000bfa:	887b      	ldrh	r3, [r7, #2]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	03d2      	lsls	r2, r2, #15
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 8000c0c:	887b      	ldrh	r3, [r7, #2]
 8000c0e:	81fb      	strh	r3, [r7, #14]
    int16_t px    = x;
 8000c10:	8a3b      	ldrh	r3, [r7, #16]
 8000c12:	81bb      	strh	r3, [r7, #12]
    int16_t py    = y;
 8000c14:	89fb      	ldrh	r3, [r7, #14]
 8000c16:	817b      	strh	r3, [r7, #10]

    delta++; // Avoid some +1's in the loop
 8000c18:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	3301      	adds	r3, #1
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	853b      	strh	r3, [r7, #40]	@ 0x28

    while(x < y) {
 8000c24:	e095      	b.n	8000d52 <fillCircleHelper+0x184>
        if (f >= 0) {
 8000c26:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	db0e      	blt.n	8000c4c <fillCircleHelper+0x7e>
            y--;
 8000c2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	3b01      	subs	r3, #1
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8000c3a:	8a7b      	ldrh	r3, [r7, #18]
 8000c3c:	3302      	adds	r3, #2
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8000c42:	8afa      	ldrh	r2, [r7, #22]
 8000c44:	8a7b      	ldrh	r3, [r7, #18]
 8000c46:	4413      	add	r3, r2
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8000c4c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	3301      	adds	r3, #1
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8000c58:	8abb      	ldrh	r3, [r7, #20]
 8000c5a:	3302      	adds	r3, #2
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 8000c60:	8afa      	ldrh	r2, [r7, #22]
 8000c62:	8abb      	ldrh	r3, [r7, #20]
 8000c64:	4413      	add	r3, r2
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	82fb      	strh	r3, [r7, #22]
        // These checks avoid double-drawing certain lines, important
        // for the SSD1306 library which has an INVERT drawing mode.
        if(x < (y + 1)) {
 8000c6a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000c6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	db31      	blt.n	8000cda <fillCircleHelper+0x10c>
            if(corners & 1) drawFastVLine(x0+x, y0-y, 2*y+delta, color);
 8000c76:	787b      	ldrb	r3, [r7, #1]
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d013      	beq.n	8000ca8 <fillCircleHelper+0xda>
 8000c80:	88fa      	ldrh	r2, [r7, #6]
 8000c82:	8a3b      	ldrh	r3, [r7, #16]
 8000c84:	4413      	add	r3, r2
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	b218      	sxth	r0, r3
 8000c8a:	88ba      	ldrh	r2, [r7, #4]
 8000c8c:	89fb      	ldrh	r3, [r7, #14]
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	b219      	sxth	r1, r3
 8000c94:	89fb      	ldrh	r3, [r7, #14]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000c9c:	4413      	add	r3, r2
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	b21a      	sxth	r2, r3
 8000ca2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000ca4:	f7ff fd27 	bl	80006f6 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-x, y0-y, 2*y+delta, color);
 8000ca8:	787b      	ldrb	r3, [r7, #1]
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d013      	beq.n	8000cda <fillCircleHelper+0x10c>
 8000cb2:	88fa      	ldrh	r2, [r7, #6]
 8000cb4:	8a3b      	ldrh	r3, [r7, #16]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	b218      	sxth	r0, r3
 8000cbc:	88ba      	ldrh	r2, [r7, #4]
 8000cbe:	89fb      	ldrh	r3, [r7, #14]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	b219      	sxth	r1, r3
 8000cc6:	89fb      	ldrh	r3, [r7, #14]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000cce:	4413      	add	r3, r2
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	b21a      	sxth	r2, r3
 8000cd4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000cd6:	f7ff fd0e 	bl	80006f6 <drawFastVLine>
        }
        if(y != py) {
 8000cda:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000cde:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d033      	beq.n	8000d4e <fillCircleHelper+0x180>
            if(corners & 1) drawFastVLine(x0+py, y0-px, 2*px+delta, color);
 8000ce6:	787b      	ldrb	r3, [r7, #1]
 8000ce8:	f003 0301 	and.w	r3, r3, #1
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d013      	beq.n	8000d18 <fillCircleHelper+0x14a>
 8000cf0:	88fa      	ldrh	r2, [r7, #6]
 8000cf2:	897b      	ldrh	r3, [r7, #10]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	b218      	sxth	r0, r3
 8000cfa:	88ba      	ldrh	r2, [r7, #4]
 8000cfc:	89bb      	ldrh	r3, [r7, #12]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	b219      	sxth	r1, r3
 8000d04:	89bb      	ldrh	r3, [r7, #12]
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	b29a      	uxth	r2, r3
 8000d0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d0c:	4413      	add	r3, r2
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	b21a      	sxth	r2, r3
 8000d12:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000d14:	f7ff fcef 	bl	80006f6 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-py, y0-px, 2*px+delta, color);
 8000d18:	787b      	ldrb	r3, [r7, #1]
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d013      	beq.n	8000d4a <fillCircleHelper+0x17c>
 8000d22:	88fa      	ldrh	r2, [r7, #6]
 8000d24:	897b      	ldrh	r3, [r7, #10]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	b218      	sxth	r0, r3
 8000d2c:	88ba      	ldrh	r2, [r7, #4]
 8000d2e:	89bb      	ldrh	r3, [r7, #12]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	b219      	sxth	r1, r3
 8000d36:	89bb      	ldrh	r3, [r7, #12]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d3e:	4413      	add	r3, r2
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	b21a      	sxth	r2, r3
 8000d44:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000d46:	f7ff fcd6 	bl	80006f6 <drawFastVLine>
            py = y;
 8000d4a:	89fb      	ldrh	r3, [r7, #14]
 8000d4c:	817b      	strh	r3, [r7, #10]
        }
        px = x;
 8000d4e:	8a3b      	ldrh	r3, [r7, #16]
 8000d50:	81bb      	strh	r3, [r7, #12]
    while(x < y) {
 8000d52:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000d56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	f6ff af63 	blt.w	8000c26 <fillCircleHelper+0x58>
    }
}
 8000d60:	bf00      	nop
 8000d62:	bf00      	nop
 8000d64:	371c      	adds	r7, #28
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd90      	pop	{r4, r7, pc}

08000d6a <fillCircle>:

void fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8000d6a:	b590      	push	{r4, r7, lr}
 8000d6c:	b085      	sub	sp, #20
 8000d6e:	af02      	add	r7, sp, #8
 8000d70:	4604      	mov	r4, r0
 8000d72:	4608      	mov	r0, r1
 8000d74:	4611      	mov	r1, r2
 8000d76:	461a      	mov	r2, r3
 8000d78:	4623      	mov	r3, r4
 8000d7a:	80fb      	strh	r3, [r7, #6]
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	80bb      	strh	r3, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	807b      	strh	r3, [r7, #2]
 8000d84:	4613      	mov	r3, r2
 8000d86:	803b      	strh	r3, [r7, #0]
    drawFastVLine(x0, y0-r, 2*r+1, color);
 8000d88:	88ba      	ldrh	r2, [r7, #4]
 8000d8a:	887b      	ldrh	r3, [r7, #2]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	b219      	sxth	r1, r3
 8000d92:	887b      	ldrh	r3, [r7, #2]
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3301      	adds	r3, #1
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	b21a      	sxth	r2, r3
 8000d9e:	883b      	ldrh	r3, [r7, #0]
 8000da0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000da4:	f7ff fca7 	bl	80006f6 <drawFastVLine>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8000da8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000dac:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000db0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000db4:	883b      	ldrh	r3, [r7, #0]
 8000db6:	9301      	str	r3, [sp, #4]
 8000db8:	2300      	movs	r3, #0
 8000dba:	9300      	str	r3, [sp, #0]
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	f7ff ff06 	bl	8000bce <fillCircleHelper>
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd90      	pop	{r4, r7, pc}

08000dca <drawRect>:



void drawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000dca:	b590      	push	{r4, r7, lr}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4604      	mov	r4, r0
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	4611      	mov	r1, r2
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4623      	mov	r3, r4
 8000dda:	80fb      	strh	r3, [r7, #6]
 8000ddc:	4603      	mov	r3, r0
 8000dde:	80bb      	strh	r3, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	807b      	strh	r3, [r7, #2]
 8000de4:	4613      	mov	r3, r2
 8000de6:	803b      	strh	r3, [r7, #0]
    drawFastHLine(x, y, w, color);
 8000de8:	8b3b      	ldrh	r3, [r7, #24]
 8000dea:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000dee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000df2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000df6:	f7ff fca3 	bl	8000740 <drawFastHLine>
    drawFastHLine(x, y+h-1, w, color);
 8000dfa:	88ba      	ldrh	r2, [r7, #4]
 8000dfc:	883b      	ldrh	r3, [r7, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	3b01      	subs	r3, #1
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	b219      	sxth	r1, r3
 8000e08:	8b3b      	ldrh	r3, [r7, #24]
 8000e0a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000e0e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000e12:	f7ff fc95 	bl	8000740 <drawFastHLine>
    drawFastVLine(x, y, h, color);
 8000e16:	8b3b      	ldrh	r3, [r7, #24]
 8000e18:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e1c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e20:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000e24:	f7ff fc67 	bl	80006f6 <drawFastVLine>
    drawFastVLine(x+w-1, y, h, color);
 8000e28:	88fa      	ldrh	r2, [r7, #6]
 8000e2a:	887b      	ldrh	r3, [r7, #2]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	3b01      	subs	r3, #1
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b218      	sxth	r0, r3
 8000e36:	8b3b      	ldrh	r3, [r7, #24]
 8000e38:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e3c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e40:	f7ff fc59 	bl	80006f6 <drawFastVLine>
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd90      	pop	{r4, r7, pc}

08000e4c <drawRoundRect>:

void drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af02      	add	r7, sp, #8
 8000e52:	4604      	mov	r4, r0
 8000e54:	4608      	mov	r0, r1
 8000e56:	4611      	mov	r1, r2
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4623      	mov	r3, r4
 8000e5c:	80fb      	strh	r3, [r7, #6]
 8000e5e:	4603      	mov	r3, r0
 8000e60:	80bb      	strh	r3, [r7, #4]
 8000e62:	460b      	mov	r3, r1
 8000e64:	807b      	strh	r3, [r7, #2]
 8000e66:	4613      	mov	r3, r2
 8000e68:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8000e6a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e72:	4293      	cmp	r3, r2
 8000e74:	bfa8      	it	ge
 8000e76:	4613      	movge	r3, r2
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	0fda      	lsrs	r2, r3, #31
 8000e7c:	4413      	add	r3, r2
 8000e7e:	105b      	asrs	r3, r3, #1
 8000e80:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8000e82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000e86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	dd01      	ble.n	8000e92 <drawRoundRect+0x46>
 8000e8e:	89fb      	ldrh	r3, [r7, #14]
 8000e90:	843b      	strh	r3, [r7, #32]
    // smarter version
    drawFastHLine(x+r  , y    , w-2*r, color); // Top
 8000e92:	88fa      	ldrh	r2, [r7, #6]
 8000e94:	8c3b      	ldrh	r3, [r7, #32]
 8000e96:	4413      	add	r3, r2
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	b218      	sxth	r0, r3
 8000e9c:	887a      	ldrh	r2, [r7, #2]
 8000e9e:	8c3b      	ldrh	r3, [r7, #32]
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b21a      	sxth	r2, r3
 8000eaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000eac:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000eb0:	f7ff fc46 	bl	8000740 <drawFastHLine>
    drawFastHLine(x+r  , y+h-1, w-2*r, color); // Bottom
 8000eb4:	88fa      	ldrh	r2, [r7, #6]
 8000eb6:	8c3b      	ldrh	r3, [r7, #32]
 8000eb8:	4413      	add	r3, r2
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	b218      	sxth	r0, r3
 8000ebe:	88ba      	ldrh	r2, [r7, #4]
 8000ec0:	883b      	ldrh	r3, [r7, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	b219      	sxth	r1, r3
 8000ecc:	887a      	ldrh	r2, [r7, #2]
 8000ece:	8c3b      	ldrh	r3, [r7, #32]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	b21a      	sxth	r2, r3
 8000eda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000edc:	f7ff fc30 	bl	8000740 <drawFastHLine>
    drawFastVLine(x    , y+r  , h-2*r, color); // Left
 8000ee0:	88ba      	ldrh	r2, [r7, #4]
 8000ee2:	8c3b      	ldrh	r3, [r7, #32]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	b219      	sxth	r1, r3
 8000eea:	883a      	ldrh	r2, [r7, #0]
 8000eec:	8c3b      	ldrh	r3, [r7, #32]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	b21a      	sxth	r2, r3
 8000ef8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000efa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000efe:	f7ff fbfa 	bl	80006f6 <drawFastVLine>
    drawFastVLine(x+w-1, y+r  , h-2*r, color); // Right
 8000f02:	88fa      	ldrh	r2, [r7, #6]
 8000f04:	887b      	ldrh	r3, [r7, #2]
 8000f06:	4413      	add	r3, r2
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	b218      	sxth	r0, r3
 8000f10:	88ba      	ldrh	r2, [r7, #4]
 8000f12:	8c3b      	ldrh	r3, [r7, #32]
 8000f14:	4413      	add	r3, r2
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	b219      	sxth	r1, r3
 8000f1a:	883a      	ldrh	r2, [r7, #0]
 8000f1c:	8c3b      	ldrh	r3, [r7, #32]
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	b21a      	sxth	r2, r3
 8000f28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f2a:	f7ff fbe4 	bl	80006f6 <drawFastVLine>
    // draw four corners
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 8000f2e:	88fa      	ldrh	r2, [r7, #6]
 8000f30:	8c3b      	ldrh	r3, [r7, #32]
 8000f32:	4413      	add	r3, r2
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	b218      	sxth	r0, r3
 8000f38:	88ba      	ldrh	r2, [r7, #4]
 8000f3a:	8c3b      	ldrh	r3, [r7, #32]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b219      	sxth	r1, r3
 8000f42:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000f46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	f7ff fd6b 	bl	8000a26 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8000f50:	88fa      	ldrh	r2, [r7, #6]
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	4413      	add	r3, r2
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	8c3b      	ldrh	r3, [r7, #32]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	b218      	sxth	r0, r3
 8000f64:	88ba      	ldrh	r2, [r7, #4]
 8000f66:	8c3b      	ldrh	r3, [r7, #32]
 8000f68:	4413      	add	r3, r2
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b219      	sxth	r1, r3
 8000f6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000f72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2302      	movs	r3, #2
 8000f78:	f7ff fd55 	bl	8000a26 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8000f7c:	88fa      	ldrh	r2, [r7, #6]
 8000f7e:	887b      	ldrh	r3, [r7, #2]
 8000f80:	4413      	add	r3, r2
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	8c3b      	ldrh	r3, [r7, #32]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	b218      	sxth	r0, r3
 8000f90:	88ba      	ldrh	r2, [r7, #4]
 8000f92:	883b      	ldrh	r3, [r7, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	8c3b      	ldrh	r3, [r7, #32]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	b219      	sxth	r1, r3
 8000fa4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000fa8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2304      	movs	r3, #4
 8000fae:	f7ff fd3a 	bl	8000a26 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 8000fb2:	88fa      	ldrh	r2, [r7, #6]
 8000fb4:	8c3b      	ldrh	r3, [r7, #32]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b218      	sxth	r0, r3
 8000fbc:	88ba      	ldrh	r2, [r7, #4]
 8000fbe:	883b      	ldrh	r3, [r7, #0]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	b29a      	uxth	r2, r3
 8000fc4:	8c3b      	ldrh	r3, [r7, #32]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	b219      	sxth	r1, r3
 8000fd0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000fd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2308      	movs	r3, #8
 8000fda:	f7ff fd24 	bl	8000a26 <drawCircleHelper>
}
 8000fde:	bf00      	nop
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd90      	pop	{r4, r7, pc}

08000fe6 <fillRoundRect>:


void fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8000fe6:	b590      	push	{r4, r7, lr}
 8000fe8:	b087      	sub	sp, #28
 8000fea:	af02      	add	r7, sp, #8
 8000fec:	4604      	mov	r4, r0
 8000fee:	4608      	mov	r0, r1
 8000ff0:	4611      	mov	r1, r2
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	4623      	mov	r3, r4
 8000ff6:	80fb      	strh	r3, [r7, #6]
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	80bb      	strh	r3, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]
 8001000:	4613      	mov	r3, r2
 8001002:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8001004:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001008:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800100c:	4293      	cmp	r3, r2
 800100e:	bfa8      	it	ge
 8001010:	4613      	movge	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	0fda      	lsrs	r2, r3, #31
 8001016:	4413      	add	r3, r2
 8001018:	105b      	asrs	r3, r3, #1
 800101a:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 800101c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001024:	429a      	cmp	r2, r3
 8001026:	dd01      	ble.n	800102c <fillRoundRect+0x46>
 8001028:	89fb      	ldrh	r3, [r7, #14]
 800102a:	843b      	strh	r3, [r7, #32]
    // smarter version
    fillRect(x+r, y, w-2*r, h, color);
 800102c:	88fa      	ldrh	r2, [r7, #6]
 800102e:	8c3b      	ldrh	r3, [r7, #32]
 8001030:	4413      	add	r3, r2
 8001032:	b29b      	uxth	r3, r3
 8001034:	b218      	sxth	r0, r3
 8001036:	887a      	ldrh	r2, [r7, #2]
 8001038:	8c3b      	ldrh	r3, [r7, #32]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	b29b      	uxth	r3, r3
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	b29b      	uxth	r3, r3
 8001042:	b21a      	sxth	r2, r3
 8001044:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001048:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800104c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	4623      	mov	r3, r4
 8001052:	f7ff fa75 	bl	8000540 <fillRect>
    // draw four corners
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8001056:	88fa      	ldrh	r2, [r7, #6]
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	4413      	add	r3, r2
 800105c:	b29a      	uxth	r2, r3
 800105e:	8c3b      	ldrh	r3, [r7, #32]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	b29b      	uxth	r3, r3
 8001064:	3b01      	subs	r3, #1
 8001066:	b29b      	uxth	r3, r3
 8001068:	b218      	sxth	r0, r3
 800106a:	88ba      	ldrh	r2, [r7, #4]
 800106c:	8c3b      	ldrh	r3, [r7, #32]
 800106e:	4413      	add	r3, r2
 8001070:	b29b      	uxth	r3, r3
 8001072:	b219      	sxth	r1, r3
 8001074:	883a      	ldrh	r2, [r7, #0]
 8001076:	8c3b      	ldrh	r3, [r7, #32]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	b29b      	uxth	r3, r3
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	b29b      	uxth	r3, r3
 8001080:	3b01      	subs	r3, #1
 8001082:	b29b      	uxth	r3, r3
 8001084:	b21b      	sxth	r3, r3
 8001086:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 800108a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800108c:	9201      	str	r2, [sp, #4]
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	4622      	mov	r2, r4
 8001094:	f7ff fd9b 	bl	8000bce <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8001098:	88fa      	ldrh	r2, [r7, #6]
 800109a:	8c3b      	ldrh	r3, [r7, #32]
 800109c:	4413      	add	r3, r2
 800109e:	b29b      	uxth	r3, r3
 80010a0:	b218      	sxth	r0, r3
 80010a2:	88ba      	ldrh	r2, [r7, #4]
 80010a4:	8c3b      	ldrh	r3, [r7, #32]
 80010a6:	4413      	add	r3, r2
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	b219      	sxth	r1, r3
 80010ac:	883a      	ldrh	r2, [r7, #0]
 80010ae:	8c3b      	ldrh	r3, [r7, #32]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	3b01      	subs	r3, #1
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	b21b      	sxth	r3, r3
 80010be:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 80010c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80010c4:	9201      	str	r2, [sp, #4]
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2302      	movs	r3, #2
 80010ca:	4622      	mov	r2, r4
 80010cc:	f7ff fd7f 	bl	8000bce <fillCircleHelper>
}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd90      	pop	{r4, r7, pc}

080010d8 <drawTriangle>:


void drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b085      	sub	sp, #20
 80010dc:	af02      	add	r7, sp, #8
 80010de:	4604      	mov	r4, r0
 80010e0:	4608      	mov	r0, r1
 80010e2:	4611      	mov	r1, r2
 80010e4:	461a      	mov	r2, r3
 80010e6:	4623      	mov	r3, r4
 80010e8:	80fb      	strh	r3, [r7, #6]
 80010ea:	4603      	mov	r3, r0
 80010ec:	80bb      	strh	r3, [r7, #4]
 80010ee:	460b      	mov	r3, r1
 80010f0:	807b      	strh	r3, [r7, #2]
 80010f2:	4613      	mov	r3, r2
 80010f4:	803b      	strh	r3, [r7, #0]
    drawLine(x0, y0, x1, y1, color);
 80010f6:	f9b7 4000 	ldrsh.w	r4, [r7]
 80010fa:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80010fe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001102:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001106:	8c3b      	ldrh	r3, [r7, #32]
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	4623      	mov	r3, r4
 800110c:	f7ff fb3d 	bl	800078a <drawLine>
    drawLine(x1, y1, x2, y2, color);
 8001110:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 8001114:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001118:	f9b7 1000 	ldrsh.w	r1, [r7]
 800111c:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001120:	8c3b      	ldrh	r3, [r7, #32]
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	4623      	mov	r3, r4
 8001126:	f7ff fb30 	bl	800078a <drawLine>
    drawLine(x2, y2, x0, y0, color);
 800112a:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800112e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001132:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8001136:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800113a:	8c3b      	ldrh	r3, [r7, #32]
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	4623      	mov	r3, r4
 8001140:	f7ff fb23 	bl	800078a <drawLine>
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	bd90      	pop	{r4, r7, pc}

0800114c <fillTriangle>:


void fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b08f      	sub	sp, #60	@ 0x3c
 8001150:	af00      	add	r7, sp, #0
 8001152:	4604      	mov	r4, r0
 8001154:	4608      	mov	r0, r1
 8001156:	4611      	mov	r1, r2
 8001158:	461a      	mov	r2, r3
 800115a:	4623      	mov	r3, r4
 800115c:	80fb      	strh	r3, [r7, #6]
 800115e:	4603      	mov	r3, r0
 8001160:	80bb      	strh	r3, [r7, #4]
 8001162:	460b      	mov	r3, r1
 8001164:	807b      	strh	r3, [r7, #2]
 8001166:	4613      	mov	r3, r2
 8001168:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 800116a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800116e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001172:	429a      	cmp	r2, r3
 8001174:	dd0b      	ble.n	800118e <fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800117a:	883b      	ldrh	r3, [r7, #0]
 800117c:	80bb      	strh	r3, [r7, #4]
 800117e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001180:	803b      	strh	r3, [r7, #0]
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001186:	887b      	ldrh	r3, [r7, #2]
 8001188:	80fb      	strh	r3, [r7, #6]
 800118a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800118c:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 800118e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001192:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001196:	429a      	cmp	r2, r3
 8001198:	dd0f      	ble.n	80011ba <fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 800119a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800119e:	847b      	strh	r3, [r7, #34]	@ 0x22
 80011a0:	883b      	ldrh	r3, [r7, #0]
 80011a2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80011a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80011a8:	803b      	strh	r3, [r7, #0]
 80011aa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80011ae:	843b      	strh	r3, [r7, #32]
 80011b0:	887b      	ldrh	r3, [r7, #2]
 80011b2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80011b6:	8c3b      	ldrh	r3, [r7, #32]
 80011b8:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 80011ba:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011be:	f9b7 3000 	ldrsh.w	r3, [r7]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	dd0b      	ble.n	80011de <fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 80011c6:	88bb      	ldrh	r3, [r7, #4]
 80011c8:	83fb      	strh	r3, [r7, #30]
 80011ca:	883b      	ldrh	r3, [r7, #0]
 80011cc:	80bb      	strh	r3, [r7, #4]
 80011ce:	8bfb      	ldrh	r3, [r7, #30]
 80011d0:	803b      	strh	r3, [r7, #0]
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	83bb      	strh	r3, [r7, #28]
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	80fb      	strh	r3, [r7, #6]
 80011da:	8bbb      	ldrh	r3, [r7, #28]
 80011dc:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 80011de:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80011e2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d137      	bne.n	800125a <fillTriangle+0x10e>
        a = b = x0;
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80011ee:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        if(x1 < a)      a = x1;
 80011f2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80011f6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80011fa:	429a      	cmp	r2, r3
 80011fc:	da02      	bge.n	8001204 <fillTriangle+0xb8>
 80011fe:	887b      	ldrh	r3, [r7, #2]
 8001200:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001202:	e007      	b.n	8001214 <fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 8001204:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001208:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 800120c:	429a      	cmp	r2, r3
 800120e:	dd01      	ble.n	8001214 <fillTriangle+0xc8>
 8001210:	887b      	ldrh	r3, [r7, #2]
 8001212:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if(x2 < a)      a = x2;
 8001214:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	@ 0x48
 8001218:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800121c:	429a      	cmp	r2, r3
 800121e:	da03      	bge.n	8001228 <fillTriangle+0xdc>
 8001220:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001224:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001226:	e008      	b.n	800123a <fillTriangle+0xee>
        else if(x2 > b) b = x2;
 8001228:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	@ 0x48
 800122c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8001230:	429a      	cmp	r2, r3
 8001232:	dd02      	ble.n	800123a <fillTriangle+0xee>
 8001234:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001238:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y0, b-a+1, color);
 800123a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800123c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	b29b      	uxth	r3, r3
 8001242:	3301      	adds	r3, #1
 8001244:	b29b      	uxth	r3, r3
 8001246:	b21a      	sxth	r2, r3
 8001248:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800124c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001250:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001254:	f7ff fa74 	bl	8000740 <drawFastHLine>
        return;
 8001258:	e0d4      	b.n	8001404 <fillTriangle+0x2b8>
    }

    int16_t
    dx01 = x1 - x0,
 800125a:	887a      	ldrh	r2, [r7, #2]
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	b29b      	uxth	r3, r3
 8001262:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 8001264:	883a      	ldrh	r2, [r7, #0]
 8001266:	88bb      	ldrh	r3, [r7, #4]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	b29b      	uxth	r3, r3
 800126c:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 800126e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 800127a:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800127e:	88bb      	ldrh	r3, [r7, #4]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	b29b      	uxth	r3, r3
 8001284:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 8001286:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800128a:	887b      	ldrh	r3, [r7, #2]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 8001292:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001296:	883b      	ldrh	r3, [r7, #0]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	b29b      	uxth	r3, r3
 800129c:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 800129e:	2300      	movs	r3, #0
 80012a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sb   = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 80012a6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80012aa:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d102      	bne.n	80012b8 <fillTriangle+0x16c>
 80012b2:	883b      	ldrh	r3, [r7, #0]
 80012b4:	863b      	strh	r3, [r7, #48]	@ 0x30
 80012b6:	e003      	b.n	80012c0 <fillTriangle+0x174>
    else         last = y1-1; // Skip it
 80012b8:	883b      	ldrh	r3, [r7, #0]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	b29b      	uxth	r3, r3
 80012be:	863b      	strh	r3, [r7, #48]	@ 0x30

    for(y=y0; y<=last; y++) {
 80012c0:	88bb      	ldrh	r3, [r7, #4]
 80012c2:	867b      	strh	r3, [r7, #50]	@ 0x32
 80012c4:	e03e      	b.n	8001344 <fillTriangle+0x1f8>
        a   = x0 + sa / dy01;
 80012c6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012cc:	fb92 f3f3 	sdiv	r3, r2, r3
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	4413      	add	r3, r2
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        b   = x0 + sb / dy02;
 80012da:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	4413      	add	r3, r2
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	86bb      	strh	r3, [r7, #52]	@ 0x34
        sa += dx01;
 80012ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012f4:	4413      	add	r3, r2
 80012f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sb += dx02;
 80012f8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012fe:	4413      	add	r3, r2
 8001300:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8001302:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 8001306:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 800130a:	429a      	cmp	r2, r3
 800130c:	dd05      	ble.n	800131a <fillTriangle+0x1ce>
 800130e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001310:	81bb      	strh	r3, [r7, #12]
 8001312:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001314:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001316:	89bb      	ldrh	r3, [r7, #12]
 8001318:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y, b-a+1, color);
 800131a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800131c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	b29b      	uxth	r3, r3
 8001322:	3301      	adds	r3, #1
 8001324:	b29b      	uxth	r3, r3
 8001326:	b21a      	sxth	r2, r3
 8001328:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800132c:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 8001330:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 8001334:	f7ff fa04 	bl	8000740 <drawFastHLine>
    for(y=y0; y<=last; y++) {
 8001338:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 800133c:	b29b      	uxth	r3, r3
 800133e:	3301      	adds	r3, #1
 8001340:	b29b      	uxth	r3, r3
 8001342:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001344:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 8001348:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800134c:	429a      	cmp	r2, r3
 800134e:	ddba      	ble.n	80012c6 <fillTriangle+0x17a>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 8001350:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001354:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 8001358:	f9b7 2000 	ldrsh.w	r2, [r7]
 800135c:	1a8a      	subs	r2, r1, r2
 800135e:	fb02 f303 	mul.w	r3, r2, r3
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sb = (int32_t)dx02 * (y - y0);
 8001364:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001368:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 800136c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001370:	1a8a      	subs	r2, r1, r2
 8001372:	fb02 f303 	mul.w	r3, r2, r3
 8001376:	62bb      	str	r3, [r7, #40]	@ 0x28
    for(; y<=y2; y++) {
 8001378:	e03e      	b.n	80013f8 <fillTriangle+0x2ac>
        a   = x1 + sa / dy12;
 800137a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800137e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001380:	fb92 f3f3 	sdiv	r3, r2, r3
 8001384:	b29a      	uxth	r2, r3
 8001386:	887b      	ldrh	r3, [r7, #2]
 8001388:	4413      	add	r3, r2
 800138a:	b29b      	uxth	r3, r3
 800138c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        b   = x0 + sb / dy02;
 800138e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001394:	fb92 f3f3 	sdiv	r3, r2, r3
 8001398:	b29a      	uxth	r2, r3
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	4413      	add	r3, r2
 800139e:	b29b      	uxth	r3, r3
 80013a0:	86bb      	strh	r3, [r7, #52]	@ 0x34
        sa += dx12;
 80013a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80013a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013a8:	4413      	add	r3, r2
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sb += dx02;
 80013ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013b2:	4413      	add	r3, r2
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 80013b6:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 80013ba:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80013be:	429a      	cmp	r2, r3
 80013c0:	dd05      	ble.n	80013ce <fillTriangle+0x282>
 80013c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013c4:	81fb      	strh	r3, [r7, #14]
 80013c6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80013c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013ca:	89fb      	ldrh	r3, [r7, #14]
 80013cc:	86bb      	strh	r3, [r7, #52]	@ 0x34
        drawFastHLine(a, y, b-a+1, color);
 80013ce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80013d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	3301      	adds	r3, #1
 80013d8:	b29b      	uxth	r3, r3
 80013da:	b21a      	sxth	r2, r3
 80013dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80013e0:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	@ 0x32
 80013e4:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 80013e8:	f7ff f9aa 	bl	8000740 <drawFastHLine>
    for(; y<=y2; y++) {
 80013ec:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	3301      	adds	r3, #1
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	867b      	strh	r3, [r7, #50]	@ 0x32
 80013f8:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 80013fc:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001400:	429a      	cmp	r2, r3
 8001402:	ddba      	ble.n	800137a <fillTriangle+0x22e>
    }
}
 8001404:	373c      	adds	r7, #60	@ 0x3c
 8001406:	46bd      	mov	sp, r7
 8001408:	bd90      	pop	{r4, r7, pc}
	...

0800140c <fillScreen>:

void fillScreen(uint16_t color) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af02      	add	r7, sp, #8
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8001416:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <fillScreen+0x2c>)
 8001418:	f9b3 2000 	ldrsh.w	r2, [r3]
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <fillScreen+0x30>)
 800141e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	460b      	mov	r3, r1
 8001428:	2100      	movs	r1, #0
 800142a:	2000      	movs	r0, #0
 800142c:	f7ff f888 	bl	8000540 <fillRect>
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200000a8 	.word	0x200000a8
 800143c:	200000aa 	.word	0x200000aa

08001440 <testLines>:



void testLines(uint16_t color)
{
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b08b      	sub	sp, #44	@ 0x2c
 8001444:	af02      	add	r7, sp, #8
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 800144a:	4b7c      	ldr	r3, [pc, #496]	@ (800163c <testLines+0x1fc>)
 800144c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001450:	617b      	str	r3, [r7, #20]
                  h = _height;
 8001452:	4b7b      	ldr	r3, [pc, #492]	@ (8001640 <testLines+0x200>)
 8001454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001458:	613b      	str	r3, [r7, #16]

    fillScreen(BLACK);
 800145a:	2000      	movs	r0, #0
 800145c:	f7ff ffd6 	bl	800140c <fillScreen>

    x1 = y1 = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	3b01      	subs	r3, #1
 800146c:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	e00f      	b.n	8001494 <testLines+0x54>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	b218      	sxth	r0, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	b219      	sxth	r1, r3
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	b21a      	sxth	r2, r3
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	b21c      	sxth	r4, r3
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	4623      	mov	r3, r4
 800148a:	f7ff f97e 	bl	800078a <drawLine>
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3306      	adds	r3, #6
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbeb      	blt.n	8001474 <testLines+0x34>
    x2    = w - 1;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	3b01      	subs	r3, #1
 80014a0:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
 80014a6:	e00f      	b.n	80014c8 <testLines+0x88>
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	b218      	sxth	r0, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	b219      	sxth	r1, r3
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	b21a      	sxth	r2, r3
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	b21c      	sxth	r4, r3
 80014b8:	88fb      	ldrh	r3, [r7, #6]
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	4623      	mov	r3, r4
 80014be:	f7ff f964 	bl	800078a <drawLine>
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	3306      	adds	r3, #6
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dbeb      	blt.n	80014a8 <testLines+0x68>

    fillScreen(BLACK);
 80014d0:	2000      	movs	r0, #0
 80014d2:	f7ff ff9b 	bl	800140c <fillScreen>

    x1    = w - 1;
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	3b01      	subs	r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
 80014ea:	e00f      	b.n	800150c <testLines+0xcc>
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	b218      	sxth	r0, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	b219      	sxth	r1, r3
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	b21a      	sxth	r2, r3
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	b21c      	sxth	r4, r3
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	4623      	mov	r3, r4
 8001502:	f7ff f942 	bl	800078a <drawLine>
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3306      	adds	r3, #6
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	69fa      	ldr	r2, [r7, #28]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	429a      	cmp	r2, r3
 8001512:	dbeb      	blt.n	80014ec <testLines+0xac>
    x2    = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8001518:	2300      	movs	r3, #0
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	e00f      	b.n	800153e <testLines+0xfe>
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	b218      	sxth	r0, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	b219      	sxth	r1, r3
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	b21a      	sxth	r2, r3
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	b21c      	sxth	r4, r3
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	4623      	mov	r3, r4
 8001534:	f7ff f929 	bl	800078a <drawLine>
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	3306      	adds	r3, #6
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	429a      	cmp	r2, r3
 8001544:	dbeb      	blt.n	800151e <testLines+0xde>

    fillScreen(BLACK);
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff ff60 	bl	800140c <fillScreen>

    x1    = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	3b01      	subs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
 800155e:	e00f      	b.n	8001580 <testLines+0x140>
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	b218      	sxth	r0, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	b219      	sxth	r1, r3
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	b21a      	sxth	r2, r3
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	b21c      	sxth	r4, r3
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	4623      	mov	r3, r4
 8001576:	f7ff f908 	bl	800078a <drawLine>
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3306      	adds	r3, #6
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fa      	ldr	r2, [r7, #28]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbeb      	blt.n	8001560 <testLines+0x120>
    x2    = w - 1;
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3b01      	subs	r3, #1
 800158c:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 800158e:	2300      	movs	r3, #0
 8001590:	61bb      	str	r3, [r7, #24]
 8001592:	e00f      	b.n	80015b4 <testLines+0x174>
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	b218      	sxth	r0, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	b219      	sxth	r1, r3
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	b21a      	sxth	r2, r3
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	b21c      	sxth	r4, r3
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	4623      	mov	r3, r4
 80015aa:	f7ff f8ee 	bl	800078a <drawLine>
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	3306      	adds	r3, #6
 80015b2:	61bb      	str	r3, [r7, #24]
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	dbeb      	blt.n	8001594 <testLines+0x154>

    fillScreen(BLACK);
 80015bc:	2000      	movs	r0, #0
 80015be:	f7ff ff25 	bl	800140c <fillScreen>

    x1    = w - 1;
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3b01      	subs	r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	3b01      	subs	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	e00f      	b.n	80015f8 <testLines+0x1b8>
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	b218      	sxth	r0, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	b219      	sxth	r1, r3
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	b21a      	sxth	r2, r3
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	b21c      	sxth	r4, r3
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	4623      	mov	r3, r4
 80015ee:	f7ff f8cc 	bl	800078a <drawLine>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3306      	adds	r3, #6
 80015f6:	61fb      	str	r3, [r7, #28]
 80015f8:	69fa      	ldr	r2, [r7, #28]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dbeb      	blt.n	80015d8 <testLines+0x198>
    x2    = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8001604:	2300      	movs	r3, #0
 8001606:	61bb      	str	r3, [r7, #24]
 8001608:	e00f      	b.n	800162a <testLines+0x1ea>
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	b218      	sxth	r0, r3
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	b219      	sxth	r1, r3
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	b21a      	sxth	r2, r3
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	b21c      	sxth	r4, r3
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	9300      	str	r3, [sp, #0]
 800161e:	4623      	mov	r3, r4
 8001620:	f7ff f8b3 	bl	800078a <drawLine>
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	3306      	adds	r3, #6
 8001628:	61bb      	str	r3, [r7, #24]
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	429a      	cmp	r2, r3
 8001630:	dbeb      	blt.n	800160a <testLines+0x1ca>

}
 8001632:	bf00      	nop
 8001634:	bf00      	nop
 8001636:	3724      	adds	r7, #36	@ 0x24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd90      	pop	{r4, r7, pc}
 800163c:	200000a8 	.word	0x200000a8
 8001640:	200000aa 	.word	0x200000aa

08001644 <testFastLines>:

void testFastLines(uint16_t color1, uint16_t color2)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	460a      	mov	r2, r1
 800164e:	80fb      	strh	r3, [r7, #6]
 8001650:	4613      	mov	r3, r2
 8001652:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 8001654:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <testFastLines+0x78>)
 8001656:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <testFastLines+0x7c>)
 800165e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001662:	60bb      	str	r3, [r7, #8]

    fillScreen(BLACK);
 8001664:	2000      	movs	r0, #0
 8001666:	f7ff fed1 	bl	800140c <fillScreen>
    for (y = 0; y < h; y += 5) drawFastHLine(0, y, w, color1);
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	e00a      	b.n	8001686 <testFastLines+0x42>
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	b219      	sxth	r1, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	b21a      	sxth	r2, r3
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff f860 	bl	8000740 <drawFastHLine>
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	3305      	adds	r3, #5
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	429a      	cmp	r2, r3
 800168c:	dbf0      	blt.n	8001670 <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) drawFastVLine(x, 0, h, color2);
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	e00a      	b.n	80016aa <testFastLines+0x66>
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	b218      	sxth	r0, r3
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	b21a      	sxth	r2, r3
 800169c:	88bb      	ldrh	r3, [r7, #4]
 800169e:	2100      	movs	r1, #0
 80016a0:	f7ff f829 	bl	80006f6 <drawFastVLine>
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3305      	adds	r3, #5
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dbf0      	blt.n	8001694 <testFastLines+0x50>
}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200000a8 	.word	0x200000a8
 80016c0:	200000aa 	.word	0x200000aa

080016c4 <testRects>:

void testRects(uint16_t color)
{
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b08b      	sub	sp, #44	@ 0x2c
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	4603      	mov	r3, r0
 80016cc:	80fb      	strh	r3, [r7, #6]
    int           n, i, i2,
                  cx = _width  / 2,
 80016ce:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <testRects+0x9c>)
 80016d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d4:	0fda      	lsrs	r2, r3, #31
 80016d6:	4413      	add	r3, r2
 80016d8:	105b      	asrs	r3, r3, #1
 80016da:	b21b      	sxth	r3, r3
 80016dc:	61bb      	str	r3, [r7, #24]
                  cy = _height / 2;
 80016de:	4b21      	ldr	r3, [pc, #132]	@ (8001764 <testRects+0xa0>)
 80016e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e4:	0fda      	lsrs	r2, r3, #31
 80016e6:	4413      	add	r3, r2
 80016e8:	105b      	asrs	r3, r3, #1
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	617b      	str	r3, [r7, #20]

    fillScreen(BLACK);
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fe8c 	bl	800140c <fillScreen>
    n     = min(_width, _height);
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <testRects+0xa0>)
 80016f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016fa:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <testRects+0x9c>)
 80016fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001700:	4293      	cmp	r3, r2
 8001702:	bfa8      	it	ge
 8001704:	4613      	movge	r3, r2
 8001706:	b21b      	sxth	r3, r3
 8001708:	613b      	str	r3, [r7, #16]
    for (i = 2; i < n; i += 6) {
 800170a:	2302      	movs	r3, #2
 800170c:	61fb      	str	r3, [r7, #28]
 800170e:	e01e      	b.n	800174e <testRects+0x8a>
        i2 = i / 2;
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	0fda      	lsrs	r2, r3, #31
 8001714:	4413      	add	r3, r2
 8001716:	105b      	asrs	r3, r3, #1
 8001718:	60fb      	str	r3, [r7, #12]
        drawRect(cx - i2, cy - i2, i, i, color);
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	b29a      	uxth	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	b29b      	uxth	r3, r3
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	b29b      	uxth	r3, r3
 8001726:	b218      	sxth	r0, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	b29a      	uxth	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	b29b      	uxth	r3, r3
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	b29b      	uxth	r3, r3
 8001734:	b219      	sxth	r1, r3
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	b21a      	sxth	r2, r3
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	b21c      	sxth	r4, r3
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	4623      	mov	r3, r4
 8001744:	f7ff fb41 	bl	8000dca <drawRect>
    for (i = 2; i < n; i += 6) {
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	3306      	adds	r3, #6
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	69fa      	ldr	r2, [r7, #28]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	429a      	cmp	r2, r3
 8001754:	dbdc      	blt.n	8001710 <testRects+0x4c>
    }

}
 8001756:	bf00      	nop
 8001758:	bf00      	nop
 800175a:	3724      	adds	r7, #36	@ 0x24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd90      	pop	{r4, r7, pc}
 8001760:	200000a8 	.word	0x200000a8
 8001764:	200000aa 	.word	0x200000aa

08001768 <testFilledRects>:

void testFilledRects(uint16_t color1, uint16_t color2)
{
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b08b      	sub	sp, #44	@ 0x2c
 800176c:	af02      	add	r7, sp, #8
 800176e:	4603      	mov	r3, r0
 8001770:	460a      	mov	r2, r1
 8001772:	80fb      	strh	r3, [r7, #6]
 8001774:	4613      	mov	r3, r2
 8001776:	80bb      	strh	r3, [r7, #4]
    int           n, i, i2,
                  cx = _width  / 2 - 1,
 8001778:	4b30      	ldr	r3, [pc, #192]	@ (800183c <testFilledRects+0xd4>)
 800177a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800177e:	0fda      	lsrs	r2, r3, #31
 8001780:	4413      	add	r3, r2
 8001782:	105b      	asrs	r3, r3, #1
 8001784:	b21b      	sxth	r3, r3
 8001786:	3b01      	subs	r3, #1
 8001788:	61bb      	str	r3, [r7, #24]
                  cy = _height / 2 - 1;
 800178a:	4b2d      	ldr	r3, [pc, #180]	@ (8001840 <testFilledRects+0xd8>)
 800178c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001790:	0fda      	lsrs	r2, r3, #31
 8001792:	4413      	add	r3, r2
 8001794:	105b      	asrs	r3, r3, #1
 8001796:	b21b      	sxth	r3, r3
 8001798:	3b01      	subs	r3, #1
 800179a:	617b      	str	r3, [r7, #20]

    fillScreen(BLACK);
 800179c:	2000      	movs	r0, #0
 800179e:	f7ff fe35 	bl	800140c <fillScreen>
    n = min(_width, _height);
 80017a2:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <testFilledRects+0xd8>)
 80017a4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80017a8:	4b24      	ldr	r3, [pc, #144]	@ (800183c <testFilledRects+0xd4>)
 80017aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ae:	4293      	cmp	r3, r2
 80017b0:	bfa8      	it	ge
 80017b2:	4613      	movge	r3, r2
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	613b      	str	r3, [r7, #16]
    for (i = n; i > 0; i -= 6) {
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	61fb      	str	r3, [r7, #28]
 80017bc:	e035      	b.n	800182a <testFilledRects+0xc2>
        i2    = i / 2;
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	0fda      	lsrs	r2, r3, #31
 80017c2:	4413      	add	r3, r2
 80017c4:	105b      	asrs	r3, r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]

        fillRect(cx - i2, cy - i2, i, i, color1);
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	b218      	sxth	r0, r3
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	b29a      	uxth	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	b219      	sxth	r1, r3
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	b21c      	sxth	r4, r3
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	4623      	mov	r3, r4
 80017f2:	f7fe fea5 	bl	8000540 <fillRect>

        drawRect(cx - i2, cy - i2, i, i, color2);
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	b29b      	uxth	r3, r3
 8001802:	b218      	sxth	r0, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	b29a      	uxth	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	b29b      	uxth	r3, r3
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	b29b      	uxth	r3, r3
 8001810:	b219      	sxth	r1, r3
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	b21a      	sxth	r2, r3
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	b21c      	sxth	r4, r3
 800181a:	88bb      	ldrh	r3, [r7, #4]
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	4623      	mov	r3, r4
 8001820:	f7ff fad3 	bl	8000dca <drawRect>
    for (i = n; i > 0; i -= 6) {
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	3b06      	subs	r3, #6
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	2b00      	cmp	r3, #0
 800182e:	dcc6      	bgt.n	80017be <testFilledRects+0x56>
    }
}
 8001830:	bf00      	nop
 8001832:	bf00      	nop
 8001834:	3724      	adds	r7, #36	@ 0x24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd90      	pop	{r4, r7, pc}
 800183a:	bf00      	nop
 800183c:	200000a8 	.word	0x200000a8
 8001840:	200000aa 	.word	0x200000aa

08001844 <testFilledCircles>:

void testFilledCircles(uint8_t radius, uint16_t color)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	460a      	mov	r2, r1
 800184e:	71fb      	strb	r3, [r7, #7]
 8001850:	4613      	mov	r3, r2
 8001852:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 8001854:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <testFilledCircles+0x74>)
 8001856:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <testFilledCircles+0x78>)
 800185e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	60fb      	str	r3, [r7, #12]

    fillScreen(BLACK);
 800186a:	2000      	movs	r0, #0
 800186c:	f7ff fdce 	bl	800140c <fillScreen>
    for (x = radius; x < w; x += r2) {
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	61fb      	str	r3, [r7, #28]
 8001874:	e017      	b.n	80018a6 <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	61bb      	str	r3, [r7, #24]
 800187a:	e00c      	b.n	8001896 <testFilledCircles+0x52>
            fillCircle(x, y, radius, color);
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	b218      	sxth	r0, r3
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	b219      	sxth	r1, r3
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	b21a      	sxth	r2, r3
 8001888:	88bb      	ldrh	r3, [r7, #4]
 800188a:	f7ff fa6e 	bl	8000d6a <fillCircle>
        for (y = radius; y < h; y += r2) {
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4413      	add	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	429a      	cmp	r2, r3
 800189c:	dbee      	blt.n	800187c <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	61fb      	str	r3, [r7, #28]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	dbe3      	blt.n	8001876 <testFilledCircles+0x32>
        }
    }

}
 80018ae:	bf00      	nop
 80018b0:	bf00      	nop
 80018b2:	3720      	adds	r7, #32
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200000a8 	.word	0x200000a8
 80018bc:	200000aa 	.word	0x200000aa

080018c0 <testCircles>:

void testCircles(uint8_t radius, uint16_t color)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	460a      	mov	r2, r1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	4613      	mov	r3, r2
 80018ce:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 80018d6:	4b19      	ldr	r3, [pc, #100]	@ (800193c <testCircles+0x7c>)
 80018d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018dc:	461a      	mov	r2, r3
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4413      	add	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 80018e4:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <testCircles+0x80>)
 80018e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ea:	461a      	mov	r2, r3
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	4413      	add	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]

    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	e017      	b.n	8001928 <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 80018f8:	2300      	movs	r3, #0
 80018fa:	61bb      	str	r3, [r7, #24]
 80018fc:	e00c      	b.n	8001918 <testCircles+0x58>
            drawCircle(x, y, radius, color);
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	b218      	sxth	r0, r3
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	b219      	sxth	r1, r3
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	b21a      	sxth	r2, r3
 800190a:	88bb      	ldrh	r3, [r7, #4]
 800190c:	f7fe ff9f 	bl	800084e <drawCircle>
        for (y = 0; y < h; y += r2) {
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	4413      	add	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	429a      	cmp	r2, r3
 800191e:	dbee      	blt.n	80018fe <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 8001920:	69fa      	ldr	r2, [r7, #28]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	4413      	add	r3, r2
 8001926:	61fb      	str	r3, [r7, #28]
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	dbe3      	blt.n	80018f8 <testCircles+0x38>
        }
    }

}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200000a8 	.word	0x200000a8
 8001940:	200000aa 	.word	0x200000aa

08001944 <testTriangles>:

void testTriangles()
{
 8001944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001946:	b089      	sub	sp, #36	@ 0x24
 8001948:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 800194a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a04 <testTriangles+0xc0>)
 800194c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001950:	0fda      	lsrs	r2, r3, #31
 8001952:	4413      	add	r3, r2
 8001954:	105b      	asrs	r3, r3, #1
 8001956:	b21b      	sxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 800195c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a08 <testTriangles+0xc4>)
 800195e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001962:	0fda      	lsrs	r2, r3, #31
 8001964:	4413      	add	r3, r2
 8001966:	105b      	asrs	r3, r3, #1
 8001968:	b21b      	sxth	r3, r3
 800196a:	3b01      	subs	r3, #1
 800196c:	607b      	str	r3, [r7, #4]

    fillScreen(BLACK);
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff fd4c 	bl	800140c <fillScreen>
    n     = min(cx, cy);
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	4293      	cmp	r3, r2
 800197a:	bfa8      	it	ge
 800197c:	4613      	movge	r3, r2
 800197e:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	e035      	b.n	80019f2 <testTriangles+0xae>
        drawTriangle(
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	b29a      	uxth	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	b29b      	uxth	r3, r3
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	b29b      	uxth	r3, r3
        drawTriangle(
 8001996:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	b29a      	uxth	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	b29b      	uxth	r3, r3
        drawTriangle(
 80019a4:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	4413      	add	r3, r2
 80019b0:	b29b      	uxth	r3, r3
        drawTriangle(
 80019b2:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	4413      	add	r3, r2
 80019be:	b29b      	uxth	r3, r3
        drawTriangle(
 80019c0:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	b291      	uxth	r1, r2
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	b292      	uxth	r2, r2
 80019ca:	440a      	add	r2, r1
 80019cc:	b292      	uxth	r2, r2
        drawTriangle(
 80019ce:	b212      	sxth	r2, r2
            color565(0, 0, i));
 80019d0:	68f9      	ldr	r1, [r7, #12]
 80019d2:	10c9      	asrs	r1, r1, #3
 80019d4:	b289      	uxth	r1, r1
        drawTriangle(
 80019d6:	f001 011f 	and.w	r1, r1, #31
 80019da:	b289      	uxth	r1, r1
 80019dc:	9102      	str	r1, [sp, #8]
 80019de:	9201      	str	r2, [sp, #4]
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	4633      	mov	r3, r6
 80019e4:	462a      	mov	r2, r5
 80019e6:	4621      	mov	r1, r4
 80019e8:	f7ff fb76 	bl	80010d8 <drawTriangle>
    for (i = 0; i < n; i += 5) {
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	3305      	adds	r3, #5
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	dbc5      	blt.n	8001986 <testTriangles+0x42>
    }

}
 80019fa:	bf00      	nop
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a04:	200000a8 	.word	0x200000a8
 8001a08:	200000aa 	.word	0x200000aa

08001a0c <testFilledTriangles>:

void testFilledTriangles() {
 8001a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a0e:	b089      	sub	sp, #36	@ 0x24
 8001a10:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 8001a12:	4b54      	ldr	r3, [pc, #336]	@ (8001b64 <testFilledTriangles+0x158>)
 8001a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a18:	0fda      	lsrs	r2, r3, #31
 8001a1a:	4413      	add	r3, r2
 8001a1c:	105b      	asrs	r3, r3, #1
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	3b01      	subs	r3, #1
 8001a22:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 8001a24:	4b50      	ldr	r3, [pc, #320]	@ (8001b68 <testFilledTriangles+0x15c>)
 8001a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2a:	0fda      	lsrs	r2, r3, #31
 8001a2c:	4413      	add	r3, r2
 8001a2e:	105b      	asrs	r3, r3, #1
 8001a30:	b21b      	sxth	r3, r3
 8001a32:	3b01      	subs	r3, #1
 8001a34:	607b      	str	r3, [r7, #4]

    fillScreen(BLACK);
 8001a36:	2000      	movs	r0, #0
 8001a38:	f7ff fce8 	bl	800140c <fillScreen>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	4293      	cmp	r3, r2
 8001a42:	bfa8      	it	ge
 8001a44:	4613      	movge	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	e083      	b.n	8001b52 <testFilledTriangles+0x146>
    	fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	b21c      	sxth	r4, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	b21d      	sxth	r5, r3
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	b21e      	sxth	r6, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	4413      	add	r3, r2
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	fa0f fc83 	sxth.w	ip, r3
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	4413      	add	r3, r2
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	b21b      	sxth	r3, r3
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	b291      	uxth	r1, r2
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	b292      	uxth	r2, r2
 8001a90:	440a      	add	r2, r1
 8001a92:	b292      	uxth	r2, r2
 8001a94:	b212      	sxth	r2, r2
    	                         color565(0, i, i));
 8001a96:	68f9      	ldr	r1, [r7, #12]
 8001a98:	b209      	sxth	r1, r1
 8001a9a:	00c9      	lsls	r1, r1, #3
 8001a9c:	b209      	sxth	r1, r1
 8001a9e:	f401 61fc 	and.w	r1, r1, #2016	@ 0x7e0
 8001aa2:	b208      	sxth	r0, r1
 8001aa4:	68f9      	ldr	r1, [r7, #12]
 8001aa6:	10c9      	asrs	r1, r1, #3
 8001aa8:	b209      	sxth	r1, r1
 8001aaa:	f001 011f 	and.w	r1, r1, #31
 8001aae:	b209      	sxth	r1, r1
 8001ab0:	4301      	orrs	r1, r0
 8001ab2:	b209      	sxth	r1, r1
    	fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 8001ab4:	b289      	uxth	r1, r1
 8001ab6:	9102      	str	r1, [sp, #8]
 8001ab8:	9201      	str	r2, [sp, #4]
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	4663      	mov	r3, ip
 8001abe:	4632      	mov	r2, r6
 8001ac0:	4629      	mov	r1, r5
 8001ac2:	4620      	mov	r0, r4
 8001ac4:	f7ff fb42 	bl	800114c <fillTriangle>
    	drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	b21c      	sxth	r4, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	b21d      	sxth	r5, r3
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	b21e      	sxth	r6, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	fa0f fc83 	sxth.w	ip, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	4413      	add	r3, r2
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	b21a      	sxth	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	b299      	uxth	r1, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	440b      	add	r3, r1
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	b219      	sxth	r1, r3
    	                         color565(i, i, 0));
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	b21b      	sxth	r3, r3
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b21b      	sxth	r3, r3
 8001b1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001b20:	f023 0307 	bic.w	r3, r3, #7
 8001b24:	b218      	sxth	r0, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	b21b      	sxth	r3, r3
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	b21b      	sxth	r3, r3
 8001b2e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	4303      	orrs	r3, r0
 8001b36:	b21b      	sxth	r3, r3
    	drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i,
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	9101      	str	r1, [sp, #4]
 8001b3e:	9200      	str	r2, [sp, #0]
 8001b40:	4663      	mov	r3, ip
 8001b42:	4632      	mov	r2, r6
 8001b44:	4629      	mov	r1, r5
 8001b46:	4620      	mov	r0, r4
 8001b48:	f7ff fac6 	bl	80010d8 <drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	3b05      	subs	r3, #5
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b0a      	cmp	r3, #10
 8001b56:	f73f af78 	bgt.w	8001a4a <testFilledTriangles+0x3e>
    }
}
 8001b5a:	bf00      	nop
 8001b5c:	bf00      	nop
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b64:	200000a8 	.word	0x200000a8
 8001b68:	200000aa 	.word	0x200000aa

08001b6c <testRoundRects>:

void testRoundRects() {
 8001b6c:	b5b0      	push	{r4, r5, r7, lr}
 8001b6e:	b08a      	sub	sp, #40	@ 0x28
 8001b70:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 8001b72:	4b33      	ldr	r3, [pc, #204]	@ (8001c40 <testRoundRects+0xd4>)
 8001b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b78:	0fda      	lsrs	r2, r3, #31
 8001b7a:	4413      	add	r3, r2
 8001b7c:	105b      	asrs	r3, r3, #1
 8001b7e:	b21b      	sxth	r3, r3
 8001b80:	3b01      	subs	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 8001b84:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <testRoundRects+0xd8>)
 8001b86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b8a:	0fda      	lsrs	r2, r3, #31
 8001b8c:	4413      	add	r3, r2
 8001b8e:	105b      	asrs	r3, r3, #1
 8001b90:	b21b      	sxth	r3, r3
 8001b92:	3b01      	subs	r3, #1
 8001b94:	613b      	str	r3, [r7, #16]

    fillScreen(BLACK);
 8001b96:	2000      	movs	r0, #0
 8001b98:	f7ff fc38 	bl	800140c <fillScreen>
    w     = min(_width, _height);
 8001b9c:	4b29      	ldr	r3, [pc, #164]	@ (8001c44 <testRoundRects+0xd8>)
 8001b9e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ba2:	4b27      	ldr	r3, [pc, #156]	@ (8001c40 <testRoundRects+0xd4>)
 8001ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	bfa8      	it	ge
 8001bac:	4613      	movge	r3, r2
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	60fb      	str	r3, [r7, #12]
    red = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 8001bb6:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bc0:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
 8001bc6:	e032      	b.n	8001c2e <testRoundRects+0xc2>
        i2 = i / 2;
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	0fda      	lsrs	r2, r3, #31
 8001bcc:	4413      	add	r3, r2
 8001bce:	105b      	asrs	r3, r3, #1
 8001bd0:	607b      	str	r3, [r7, #4]
        red += step;
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	b218      	sxth	r0, r3
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	b219      	sxth	r1, r3
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	b21c      	sxth	r4, r3
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	b21d      	sxth	r5, r3
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da00      	bge.n	8001c06 <testRoundRects+0x9a>
 8001c04:	3307      	adds	r3, #7
 8001c06:	10db      	asrs	r3, r3, #3
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c16:	f023 0307 	bic.w	r3, r3, #7
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	9301      	str	r3, [sp, #4]
 8001c1e:	9200      	str	r2, [sp, #0]
 8001c20:	462b      	mov	r3, r5
 8001c22:	4622      	mov	r2, r4
 8001c24:	f7ff f912 	bl	8000e4c <drawRoundRect>
    for (i = 0; i < w; i += 6) {
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	3306      	adds	r3, #6
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	dbc8      	blt.n	8001bc8 <testRoundRects+0x5c>
    }

}
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	3720      	adds	r7, #32
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c40:	200000a8 	.word	0x200000a8
 8001c44:	200000aa 	.word	0x200000aa

08001c48 <testFilledRoundRects>:

void testFilledRoundRects() {
 8001c48:	b5b0      	push	{r4, r5, r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 8001c4e:	4b36      	ldr	r3, [pc, #216]	@ (8001d28 <testFilledRoundRects+0xe0>)
 8001c50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c54:	0fda      	lsrs	r2, r3, #31
 8001c56:	4413      	add	r3, r2
 8001c58:	105b      	asrs	r3, r3, #1
 8001c5a:	b21b      	sxth	r3, r3
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 8001c60:	4b32      	ldr	r3, [pc, #200]	@ (8001d2c <testFilledRoundRects+0xe4>)
 8001c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c66:	0fda      	lsrs	r2, r3, #31
 8001c68:	4413      	add	r3, r2
 8001c6a:	105b      	asrs	r3, r3, #1
 8001c6c:	b21b      	sxth	r3, r3
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	60bb      	str	r3, [r7, #8]

    fillScreen(BLACK);
 8001c72:	2000      	movs	r0, #0
 8001c74:	f7ff fbca 	bl	800140c <fillScreen>
    green = 256;
 8001c78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c7c:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 8001c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d2c <testFilledRoundRects+0xe4>)
 8001c80:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c84:	4b28      	ldr	r3, [pc, #160]	@ (8001d28 <testFilledRoundRects+0xe0>)
 8001c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	bfa8      	it	ge
 8001c8e:	4613      	movge	r3, r2
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c98:	fb93 f3f2 	sdiv	r3, r3, r2
 8001c9c:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 8001c9e:	4b23      	ldr	r3, [pc, #140]	@ (8001d2c <testFilledRoundRects+0xe4>)
 8001ca0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ca4:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <testFilledRoundRects+0xe0>)
 8001ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001caa:	4293      	cmp	r3, r2
 8001cac:	bfa8      	it	ge
 8001cae:	4613      	movge	r3, r2
 8001cb0:	b21b      	sxth	r3, r3
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	e030      	b.n	8001d18 <testFilledRoundRects+0xd0>
        i2 = i / 2;
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	0fda      	lsrs	r2, r3, #31
 8001cba:	4413      	add	r3, r2
 8001cbc:	105b      	asrs	r3, r3, #1
 8001cbe:	603b      	str	r3, [r7, #0]
        green -= step;
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	613b      	str	r3, [r7, #16]
        fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	b218      	sxth	r0, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	b219      	sxth	r1, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	b21c      	sxth	r4, r3
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	b21d      	sxth	r5, r3
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	da00      	bge.n	8001cf4 <testFilledRoundRects+0xac>
 8001cf2:	3307      	adds	r3, #7
 8001cf4:	10db      	asrs	r3, r3, #3
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	b292      	uxth	r2, r2
 8001cfc:	00d2      	lsls	r2, r2, #3
 8001cfe:	b292      	uxth	r2, r2
 8001d00:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 8001d04:	b292      	uxth	r2, r2
 8001d06:	9201      	str	r2, [sp, #4]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	462b      	mov	r3, r5
 8001d0c:	4622      	mov	r2, r4
 8001d0e:	f7ff f96a 	bl	8000fe6 <fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	3b06      	subs	r3, #6
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	2b14      	cmp	r3, #20
 8001d1c:	dccb      	bgt.n	8001cb6 <testFilledRoundRects+0x6e>
    }

}
 8001d1e:	bf00      	nop
 8001d20:	bf00      	nop
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bdb0      	pop	{r4, r5, r7, pc}
 8001d28:	200000a8 	.word	0x200000a8
 8001d2c:	200000aa 	.word	0x200000aa

08001d30 <testFillScreen>:
void testFillScreen()
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
    fillScreen(BLACK);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff fb69 	bl	800140c <fillScreen>
    fillScreen(RED);
 8001d3a:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001d3e:	f7ff fb65 	bl	800140c <fillScreen>
    fillScreen(GREEN);
 8001d42:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8001d46:	f7ff fb61 	bl	800140c <fillScreen>
    fillScreen(BLUE);
 8001d4a:	201f      	movs	r0, #31
 8001d4c:	f7ff fb5e 	bl	800140c <fillScreen>
    fillScreen(BLACK);
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff fb5b 	bl	800140c <fillScreen>
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <testAll>:

void testAll (void)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	af00      	add	r7, sp, #0
	testFillScreen();
 8001d5e:	f7ff ffe7 	bl	8001d30 <testFillScreen>
	testLines(CYAN);
 8001d62:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001d66:	f7ff fb6b 	bl	8001440 <testLines>
	testFastLines(RED, BLUE);
 8001d6a:	211f      	movs	r1, #31
 8001d6c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001d70:	f7ff fc68 	bl	8001644 <testFastLines>
	testRects(GREEN);
 8001d74:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8001d78:	f7ff fca4 	bl	80016c4 <testRects>
	testFilledRects(YELLOW, MAGENTA);
 8001d7c:	f64f 011f 	movw	r1, #63519	@ 0xf81f
 8001d80:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8001d84:	f7ff fcf0 	bl	8001768 <testFilledRects>
	testFilledCircles(10, MAGENTA);
 8001d88:	f64f 011f 	movw	r1, #63519	@ 0xf81f
 8001d8c:	200a      	movs	r0, #10
 8001d8e:	f7ff fd59 	bl	8001844 <testFilledCircles>
	testCircles(10, WHITE);
 8001d92:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001d96:	200a      	movs	r0, #10
 8001d98:	f7ff fd92 	bl	80018c0 <testCircles>
	testTriangles();
 8001d9c:	f7ff fdd2 	bl	8001944 <testTriangles>
	testFilledTriangles();
 8001da0:	f7ff fe34 	bl	8001a0c <testFilledTriangles>
	testRoundRects();
 8001da4:	f7ff fee2 	bl	8001b6c <testRoundRects>
	testFilledRoundRects();
 8001da8:	f7ff ff4e 	bl	8001c48 <testFilledRoundRects>
}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_SPI_ErrorCallback>:
//	         spi_ready = 1;  // if you're using a flagc
//	         //HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
//	     }
// }

 void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
     if (hspi->Instance == ST7735_SPI_PORT.Instance) {
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b12      	ldr	r3, [pc, #72]	@ (8001e08 <HAL_SPI_ErrorCallback+0x58>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d11c      	bne.n	8001dfe <HAL_SPI_ErrorCallback+0x4e>
         // Clean up DMA state on error
         if (dma_buffer != NULL) {
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <HAL_SPI_ErrorCallback+0x5c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d00a      	beq.n	8001de2 <HAL_SPI_ErrorCallback+0x32>
             free(dma_buffer);
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <HAL_SPI_ErrorCallback+0x5c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f006 fdbf 	bl	8008954 <free>
             dma_buffer = NULL;
 8001dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_SPI_ErrorCallback+0x5c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
             dma_buffer_size = 0;
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_SPI_ErrorCallback+0x60>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
         }
         ST7735_Unselect();
 8001de2:	f000 f87d 	bl	8001ee0 <ST7735_Unselect>
         spi_ready = 1;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e14 <HAL_SPI_ErrorCallback+0x64>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]
         dma_active = 0;
 8001dec:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <HAL_SPI_ErrorCallback+0x68>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]

         // Optional: Reset SPI peripheral if needed
         HAL_SPI_DeInit(&ST7735_SPI_PORT);
 8001df2:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <HAL_SPI_ErrorCallback+0x58>)
 8001df4:	f003 feaf 	bl	8005b56 <HAL_SPI_DeInit>
         HAL_SPI_Init(&ST7735_SPI_PORT);
 8001df8:	4803      	ldr	r0, [pc, #12]	@ (8001e08 <HAL_SPI_ErrorCallback+0x58>)
 8001dfa:	f003 fe09 	bl	8005a10 <HAL_SPI_Init>
     }
 }
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000144 	.word	0x20000144
 8001e0c:	200000b4 	.word	0x200000b4
 8001e10:	200000b8 	.word	0x200000b8
 8001e14:	20000000 	.word	0x20000000
 8001e18:	200000b1 	.word	0x200000b1

08001e1c <HAL_SPI_TxCpltCallback>:

 void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
     if (hspi->Instance == ST7735_SPI_PORT.Instance) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <HAL_SPI_TxCpltCallback+0x4c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d116      	bne.n	8001e5e <HAL_SPI_TxCpltCallback+0x42>
         // Free the previous DMA buffer if it exists
         if (dma_buffer != NULL) {
 8001e30:	4b0e      	ldr	r3, [pc, #56]	@ (8001e6c <HAL_SPI_TxCpltCallback+0x50>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00a      	beq.n	8001e4e <HAL_SPI_TxCpltCallback+0x32>
             free(dma_buffer);
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <HAL_SPI_TxCpltCallback+0x50>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f006 fd89 	bl	8008954 <free>
             dma_buffer = NULL;
 8001e42:	4b0a      	ldr	r3, [pc, #40]	@ (8001e6c <HAL_SPI_TxCpltCallback+0x50>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
             dma_buffer_size = 0;
 8001e48:	4b09      	ldr	r3, [pc, #36]	@ (8001e70 <HAL_SPI_TxCpltCallback+0x54>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
         }

         ST7735_Unselect();
 8001e4e:	f000 f847 	bl	8001ee0 <ST7735_Unselect>
         spi_ready = 1;      // SPI is now ready
 8001e52:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <HAL_SPI_TxCpltCallback+0x58>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
         dma_active = 0;     // DMA is no longer active
 8001e58:	4b07      	ldr	r3, [pc, #28]	@ (8001e78 <HAL_SPI_TxCpltCallback+0x5c>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
     }
 }
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000144 	.word	0x20000144
 8001e6c:	200000b4 	.word	0x200000b4
 8001e70:	200000b8 	.word	0x200000b8
 8001e74:	20000000 	.word	0x20000000
 8001e78:	200000b1 	.word	0x200000b1

08001e7c <ST7735_WaitForDMA>:
//          dma_busy = 0;
//          // Optionally trigger next transfer here
//      }
//  }

 void ST7735_WaitForDMA(void) {
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
     uint32_t timeout = 1000;  // Reasonable timeout
 8001e82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e86:	607b      	str	r3, [r7, #4]
     while(dma_active && timeout--) {
 8001e88:	e000      	b.n	8001e8c <ST7735_WaitForDMA+0x10>
         __NOP();  // Wait or yield to RTOS if you're using one
 8001e8a:	bf00      	nop
     while(dma_active && timeout--) {
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <ST7735_WaitForDMA+0x44>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d004      	beq.n	8001ea0 <ST7735_WaitForDMA+0x24>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	1e5a      	subs	r2, r3, #1
 8001e9a:	607a      	str	r2, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1f4      	bne.n	8001e8a <ST7735_WaitForDMA+0xe>
     }
     if (timeout == 0) {
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d105      	bne.n	8001eb2 <ST7735_WaitForDMA+0x36>
         // Handle timeout error
         dma_active = 0;
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <ST7735_WaitForDMA+0x44>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
         spi_ready = 1;
 8001eac:	4b05      	ldr	r3, [pc, #20]	@ (8001ec4 <ST7735_WaitForDMA+0x48>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	701a      	strb	r2, [r3, #0]
     }
 }
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	200000b1 	.word	0x200000b1
 8001ec4:	20000000 	.word	0x20000000

08001ec8 <ST7735_Select>:


void ST7735_Select()
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);//to select the LCD and start the communication CS=0
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ed2:	4802      	ldr	r0, [pc, #8]	@ (8001edc <ST7735_Select+0x14>)
 8001ed4:	f002 f9ee 	bl	80042b4 <HAL_GPIO_WritePin>
}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	48000c00 	.word	0x48000c00

08001ee0 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);//to deselect the LCD set CS=1
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eea:	4802      	ldr	r0, [pc, #8]	@ (8001ef4 <ST7735_Unselect+0x14>)
 8001eec:	f002 f9e2 	bl	80042b4 <HAL_GPIO_WritePin>
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	48000c00 	.word	0x48000c00

08001ef8 <ST7735_Reset>:

void ST7735_Reset()
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);//first reset =0
 8001efc:	2200      	movs	r2, #0
 8001efe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f02:	4807      	ldr	r0, [pc, #28]	@ (8001f20 <ST7735_Reset+0x28>)
 8001f04:	f002 f9d6 	bl	80042b4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001f08:	2005      	movs	r0, #5
 8001f0a:	f001 fb11 	bl	8003530 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);//reset=1
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f14:	4802      	ldr	r0, [pc, #8]	@ (8001f20 <ST7735_Reset+0x28>)
 8001f16:	f002 f9cd 	bl	80042b4 <HAL_GPIO_WritePin>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	48000c00 	.word	0x48000c00

08001f24 <ST7735_WriteCommand>:
//    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);//to send data DC=1
//    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size,HAL_MAX_DELAY);
//	//HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
//
//}
void ST7735_WriteCommand(uint8_t cmd) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
    ST7735_WaitForDMA();  // Wait for any DMA to complete
 8001f2e:	f7ff ffa5 	bl	8001e7c <ST7735_WaitForDMA>

    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f38:	4806      	ldr	r0, [pc, #24]	@ (8001f54 <ST7735_WriteCommand+0x30>)
 8001f3a:	f002 f9bb 	bl	80042b4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 8001f3e:	1df9      	adds	r1, r7, #7
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	2201      	movs	r2, #1
 8001f46:	4804      	ldr	r0, [pc, #16]	@ (8001f58 <ST7735_WriteCommand+0x34>)
 8001f48:	f003 fe2d 	bl	8005ba6 <HAL_SPI_Transmit>
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	48001400 	.word	0x48001400
 8001f58:	20000144 	.word	0x20000144

08001f5c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
    ST7735_WaitForDMA();  // Wait for any DMA to complete
 8001f66:	f7ff ff89 	bl	8001e7c <ST7735_WaitForDMA>

    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f70:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <ST7735_WriteData+0x34>)
 8001f72:	f002 f99f 	bl	80042b4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	4804      	ldr	r0, [pc, #16]	@ (8001f94 <ST7735_WriteData+0x38>)
 8001f82:	f003 fe10 	bl	8005ba6 <HAL_SPI_Transmit>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	48001400 	.word	0x48001400
 8001f94:	20000144 	.word	0x20000144

08001f98 <DisplayInit>:

void DisplayInit(const uint8_t *addr)//the pointer that points to the series of commands which has the list of commands,arguments total, arguments,optional delay
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;//the number of command is stored in numCommand and the pointer is incremented
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {// the while loop will follow with command is decremented until total commands is zero
 8001faa:	e034      	b.n	8002016 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;//cmd stores the command and pointer is updated
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	607a      	str	r2, [r7, #4]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);//the command is sent via SPI_DMA
 8001fb6:	7afb      	ldrb	r3, [r7, #11]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ffb3 	bl	8001f24 <ST7735_WriteCommand>

        numArgs = *addr++;//the pointer stores the number of arguments and increments
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	607a      	str	r2, [r7, #4]
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;//if the delay is calculated by taking AND of number of argument and delay
 8001fc8:	7abb      	ldrb	r3, [r7, #10]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd0:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;//if delay is same the num argument and the invert of DELAY AND will give zero
 8001fd2:	7abb      	ldrb	r3, [r7, #10]
 8001fd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001fd8:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {//if it is more then 1 write the arguments
 8001fda:	7abb      	ldrb	r3, [r7, #10]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d008      	beq.n	8001ff2 <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);//send the buffer and buffer's size
 8001fe0:	7abb      	ldrb	r3, [r7, #10]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ffb9 	bl	8001f5c <ST7735_WriteData>
            addr += numArgs;//adder pointer is added by numArgs
 8001fea:	7abb      	ldrb	r3, [r7, #10]
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	4413      	add	r3, r2
 8001ff0:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001ff2:	89bb      	ldrh	r3, [r7, #12]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00e      	beq.n	8002016 <DisplayInit+0x7e>
            ms = *addr++;//the pointer is pointed in ms then incremented
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	1c5a      	adds	r2, r3, #1
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;//if the ms is 25 update it to 500
 8002002:	89bb      	ldrh	r3, [r7, #12]
 8002004:	2bff      	cmp	r3, #255	@ 0xff
 8002006:	d102      	bne.n	800200e <DisplayInit+0x76>
 8002008:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800200c:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800200e:	89bb      	ldrh	r3, [r7, #12]
 8002010:	4618      	mov	r0, r3
 8002012:	f001 fa8d 	bl	8003530 <HAL_Delay>
    while(numCommands--) {// the while loop will follow with command is decremented until total commands is zero
 8002016:	7bfb      	ldrb	r3, [r7, #15]
 8002018:	1e5a      	subs	r2, r3, #1
 800201a:	73fa      	strb	r2, [r7, #15]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1c5      	bne.n	8001fac <DisplayInit+0x14>
        }
    }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	4604      	mov	r4, r0
 8002034:	4608      	mov	r0, r1
 8002036:	4611      	mov	r1, r2
 8002038:	461a      	mov	r2, r3
 800203a:	4623      	mov	r3, r4
 800203c:	71fb      	strb	r3, [r7, #7]
 800203e:	4603      	mov	r3, r0
 8002040:	71bb      	strb	r3, [r7, #6]
 8002042:	460b      	mov	r3, r1
 8002044:	717b      	strb	r3, [r7, #5]
 8002046:	4613      	mov	r3, r2
 8002048:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);//column address
 800204a:	202a      	movs	r0, #42	@ 0x2a
 800204c:	f7ff ff6a 	bl	8001f24 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8002050:	2300      	movs	r3, #0
 8002052:	733b      	strb	r3, [r7, #12]
 8002054:	4b17      	ldr	r3, [pc, #92]	@ (80020b4 <ST7735_SetAddressWindow+0x88>)
 8002056:	781a      	ldrb	r2, [r3, #0]
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	4413      	add	r3, r2
 800205c:	b2db      	uxtb	r3, r3
 800205e:	737b      	strb	r3, [r7, #13]
 8002060:	2300      	movs	r3, #0
 8002062:	73bb      	strb	r3, [r7, #14]
 8002064:	4b13      	ldr	r3, [pc, #76]	@ (80020b4 <ST7735_SetAddressWindow+0x88>)
 8002066:	781a      	ldrb	r2, [r3, #0]
 8002068:	797b      	ldrb	r3, [r7, #5]
 800206a:	4413      	add	r3, r2
 800206c:	b2db      	uxtb	r3, r3
 800206e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002070:	f107 030c 	add.w	r3, r7, #12
 8002074:	2104      	movs	r1, #4
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff ff70 	bl	8001f5c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);// row address
 800207c:	202b      	movs	r0, #43	@ 0x2b
 800207e:	f7ff ff51 	bl	8001f24 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <ST7735_SetAddressWindow+0x8c>)
 8002084:	781a      	ldrb	r2, [r3, #0]
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	4413      	add	r3, r2
 800208a:	b2db      	uxtb	r3, r3
 800208c:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <ST7735_SetAddressWindow+0x8c>)
 8002090:	781a      	ldrb	r2, [r3, #0]
 8002092:	793b      	ldrb	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	b2db      	uxtb	r3, r3
 8002098:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800209a:	f107 030c 	add.w	r3, r7, #12
 800209e:	2104      	movs	r1, #4
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff ff5b 	bl	8001f5c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80020a6:	202c      	movs	r0, #44	@ 0x2c
 80020a8:	f7ff ff3c 	bl	8001f24 <ST7735_WriteCommand>
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}
 80020b4:	200000af 	.word	0x200000af
 80020b8:	200000b0 	.word	0x200000b0

080020bc <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 80020c6:	f7ff feff 	bl	8001ec8 <ST7735_Select>
    ST7735_Reset();
 80020ca:	f7ff ff15 	bl	8001ef8 <ST7735_Reset>
    DisplayInit(init_cmds1);
 80020ce:	480c      	ldr	r0, [pc, #48]	@ (8002100 <ST7735_Init+0x44>)
 80020d0:	f7ff ff62 	bl	8001f98 <DisplayInit>
    DisplayInit(init_cmds2);
 80020d4:	480b      	ldr	r0, [pc, #44]	@ (8002104 <ST7735_Init+0x48>)
 80020d6:	f7ff ff5f 	bl	8001f98 <DisplayInit>
    DisplayInit(init_cmds3);
 80020da:	480b      	ldr	r0, [pc, #44]	@ (8002108 <ST7735_Init+0x4c>)
 80020dc:	f7ff ff5c 	bl	8001f98 <DisplayInit>
//    The color order (RGB vs BGR).
#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 80020e0:	4b0a      	ldr	r3, [pc, #40]	@ (800210c <ST7735_Init+0x50>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 80020e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002110 <ST7735_Init+0x54>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 f810 	bl	8002114 <ST7735_SetRotation>
    ST7735_Unselect();
 80020f4:	f7ff fef4 	bl	8001ee0 <ST7735_Unselect>

}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	08008c60 	.word	0x08008c60
 8002104:	08008c98 	.word	0x08008c98
 8002108:	08008ca8 	.word	0x08008ca8
 800210c:	200000ad 	.word	0x200000ad
 8002110:	200000ae 	.word	0x200000ae

08002114 <ST7735_SetRotation>:
//
//2: upside-down portrait (rotated 180°)
//
//3: landscape (rotated 270°)
void ST7735_SetRotation(uint8_t m)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	b2da      	uxtb	r2, r3
 800212a:	4b33      	ldr	r3, [pc, #204]	@ (80021f8 <ST7735_SetRotation+0xe4>)
 800212c:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800212e:	4b32      	ldr	r3, [pc, #200]	@ (80021f8 <ST7735_SetRotation+0xe4>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b03      	cmp	r3, #3
 8002134:	d84e      	bhi.n	80021d4 <ST7735_SetRotation+0xc0>
 8002136:	a201      	add	r2, pc, #4	@ (adr r2, 800213c <ST7735_SetRotation+0x28>)
 8002138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800213c:	0800214d 	.word	0x0800214d
 8002140:	0800216f 	.word	0x0800216f
 8002144:	08002191 	.word	0x08002191
 8002148:	080021b3 	.word	0x080021b3
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;//selecting the right madctl bit
 800214c:	23c0      	movs	r3, #192	@ 0xc0
 800214e:	73fb      	strb	r3, [r7, #15]
      //ST7735_MADCTL_MX → mirror X (flip left-right)
//      ST7735_MADCTL_MY → mirror Y (flip top-bottom)
//      ST7735_MADCTL_MV → swap X and Y (transpose image axes)
//      ST7735_MADCTL_BGR / RGB → color order (Blue-Green-Red or Red-Green-Blue)
      _height = ST7735_HEIGHT;
 8002150:	4b2a      	ldr	r3, [pc, #168]	@ (80021fc <ST7735_SetRotation+0xe8>)
 8002152:	22a0      	movs	r2, #160	@ 0xa0
 8002154:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8002156:	4b2a      	ldr	r3, [pc, #168]	@ (8002200 <ST7735_SetRotation+0xec>)
 8002158:	2280      	movs	r2, #128	@ 0x80
 800215a:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 800215c:	4b29      	ldr	r3, [pc, #164]	@ (8002204 <ST7735_SetRotation+0xf0>)
 800215e:	781a      	ldrb	r2, [r3, #0]
 8002160:	4b29      	ldr	r3, [pc, #164]	@ (8002208 <ST7735_SetRotation+0xf4>)
 8002162:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <ST7735_SetRotation+0xf8>)
 8002166:	781a      	ldrb	r2, [r3, #0]
 8002168:	4b29      	ldr	r3, [pc, #164]	@ (8002210 <ST7735_SetRotation+0xfc>)
 800216a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800216c:	e032      	b.n	80021d4 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800216e:	23a0      	movs	r3, #160	@ 0xa0
 8002170:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8002172:	4b23      	ldr	r3, [pc, #140]	@ (8002200 <ST7735_SetRotation+0xec>)
 8002174:	22a0      	movs	r2, #160	@ 0xa0
 8002176:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8002178:	4b20      	ldr	r3, [pc, #128]	@ (80021fc <ST7735_SetRotation+0xe8>)
 800217a:	2280      	movs	r2, #128	@ 0x80
 800217c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800217e:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <ST7735_SetRotation+0xf0>)
 8002180:	781a      	ldrb	r2, [r3, #0]
 8002182:	4b23      	ldr	r3, [pc, #140]	@ (8002210 <ST7735_SetRotation+0xfc>)
 8002184:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <ST7735_SetRotation+0xf8>)
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <ST7735_SetRotation+0xf4>)
 800218c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800218e:	e021      	b.n	80021d4 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8002190:	2300      	movs	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8002194:	4b19      	ldr	r3, [pc, #100]	@ (80021fc <ST7735_SetRotation+0xe8>)
 8002196:	22a0      	movs	r2, #160	@ 0xa0
 8002198:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800219a:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <ST7735_SetRotation+0xec>)
 800219c:	2280      	movs	r2, #128	@ 0x80
 800219e:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80021a0:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <ST7735_SetRotation+0xf0>)
 80021a2:	781a      	ldrb	r2, [r3, #0]
 80021a4:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <ST7735_SetRotation+0xf4>)
 80021a6:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80021a8:	4b18      	ldr	r3, [pc, #96]	@ (800220c <ST7735_SetRotation+0xf8>)
 80021aa:	781a      	ldrb	r2, [r3, #0]
 80021ac:	4b18      	ldr	r3, [pc, #96]	@ (8002210 <ST7735_SetRotation+0xfc>)
 80021ae:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80021b0:	e010      	b.n	80021d4 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80021b2:	2360      	movs	r3, #96	@ 0x60
 80021b4:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <ST7735_SetRotation+0xec>)
 80021b8:	22a0      	movs	r2, #160	@ 0xa0
 80021ba:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80021bc:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <ST7735_SetRotation+0xe8>)
 80021be:	2280      	movs	r2, #128	@ 0x80
 80021c0:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <ST7735_SetRotation+0xf0>)
 80021c4:	781a      	ldrb	r2, [r3, #0]
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <ST7735_SetRotation+0xfc>)
 80021c8:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80021ca:	4b10      	ldr	r3, [pc, #64]	@ (800220c <ST7735_SetRotation+0xf8>)
 80021cc:	781a      	ldrb	r2, [r3, #0]
 80021ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <ST7735_SetRotation+0xf4>)
 80021d0:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80021d2:	bf00      	nop
  }
  ST7735_Select();
 80021d4:	f7ff fe78 	bl	8001ec8 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 80021d8:	2036      	movs	r0, #54	@ 0x36
 80021da:	f7ff fea3 	bl	8001f24 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 80021de:	f107 030f 	add.w	r3, r7, #15
 80021e2:	2101      	movs	r1, #1
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff feb9 	bl	8001f5c <ST7735_WriteData>
  ST7735_Unselect();
 80021ea:	f7ff fe79 	bl	8001ee0 <ST7735_Unselect>
}
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200000ac 	.word	0x200000ac
 80021fc:	200000aa 	.word	0x200000aa
 8002200:	200000a8 	.word	0x200000a8
 8002204:	200000ad 	.word	0x200000ad
 8002208:	200000af 	.word	0x200000af
 800220c:	200000ae 	.word	0x200000ae
 8002210:	200000b0 	.word	0x200000b0

08002214 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
 800221e:	460b      	mov	r3, r1
 8002220:	80bb      	strh	r3, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	4a17      	ldr	r2, [pc, #92]	@ (8002288 <ST7735_DrawPixel+0x74>)
 800222a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800222e:	4293      	cmp	r3, r2
 8002230:	da26      	bge.n	8002280 <ST7735_DrawPixel+0x6c>
 8002232:	88bb      	ldrh	r3, [r7, #4]
 8002234:	4a15      	ldr	r2, [pc, #84]	@ (800228c <ST7735_DrawPixel+0x78>)
 8002236:	f9b2 2000 	ldrsh.w	r2, [r2]
 800223a:	4293      	cmp	r3, r2
 800223c:	da20      	bge.n	8002280 <ST7735_DrawPixel+0x6c>
        return;

    ST7735_Select();
 800223e:	f7ff fe43 	bl	8001ec8 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	b2d8      	uxtb	r0, r3
 8002246:	88bb      	ldrh	r3, [r7, #4]
 8002248:	b2d9      	uxtb	r1, r3
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	3301      	adds	r3, #1
 8002250:	b2da      	uxtb	r2, r3
 8002252:	88bb      	ldrh	r3, [r7, #4]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	3301      	adds	r3, #1
 8002258:	b2db      	uxtb	r3, r3
 800225a:	f7ff fee7 	bl	800202c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800225e:	887b      	ldrh	r3, [r7, #2]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	b29b      	uxth	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	733b      	strb	r3, [r7, #12]
 8002268:	887b      	ldrh	r3, [r7, #2]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 800226e:	f107 030c 	add.w	r3, r7, #12
 8002272:	2102      	movs	r1, #2
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fe71 	bl	8001f5c <ST7735_WriteData>

    ST7735_Unselect();
 800227a:	f7ff fe31 	bl	8001ee0 <ST7735_Unselect>
 800227e:	e000      	b.n	8002282 <ST7735_DrawPixel+0x6e>
        return;
 8002280:	bf00      	nop
}
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	200000a8 	.word	0x200000a8
 800228c:	200000aa 	.word	0x200000aa

08002290 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8002290:	b082      	sub	sp, #8
 8002292:	b590      	push	{r4, r7, lr}
 8002294:	b089      	sub	sp, #36	@ 0x24
 8002296:	af00      	add	r7, sp, #0
 8002298:	637b      	str	r3, [r7, #52]	@ 0x34
 800229a:	4603      	mov	r3, r0
 800229c:	80fb      	strh	r3, [r7, #6]
 800229e:	460b      	mov	r3, r1
 80022a0:	80bb      	strh	r3, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	b2d8      	uxtb	r0, r3
 80022aa:	88bb      	ldrh	r3, [r7, #4]
 80022ac:	b2d9      	uxtb	r1, r3
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80022b6:	4413      	add	r3, r2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	3b01      	subs	r3, #1
 80022bc:	b2dc      	uxtb	r4, r3
 80022be:	88bb      	ldrh	r3, [r7, #4]
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80022c6:	4413      	add	r3, r2
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	4622      	mov	r2, r4
 80022d0:	f7ff feac 	bl	800202c <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80022d4:	2300      	movs	r3, #0
 80022d6:	61fb      	str	r3, [r7, #28]
 80022d8:	e043      	b.n	8002362 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80022da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	3b20      	subs	r3, #32
 80022e0:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80022e4:	fb01 f303 	mul.w	r3, r1, r3
 80022e8:	4619      	mov	r1, r3
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	440b      	add	r3, r1
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
 80022fa:	e029      	b.n	8002350 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00e      	beq.n	800232a <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800230c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800230e:	0a1b      	lsrs	r3, r3, #8
 8002310:	b29b      	uxth	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	743b      	strb	r3, [r7, #16]
 8002316:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002318:	b2db      	uxtb	r3, r3
 800231a:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 800231c:	f107 0310 	add.w	r3, r7, #16
 8002320:	2102      	movs	r1, #2
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fe1a 	bl	8001f5c <ST7735_WriteData>
 8002328:	e00f      	b.n	800234a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800232a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	b29b      	uxth	r3, r3
 8002332:	b2db      	uxtb	r3, r3
 8002334:	733b      	strb	r3, [r7, #12]
 8002336:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800233a:	b2db      	uxtb	r3, r3
 800233c:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800233e:	f107 030c 	add.w	r3, r7, #12
 8002342:	2102      	movs	r1, #2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff fe09 	bl	8001f5c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	3301      	adds	r3, #1
 800234e:	61bb      	str	r3, [r7, #24]
 8002350:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002354:	461a      	mov	r2, r3
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	4293      	cmp	r3, r2
 800235a:	d3cf      	bcc.n	80022fc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	3301      	adds	r3, #1
 8002360:	61fb      	str	r3, [r7, #28]
 8002362:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002366:	461a      	mov	r2, r3
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	4293      	cmp	r3, r2
 800236c:	d3b5      	bcc.n	80022da <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800236e:	bf00      	nop
 8002370:	bf00      	nop
 8002372:	3724      	adds	r7, #36	@ 0x24
 8002374:	46bd      	mov	sp, r7
 8002376:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800237a:	b002      	add	sp, #8
 800237c:	4770      	bx	lr
	...

08002380 <ST7735_WriteString>:
//        str++;
//    }
//
//    ST7735_Unselect();
//}
void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8002380:	b082      	sub	sp, #8
 8002382:	b580      	push	{r7, lr}
 8002384:	b086      	sub	sp, #24
 8002386:	af04      	add	r7, sp, #16
 8002388:	603a      	str	r2, [r7, #0]
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	4603      	mov	r3, r0
 800238e:	80fb      	strh	r3, [r7, #6]
 8002390:	460b      	mov	r3, r1
 8002392:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8002394:	f7ff fd98 	bl	8001ec8 <ST7735_Select>

    while (*str) {
 8002398:	e04a      	b.n	8002430 <ST7735_WriteString+0xb0>
        if (*str == '\r') {
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b0d      	cmp	r3, #13
 80023a0:	d103      	bne.n	80023aa <ST7735_WriteString+0x2a>
            str++;  // skip carriage return
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	3301      	adds	r3, #1
 80023a6:	603b      	str	r3, [r7, #0]
            continue;
 80023a8:	e042      	b.n	8002430 <ST7735_WriteString+0xb0>
        }

        if (*str == '\n') {
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b0a      	cmp	r3, #10
 80023b0:	d112      	bne.n	80023d8 <ST7735_WriteString+0x58>
            x = 0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80023b6:	7d7b      	ldrb	r3, [r7, #21]
 80023b8:	461a      	mov	r2, r3
 80023ba:	88bb      	ldrh	r3, [r7, #4]
 80023bc:	4413      	add	r3, r2
 80023be:	80bb      	strh	r3, [r7, #4]
            if (y + font.height >= _height) {
 80023c0:	88bb      	ldrh	r3, [r7, #4]
 80023c2:	7d7a      	ldrb	r2, [r7, #21]
 80023c4:	4413      	add	r3, r2
 80023c6:	4a23      	ldr	r2, [pc, #140]	@ (8002454 <ST7735_WriteString+0xd4>)
 80023c8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80023cc:	4293      	cmp	r3, r2
 80023ce:	da34      	bge.n	800243a <ST7735_WriteString+0xba>
                break;  // no more space on screen
            }
            str++;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	3301      	adds	r3, #1
 80023d4:	603b      	str	r3, [r7, #0]
            continue;
 80023d6:	e02b      	b.n	8002430 <ST7735_WriteString+0xb0>
        }

        if (x + font.width >= _width) {
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	7d3a      	ldrb	r2, [r7, #20]
 80023dc:	4413      	add	r3, r2
 80023de:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <ST7735_WriteString+0xd8>)
 80023e0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80023e4:	4293      	cmp	r3, r2
 80023e6:	db0e      	blt.n	8002406 <ST7735_WriteString+0x86>
            x = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80023ec:	7d7b      	ldrb	r3, [r7, #21]
 80023ee:	461a      	mov	r2, r3
 80023f0:	88bb      	ldrh	r3, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	80bb      	strh	r3, [r7, #4]
            if (y + font.height >= _height) {
 80023f6:	88bb      	ldrh	r3, [r7, #4]
 80023f8:	7d7a      	ldrb	r2, [r7, #21]
 80023fa:	4413      	add	r3, r2
 80023fc:	4a15      	ldr	r2, [pc, #84]	@ (8002454 <ST7735_WriteString+0xd4>)
 80023fe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002402:	4293      	cmp	r3, r2
 8002404:	da1b      	bge.n	800243e <ST7735_WriteString+0xbe>
                break;
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	781a      	ldrb	r2, [r3, #0]
 800240a:	88b9      	ldrh	r1, [r7, #4]
 800240c:	88f8      	ldrh	r0, [r7, #6]
 800240e:	8c3b      	ldrh	r3, [r7, #32]
 8002410:	9302      	str	r3, [sp, #8]
 8002412:	8bbb      	ldrh	r3, [r7, #28]
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f7ff ff38 	bl	8002290 <ST7735_WriteChar>
        x += font.width;
 8002420:	7d3b      	ldrb	r3, [r7, #20]
 8002422:	461a      	mov	r2, r3
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	4413      	add	r3, r2
 8002428:	80fb      	strh	r3, [r7, #6]
        str++;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	3301      	adds	r3, #1
 800242e:	603b      	str	r3, [r7, #0]
    while (*str) {
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1b0      	bne.n	800239a <ST7735_WriteString+0x1a>
 8002438:	e002      	b.n	8002440 <ST7735_WriteString+0xc0>
                break;  // no more space on screen
 800243a:	bf00      	nop
 800243c:	e000      	b.n	8002440 <ST7735_WriteString+0xc0>
                break;
 800243e:	bf00      	nop
    }

    ST7735_Unselect();
 8002440:	f7ff fd4e 	bl	8001ee0 <ST7735_Unselect>
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800244e:	b002      	add	sp, #8
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	200000aa 	.word	0x200000aa
 8002458:	200000a8 	.word	0x200000a8

0800245c <ST7735_FillRectangle>:
}

// Assume you have ST7735 width and height defined globally
// #define ST7735_WIDTH 128
// #define ST7735_HEIGHT 160
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	4604      	mov	r4, r0
 8002464:	4608      	mov	r0, r1
 8002466:	4611      	mov	r1, r2
 8002468:	461a      	mov	r2, r3
 800246a:	4623      	mov	r3, r4
 800246c:	80fb      	strh	r3, [r7, #6]
 800246e:	4603      	mov	r3, r0
 8002470:	80bb      	strh	r3, [r7, #4]
 8002472:	460b      	mov	r3, r1
 8002474:	807b      	strh	r3, [r7, #2]
 8002476:	4613      	mov	r3, r2
 8002478:	803b      	strh	r3, [r7, #0]
    // Boundary checks
    if ((x >= _width) || (y >= _height)) return;
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	4a54      	ldr	r2, [pc, #336]	@ (80025d0 <ST7735_FillRectangle+0x174>)
 800247e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002482:	4293      	cmp	r3, r2
 8002484:	f280 80a0 	bge.w	80025c8 <ST7735_FillRectangle+0x16c>
 8002488:	88bb      	ldrh	r3, [r7, #4]
 800248a:	4a52      	ldr	r2, [pc, #328]	@ (80025d4 <ST7735_FillRectangle+0x178>)
 800248c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002490:	4293      	cmp	r3, r2
 8002492:	f280 8099 	bge.w	80025c8 <ST7735_FillRectangle+0x16c>
    if ((x + w - 1) >= _width) w = _width - x;
 8002496:	88fa      	ldrh	r2, [r7, #6]
 8002498:	887b      	ldrh	r3, [r7, #2]
 800249a:	4413      	add	r3, r2
 800249c:	4a4c      	ldr	r2, [pc, #304]	@ (80025d0 <ST7735_FillRectangle+0x174>)
 800249e:	f9b2 2000 	ldrsh.w	r2, [r2]
 80024a2:	4293      	cmp	r3, r2
 80024a4:	dd06      	ble.n	80024b4 <ST7735_FillRectangle+0x58>
 80024a6:	4b4a      	ldr	r3, [pc, #296]	@ (80025d0 <ST7735_FillRectangle+0x174>)
 80024a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	88fb      	ldrh	r3, [r7, #6]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	807b      	strh	r3, [r7, #2]
    if ((y + h - 1) >= _height) h = _height - y;
 80024b4:	88ba      	ldrh	r2, [r7, #4]
 80024b6:	883b      	ldrh	r3, [r7, #0]
 80024b8:	4413      	add	r3, r2
 80024ba:	4a46      	ldr	r2, [pc, #280]	@ (80025d4 <ST7735_FillRectangle+0x178>)
 80024bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80024c0:	4293      	cmp	r3, r2
 80024c2:	dd06      	ble.n	80024d2 <ST7735_FillRectangle+0x76>
 80024c4:	4b43      	ldr	r3, [pc, #268]	@ (80025d4 <ST7735_FillRectangle+0x178>)
 80024c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	88bb      	ldrh	r3, [r7, #4]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	803b      	strh	r3, [r7, #0]

    // Wait for any previous DMA to complete
    ST7735_WaitForDMA();
 80024d2:	f7ff fcd3 	bl	8001e7c <ST7735_WaitForDMA>

    ST7735_Select();
 80024d6:	f7ff fcf7 	bl	8001ec8 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	b2d8      	uxtb	r0, r3
 80024de:	88bb      	ldrh	r3, [r7, #4]
 80024e0:	b2d9      	uxtb	r1, r3
 80024e2:	88fb      	ldrh	r3, [r7, #6]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	887b      	ldrh	r3, [r7, #2]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	3b01      	subs	r3, #1
 80024f0:	b2dc      	uxtb	r4, r3
 80024f2:	88bb      	ldrh	r3, [r7, #4]
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	883b      	ldrh	r3, [r7, #0]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	4413      	add	r3, r2
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	b2db      	uxtb	r3, r3
 8002502:	4622      	mov	r2, r4
 8002504:	f7ff fd92 	bl	800202c <ST7735_SetAddressWindow>

    uint32_t size = w * h;
 8002508:	887b      	ldrh	r3, [r7, #2]
 800250a:	883a      	ldrh	r2, [r7, #0]
 800250c:	fb02 f303 	mul.w	r3, r2, r3
 8002510:	613b      	str	r3, [r7, #16]
    uint8_t *buffer = malloc(size * 2);  // 2 bytes per pixel (RGB565)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4618      	mov	r0, r3
 8002518:	f006 fa14 	bl	8008944 <malloc>
 800251c:	4603      	mov	r3, r0
 800251e:	60fb      	str	r3, [r7, #12]

    if (buffer == NULL) {
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d102      	bne.n	800252c <ST7735_FillRectangle+0xd0>
        ST7735_Unselect();
 8002526:	f7ff fcdb 	bl	8001ee0 <ST7735_Unselect>
        return;
 800252a:	e04e      	b.n	80025ca <ST7735_FillRectangle+0x16e>
    }

    // Fill buffer with color
    uint8_t high = color >> 8;
 800252c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800252e:	0a1b      	lsrs	r3, r3, #8
 8002530:	b29b      	uxth	r3, r3
 8002532:	72fb      	strb	r3, [r7, #11]
    uint8_t low = color & 0xFF;
 8002534:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002536:	72bb      	strb	r3, [r7, #10]
    for (uint32_t i = 0; i < size; i++) {
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	e00f      	b.n	800255e <ST7735_FillRectangle+0x102>
        buffer[i * 2] = high;
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4413      	add	r3, r2
 8002546:	7afa      	ldrb	r2, [r7, #11]
 8002548:	701a      	strb	r2, [r3, #0]
        buffer[i * 2 + 1] = low;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	3301      	adds	r3, #1
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	4413      	add	r3, r2
 8002554:	7aba      	ldrb	r2, [r7, #10]
 8002556:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < size; i++) {
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	3301      	adds	r3, #1
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	429a      	cmp	r2, r3
 8002564:	d3eb      	bcc.n	800253e <ST7735_FillRectangle+0xe2>
    }


    // Set DMA state before starting transfer
    spi_ready = 0;
 8002566:	4b1c      	ldr	r3, [pc, #112]	@ (80025d8 <ST7735_FillRectangle+0x17c>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
    dma_active = 1;
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <ST7735_FillRectangle+0x180>)
 800256e:	2201      	movs	r2, #1
 8002570:	701a      	strb	r2, [r3, #0]
    dma_buffer = buffer;
 8002572:	4a1b      	ldr	r2, [pc, #108]	@ (80025e0 <ST7735_FillRectangle+0x184>)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6013      	str	r3, [r2, #0]
    dma_buffer_size = size * 2;
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4a19      	ldr	r2, [pc, #100]	@ (80025e4 <ST7735_FillRectangle+0x188>)
 800257e:	6013      	str	r3, [r2, #0]

    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8002580:	2201      	movs	r2, #1
 8002582:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002586:	4818      	ldr	r0, [pc, #96]	@ (80025e8 <ST7735_FillRectangle+0x18c>)
 8002588:	f001 fe94 	bl	80042b4 <HAL_GPIO_WritePin>

    if (HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buffer, size * 2) != HAL_OK) {
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	b29b      	uxth	r3, r3
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	b29b      	uxth	r3, r3
 8002594:	461a      	mov	r2, r3
 8002596:	68f9      	ldr	r1, [r7, #12]
 8002598:	4814      	ldr	r0, [pc, #80]	@ (80025ec <ST7735_FillRectangle+0x190>)
 800259a:	f003 fc7b 	bl	8005e94 <HAL_SPI_Transmit_DMA>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d012      	beq.n	80025ca <ST7735_FillRectangle+0x16e>
        // If DMA start fails, clean up
        free(buffer);
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f006 f9d5 	bl	8008954 <free>
        dma_buffer = NULL;
 80025aa:	4b0d      	ldr	r3, [pc, #52]	@ (80025e0 <ST7735_FillRectangle+0x184>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
        dma_buffer_size = 0;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	@ (80025e4 <ST7735_FillRectangle+0x188>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
        spi_ready = 1;
 80025b6:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <ST7735_FillRectangle+0x17c>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	701a      	strb	r2, [r3, #0]
        dma_active = 0;
 80025bc:	4b07      	ldr	r3, [pc, #28]	@ (80025dc <ST7735_FillRectangle+0x180>)
 80025be:	2200      	movs	r2, #0
 80025c0:	701a      	strb	r2, [r3, #0]
        ST7735_Unselect();
 80025c2:	f7ff fc8d 	bl	8001ee0 <ST7735_Unselect>
 80025c6:	e000      	b.n	80025ca <ST7735_FillRectangle+0x16e>
    if ((x >= _width) || (y >= _height)) return;
 80025c8:	bf00      	nop
    }
}
 80025ca:	371c      	adds	r7, #28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd90      	pop	{r4, r7, pc}
 80025d0:	200000a8 	.word	0x200000a8
 80025d4:	200000aa 	.word	0x200000aa
 80025d8:	20000000 	.word	0x20000000
 80025dc:	200000b1 	.word	0x200000b1
 80025e0:	200000b4 	.word	0x200000b4
 80025e4:	200000b8 	.word	0x200000b8
 80025e8:	48001400 	.word	0x48001400
 80025ec:	20000144 	.word	0x20000144

080025f0 <action_test_lcd>:
typedef struct{
 const char *label;
 MenuAction action;
}MenuItem;

void action_test_lcd(){testAll();}
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	f7ff fbb1 	bl	8001d5a <testAll>
 80025f8:	bf00      	nop
 80025fa:	bd80      	pop	{r7, pc}

080025fc <draw_bulb_on>:
volatile uint8_t rx_ready = 0;
char last_char;
uint8_t rx_char;
uint8_t brightness = 50;  // Default 50%
// Draw a simple light bulb ON
void draw_bulb_on(void) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af02      	add	r7, sp, #8
	fillScreen(BLACK);
 8002602:	2000      	movs	r0, #0
 8002604:	f7fe ff02 	bl	800140c <fillScreen>
    fillCircle(64, 40, 20, YELLOW);         // Bulb head
 8002608:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800260c:	2214      	movs	r2, #20
 800260e:	2128      	movs	r1, #40	@ 0x28
 8002610:	2040      	movs	r0, #64	@ 0x40
 8002612:	f7fe fbaa 	bl	8000d6a <fillCircle>
    ST7735_FillRectangle(60, 60, 8, 15, GRAY);          // Bulb base
 8002616:	f248 4310 	movw	r3, #33808	@ 0x8410
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	230f      	movs	r3, #15
 800261e:	2208      	movs	r2, #8
 8002620:	213c      	movs	r1, #60	@ 0x3c
 8002622:	203c      	movs	r0, #60	@ 0x3c
 8002624:	f7ff ff1a 	bl	800245c <ST7735_FillRectangle>
    drawLine(64, 75, 64, 100, ORANGE);      // Glow line
 8002628:	f64f 53a0 	movw	r3, #64928	@ 0xfda0
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2364      	movs	r3, #100	@ 0x64
 8002630:	2240      	movs	r2, #64	@ 0x40
 8002632:	214b      	movs	r1, #75	@ 0x4b
 8002634:	2040      	movs	r0, #64	@ 0x40
 8002636:	f7fe f8a8 	bl	800078a <drawLine>
}
 800263a:	bf00      	nop
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <draw_bulb_off>:
//draw simple led off
void draw_bulb_off(void) {
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af02      	add	r7, sp, #8
    fillScreen(BLACK);
 8002646:	2000      	movs	r0, #0
 8002648:	f7fe fee0 	bl	800140c <fillScreen>
    fillCircle(64, 40, 20, GRAY);         // Bulb head
 800264c:	f248 4310 	movw	r3, #33808	@ 0x8410
 8002650:	2214      	movs	r2, #20
 8002652:	2128      	movs	r1, #40	@ 0x28
 8002654:	2040      	movs	r0, #64	@ 0x40
 8002656:	f7fe fb88 	bl	8000d6a <fillCircle>
    ST7735_FillRectangle(60, 60, 8, 15, WHITE);          // Bulb base
 800265a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	230f      	movs	r3, #15
 8002662:	2208      	movs	r2, #8
 8002664:	213c      	movs	r1, #60	@ 0x3c
 8002666:	203c      	movs	r0, #60	@ 0x3c
 8002668:	f7ff fef8 	bl	800245c <ST7735_FillRectangle>
    drawLine(64, 75, 64, 100, ORANGE);      // Glow line
 800266c:	f64f 53a0 	movw	r3, #64928	@ 0xfda0
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2364      	movs	r3, #100	@ 0x64
 8002674:	2240      	movs	r2, #64	@ 0x40
 8002676:	214b      	movs	r1, #75	@ 0x4b
 8002678:	2040      	movs	r0, #64	@ 0x40
 800267a:	f7fe f886 	bl	800078a <drawLine>
}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <action_led_on>:
void action_led_on(){
 8002684:	b590      	push	{r4, r7, lr}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af04      	add	r7, sp, #16
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // LED ON
 800268a:	2201      	movs	r2, #1
 800268c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002690:	480f      	ldr	r0, [pc, #60]	@ (80026d0 <action_led_on+0x4c>)
 8002692:	f001 fe0f 	bl	80042b4 <HAL_GPIO_WritePin>
	char msg[] = "LED turned ON\r\n";
 8002696:	4b0f      	ldr	r3, [pc, #60]	@ (80026d4 <action_led_on+0x50>)
 8002698:	463c      	mov	r4, r7
 800269a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800269c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	fillScreen(BLACK);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f7fe feb3 	bl	800140c <fillScreen>
	draw_bulb_on();
 80026a6:	f7ff ffa9 	bl	80025fc <draw_bulb_on>
	ST7735_WriteString(5, 90,msg, Font_11x18, YELLOW, BLACK);
 80026aa:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <action_led_on+0x54>)
 80026ac:	4639      	mov	r1, r7
 80026ae:	2200      	movs	r2, #0
 80026b0:	9202      	str	r2, [sp, #8]
 80026b2:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	9200      	str	r2, [sp, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	460a      	mov	r2, r1
 80026c0:	215a      	movs	r1, #90	@ 0x5a
 80026c2:	2005      	movs	r0, #5
 80026c4:	f7ff fe5c 	bl	8002380 <ST7735_WriteString>
}
 80026c8:	bf00      	nop
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}
 80026d0:	48000400 	.word	0x48000400
 80026d4:	08008bf4 	.word	0x08008bf4
 80026d8:	20000004 	.word	0x20000004

080026dc <action_led_off>:
void action_led_off(){
 80026dc:	b5b0      	push	{r4, r5, r7, lr}
 80026de:	b08a      	sub	sp, #40	@ 0x28
 80026e0:	af04      	add	r7, sp, #16
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // LED OFF
 80026e2:	2200      	movs	r2, #0
 80026e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026e8:	4810      	ldr	r0, [pc, #64]	@ (800272c <action_led_off+0x50>)
 80026ea:	f001 fde3 	bl	80042b4 <HAL_GPIO_WritePin>
	char msg[] = "LED turned OFF\r\n";
 80026ee:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <action_led_off+0x54>)
 80026f0:	1d3c      	adds	r4, r7, #4
 80026f2:	461d      	mov	r5, r3
 80026f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026f8:	682b      	ldr	r3, [r5, #0]
 80026fa:	7023      	strb	r3, [r4, #0]
	fillScreen(BLACK);
 80026fc:	2000      	movs	r0, #0
 80026fe:	f7fe fe85 	bl	800140c <fillScreen>
	draw_bulb_off();
 8002702:	f7ff ff9d 	bl	8002640 <draw_bulb_off>
	ST7735_WriteString(5, 90,msg, Font_11x18,CYAN, BLACK);
 8002706:	4b0b      	ldr	r3, [pc, #44]	@ (8002734 <action_led_off+0x58>)
 8002708:	1d39      	adds	r1, r7, #4
 800270a:	2200      	movs	r2, #0
 800270c:	9202      	str	r2, [sp, #8]
 800270e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002712:	9201      	str	r2, [sp, #4]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	9200      	str	r2, [sp, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	460a      	mov	r2, r1
 800271c:	215a      	movs	r1, #90	@ 0x5a
 800271e:	2005      	movs	r0, #5
 8002720:	f7ff fe2e 	bl	8002380 <ST7735_WriteString>
}
 8002724:	bf00      	nop
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bdb0      	pop	{r4, r5, r7, pc}
 800272c:	48000400 	.word	0x48000400
 8002730:	08008c04 	.word	0x08008c04
 8002734:	20000004 	.word	0x20000004

08002738 <led_toggle>:
void led_toggle(){
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b089      	sub	sp, #36	@ 0x24
 800273c:	af04      	add	r7, sp, #16
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800273e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002742:	480f      	ldr	r0, [pc, #60]	@ (8002780 <led_toggle+0x48>)
 8002744:	f001 fdce 	bl	80042e4 <HAL_GPIO_TogglePin>
	char msg[] = "LED Toggled\r\n";
 8002748:	4b0e      	ldr	r3, [pc, #56]	@ (8002784 <led_toggle+0x4c>)
 800274a:	463c      	mov	r4, r7
 800274c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800274e:	c407      	stmia	r4!, {r0, r1, r2}
 8002750:	8023      	strh	r3, [r4, #0]

	fillScreen(BLACK);
 8002752:	2000      	movs	r0, #0
 8002754:	f7fe fe5a 	bl	800140c <fillScreen>

	ST7735_WriteString(5, 90,msg, Font_11x18, GREEN, BLACK);
 8002758:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <led_toggle+0x50>)
 800275a:	4639      	mov	r1, r7
 800275c:	2200      	movs	r2, #0
 800275e:	9202      	str	r2, [sp, #8]
 8002760:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002764:	9201      	str	r2, [sp, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	9200      	str	r2, [sp, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	460a      	mov	r2, r1
 800276e:	215a      	movs	r1, #90	@ 0x5a
 8002770:	2005      	movs	r0, #5
 8002772:	f7ff fe05 	bl	8002380 <ST7735_WriteString>
}
 8002776:	bf00      	nop
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
 800277e:	bf00      	nop
 8002780:	48000400 	.word	0x48000400
 8002784:	08008c18 	.word	0x08008c18
 8002788:	20000004 	.word	0x20000004

0800278c <draw_menu>:

};
#define NUM_OPTIONS (sizeof(menu))/sizeof(MenuItem)


void draw_menu(int selected) {
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b089      	sub	sp, #36	@ 0x24
 8002790:	af04      	add	r7, sp, #16
 8002792:	6078      	str	r0, [r7, #4]
	fillScreen(BLACK);
 8002794:	2000      	movs	r0, #0
 8002796:	f7fe fe39 	bl	800140c <fillScreen>

    for (int i = 0; i < NUM_OPTIONS; i++) {
 800279a:	2300      	movs	r3, #0
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	e036      	b.n	800280e <draw_menu+0x82>
        uint16_t y = 10 + i * 20;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	461a      	mov	r2, r3
 80027a6:	0092      	lsls	r2, r2, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	330a      	adds	r3, #10
 80027b0:	817b      	strh	r3, [r7, #10]
        if (i == selected) {
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d10d      	bne.n	80027d6 <draw_menu+0x4a>
        	 ST7735_WriteString(10, y, "->", Font_11x18, YELLOW, BLACK);
 80027ba:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <draw_menu+0x94>)
 80027bc:	8979      	ldrh	r1, [r7, #10]
 80027be:	2200      	movs	r2, #0
 80027c0:	9202      	str	r2, [sp, #8]
 80027c2:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80027c6:	9201      	str	r2, [sp, #4]
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	9200      	str	r2, [sp, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a15      	ldr	r2, [pc, #84]	@ (8002824 <draw_menu+0x98>)
 80027d0:	200a      	movs	r0, #10
 80027d2:	f7ff fdd5 	bl	8002380 <ST7735_WriteString>

        }
        ST7735_WriteString(30, y, menu[i].label, Font_11x18,
 80027d6:	4a14      	ldr	r2, [pc, #80]	@ (8002828 <draw_menu+0x9c>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d102      	bne.n	80027ec <draw_menu+0x60>
 80027e6:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80027ea:	e001      	b.n	80027f0 <draw_menu+0x64>
 80027ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <draw_menu+0x94>)
 80027f2:	8979      	ldrh	r1, [r7, #10]
 80027f4:	2400      	movs	r4, #0
 80027f6:	9402      	str	r4, [sp, #8]
 80027f8:	9201      	str	r2, [sp, #4]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	9200      	str	r2, [sp, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4602      	mov	r2, r0
 8002802:	201e      	movs	r0, #30
 8002804:	f7ff fdbc 	bl	8002380 <ST7735_WriteString>
    for (int i = 0; i < NUM_OPTIONS; i++) {
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3301      	adds	r3, #1
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2b03      	cmp	r3, #3
 8002812:	d9c5      	bls.n	80027a0 <draw_menu+0x14>
                i == selected ? YELLOW : WHITE, BLACK);
    }



}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	bd90      	pop	{r4, r7, pc}
 800281e:	bf00      	nop
 8002820:	20000004 	.word	0x20000004
 8002824:	08008c50 	.word	0x08008c50
 8002828:	20000010 	.word	0x20000010

0800282c <set_backlight_brightness>:



void set_backlight_brightness(uint8_t percent) {
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
    if (percent > 100) percent = 100;
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	2b64      	cmp	r3, #100	@ 0x64
 800283a:	d901      	bls.n	8002840 <set_backlight_brightness+0x14>
 800283c:	2364      	movs	r3, #100	@ 0x64
 800283e:	71fb      	strb	r3, [r7, #7]
    uint32_t pulse = (htim1.Init.Period + 1) * percent / 100;
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <set_backlight_brightness+0x40>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	3301      	adds	r3, #1
 8002846:	79fa      	ldrb	r2, [r7, #7]
 8002848:	fb02 f303 	mul.w	r3, r2, r3
 800284c:	4a08      	ldr	r2, [pc, #32]	@ (8002870 <set_backlight_brightness+0x44>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <set_backlight_brightness+0x40>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	635a      	str	r2, [r3, #52]	@ 0x34


}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	20000238 	.word	0x20000238
 8002870:	51eb851f 	.word	0x51eb851f

08002874 <backlight_display>:
void backlight_display(){
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af04      	add	r7, sp, #16
	  char b_str[8];  // Enough for "100%" + null terminator

	    // Easy conversion
	    b_str[0] = (brightness / 100) + '0';                 // Hundreds
 800287a:	4b29      	ldr	r3, [pc, #164]	@ (8002920 <backlight_display+0xac>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	4a29      	ldr	r2, [pc, #164]	@ (8002924 <backlight_display+0xb0>)
 8002880:	fba2 2303 	umull	r2, r3, r2, r3
 8002884:	095b      	lsrs	r3, r3, #5
 8002886:	b2db      	uxtb	r3, r3
 8002888:	3330      	adds	r3, #48	@ 0x30
 800288a:	b2db      	uxtb	r3, r3
 800288c:	703b      	strb	r3, [r7, #0]
	    b_str[1] = ((brightness / 10) % 10) + '0';           // Tens
 800288e:	4b24      	ldr	r3, [pc, #144]	@ (8002920 <backlight_display+0xac>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	4a25      	ldr	r2, [pc, #148]	@ (8002928 <backlight_display+0xb4>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	08db      	lsrs	r3, r3, #3
 800289a:	b2da      	uxtb	r2, r3
 800289c:	4b22      	ldr	r3, [pc, #136]	@ (8002928 <backlight_display+0xb4>)
 800289e:	fba3 1302 	umull	r1, r3, r3, r2
 80028a2:	08d9      	lsrs	r1, r3, #3
 80028a4:	460b      	mov	r3, r1
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	3330      	adds	r3, #48	@ 0x30
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	707b      	strb	r3, [r7, #1]
	    b_str[2] = (brightness % 10) + '0';                  // Ones
 80028b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002920 <backlight_display+0xac>)
 80028b8:	781a      	ldrb	r2, [r3, #0]
 80028ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <backlight_display+0xb4>)
 80028bc:	fba3 1302 	umull	r1, r3, r3, r2
 80028c0:	08d9      	lsrs	r1, r3, #3
 80028c2:	460b      	mov	r3, r1
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	3330      	adds	r3, #48	@ 0x30
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	70bb      	strb	r3, [r7, #2]
	    b_str[3] = '%';                                      // Percent symbol
 80028d4:	2325      	movs	r3, #37	@ 0x25
 80028d6:	70fb      	strb	r3, [r7, #3]
	    b_str[4] = '\0';                                     // Null-terminate
 80028d8:	2300      	movs	r3, #0
 80028da:	713b      	strb	r3, [r7, #4]
	    ST7735_WriteString(0, 100, "Bright: ", Font_11x18, WHITE, BLACK);
 80028dc:	4b13      	ldr	r3, [pc, #76]	@ (800292c <backlight_display+0xb8>)
 80028de:	2200      	movs	r2, #0
 80028e0:	9202      	str	r2, [sp, #8]
 80028e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028e6:	9201      	str	r2, [sp, #4]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	9200      	str	r2, [sp, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a10      	ldr	r2, [pc, #64]	@ (8002930 <backlight_display+0xbc>)
 80028f0:	2164      	movs	r1, #100	@ 0x64
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7ff fd44 	bl	8002380 <ST7735_WriteString>
	    ST7735_WriteString(95, 100, b_str, Font_11x18, WHITE, BLACK);
 80028f8:	4b0c      	ldr	r3, [pc, #48]	@ (800292c <backlight_display+0xb8>)
 80028fa:	4639      	mov	r1, r7
 80028fc:	2200      	movs	r2, #0
 80028fe:	9202      	str	r2, [sp, #8]
 8002900:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002904:	9201      	str	r2, [sp, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	9200      	str	r2, [sp, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	460a      	mov	r2, r1
 800290e:	2164      	movs	r1, #100	@ 0x64
 8002910:	205f      	movs	r0, #95	@ 0x5f
 8002912:	f7ff fd35 	bl	8002380 <ST7735_WriteString>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	2000000c 	.word	0x2000000c
 8002924:	51eb851f 	.word	0x51eb851f
 8002928:	cccccccd 	.word	0xcccccccd
 800292c:	20000004 	.word	0x20000004
 8002930:	08008c54 	.word	0x08008c54

08002934 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1) {
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a09      	ldr	r2, [pc, #36]	@ (8002968 <HAL_UART_RxCpltCallback+0x34>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d10b      	bne.n	800295e <HAL_UART_RxCpltCallback+0x2a>
        last_char = rx_char;
 8002946:	4b09      	ldr	r3, [pc, #36]	@ (800296c <HAL_UART_RxCpltCallback+0x38>)
 8002948:	781a      	ldrb	r2, [r3, #0]
 800294a:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <HAL_UART_RxCpltCallback+0x3c>)
 800294c:	701a      	strb	r2, [r3, #0]
        rx_ready = 1; // Signal main loop
 800294e:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <HAL_UART_RxCpltCallback+0x40>)
 8002950:	2201      	movs	r2, #1
 8002952:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 8002954:	2201      	movs	r2, #1
 8002956:	4905      	ldr	r1, [pc, #20]	@ (800296c <HAL_UART_RxCpltCallback+0x38>)
 8002958:	4807      	ldr	r0, [pc, #28]	@ (8002978 <HAL_UART_RxCpltCallback+0x44>)
 800295a:	f004 fce1 	bl	8007320 <HAL_UART_Receive_IT>
    }
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40008000 	.word	0x40008000
 800296c:	20000286 	.word	0x20000286
 8002970:	20000285 	.word	0x20000285
 8002974:	20000284 	.word	0x20000284
 8002978:	200000bc 	.word	0x200000bc

0800297c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002980:	f000 fd61 	bl	8003446 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002984:	f000 f8e2 	bl	8002b4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002988:	f000 fa52 	bl	8002e30 <MX_GPIO_Init>
  MX_DMA_Init();
 800298c:	f000 fa2a 	bl	8002de4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002990:	f000 f92e 	bl	8002bf0 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002994:	f000 f958 	bl	8002c48 <MX_SPI1_Init>
  MX_TIM1_Init();
 8002998:	f000 f994 	bl	8002cc4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800299c:	2100      	movs	r1, #0
 800299e:	4863      	ldr	r0, [pc, #396]	@ (8002b2c <main+0x1b0>)
 80029a0:	f003 fdae 	bl	8006500 <HAL_TIM_PWM_Start>

  // Test: set brightness to 50%
  set_backlight_brightness(brightness);
 80029a4:	4b62      	ldr	r3, [pc, #392]	@ (8002b30 <main+0x1b4>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff ff3f 	bl	800282c <set_backlight_brightness>
  ST7735_Init(0);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f7ff fb84 	bl	80020bc <ST7735_Init>
  fillScreen(BLACK);
 80029b4:	2000      	movs	r0, #0
 80029b6:	f7fe fd29 	bl	800140c <fillScreen>
  ST7735_SetRotation (1);
 80029ba:	2001      	movs	r0, #1
 80029bc:	f7ff fbaa 	bl	8002114 <ST7735_SetRotation>
  draw_menu(selected);
 80029c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002b34 <main+0x1b8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fee1 	bl	800278c <draw_menu>
//  char rx_buffer[8];
  HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 80029ca:	2201      	movs	r2, #1
 80029cc:	495a      	ldr	r1, [pc, #360]	@ (8002b38 <main+0x1bc>)
 80029ce:	485b      	ldr	r0, [pc, #364]	@ (8002b3c <main+0x1c0>)
 80029d0:	f004 fca6 	bl	8007320 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (rx_ready) {
 80029d4:	4b5a      	ldr	r3, [pc, #360]	@ (8002b40 <main+0x1c4>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0fa      	beq.n	80029d4 <main+0x58>
	         rx_ready = 0;
 80029de:	4b58      	ldr	r3, [pc, #352]	@ (8002b40 <main+0x1c4>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]

	         switch (last_char) {
 80029e4:	4b57      	ldr	r3, [pc, #348]	@ (8002b44 <main+0x1c8>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b0d      	cmp	r3, #13
 80029ea:	d05d      	beq.n	8002aa8 <main+0x12c>
 80029ec:	2b0d      	cmp	r3, #13
 80029ee:	dbf1      	blt.n	80029d4 <main+0x58>
 80029f0:	2b77      	cmp	r3, #119	@ 0x77
 80029f2:	dcef      	bgt.n	80029d4 <main+0x58>
 80029f4:	2b61      	cmp	r3, #97	@ 0x61
 80029f6:	dbed      	blt.n	80029d4 <main+0x58>
 80029f8:	3b61      	subs	r3, #97	@ 0x61
 80029fa:	2b16      	cmp	r3, #22
 80029fc:	d8ea      	bhi.n	80029d4 <main+0x58>
 80029fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002a04 <main+0x88>)
 8002a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a04:	08002ad1 	.word	0x08002ad1
 8002a08:	080029d5 	.word	0x080029d5
 8002a0c:	080029d5 	.word	0x080029d5
 8002a10:	08002afd 	.word	0x08002afd
 8002a14:	080029d5 	.word	0x080029d5
 8002a18:	080029d5 	.word	0x080029d5
 8002a1c:	080029d5 	.word	0x080029d5
 8002a20:	080029d5 	.word	0x080029d5
 8002a24:	080029d5 	.word	0x080029d5
 8002a28:	080029d5 	.word	0x080029d5
 8002a2c:	080029d5 	.word	0x080029d5
 8002a30:	080029d5 	.word	0x080029d5
 8002a34:	080029d5 	.word	0x080029d5
 8002a38:	080029d5 	.word	0x080029d5
 8002a3c:	080029d5 	.word	0x080029d5
 8002a40:	080029d5 	.word	0x080029d5
 8002a44:	080029d5 	.word	0x080029d5
 8002a48:	080029d5 	.word	0x080029d5
 8002a4c:	08002a85 	.word	0x08002a85
 8002a50:	080029d5 	.word	0x080029d5
 8002a54:	080029d5 	.word	0x080029d5
 8002a58:	080029d5 	.word	0x080029d5
 8002a5c:	08002a61 	.word	0x08002a61
	             case 'w':
	                 selected--;
 8002a60:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <main+0x1b8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	4a33      	ldr	r2, [pc, #204]	@ (8002b34 <main+0x1b8>)
 8002a68:	6013      	str	r3, [r2, #0]
	                 if (selected < 0) selected = NUM_OPTIONS - 1;
 8002a6a:	4b32      	ldr	r3, [pc, #200]	@ (8002b34 <main+0x1b8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	da02      	bge.n	8002a78 <main+0xfc>
 8002a72:	4b30      	ldr	r3, [pc, #192]	@ (8002b34 <main+0x1b8>)
 8002a74:	2203      	movs	r2, #3
 8002a76:	601a      	str	r2, [r3, #0]
	                 draw_menu(selected);
 8002a78:	4b2e      	ldr	r3, [pc, #184]	@ (8002b34 <main+0x1b8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fe85 	bl	800278c <draw_menu>
	                 break;
 8002a82:	e052      	b.n	8002b2a <main+0x1ae>

	             case 's':
	                 selected++;
 8002a84:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <main+0x1b8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8002b34 <main+0x1b8>)
 8002a8c:	6013      	str	r3, [r2, #0]
	                 if (selected >= NUM_OPTIONS) selected = 0;
 8002a8e:	4b29      	ldr	r3, [pc, #164]	@ (8002b34 <main+0x1b8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b03      	cmp	r3, #3
 8002a94:	d902      	bls.n	8002a9c <main+0x120>
 8002a96:	4b27      	ldr	r3, [pc, #156]	@ (8002b34 <main+0x1b8>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
	                 draw_menu(selected);
 8002a9c:	4b25      	ldr	r3, [pc, #148]	@ (8002b34 <main+0x1b8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff fe73 	bl	800278c <draw_menu>
	                 break;
 8002aa6:	e040      	b.n	8002b2a <main+0x1ae>

	             case '\r':
	            	 fillScreen(BLACK);
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	f7fe fcaf 	bl	800140c <fillScreen>
	            	 menu[selected].action();
 8002aae:	4b21      	ldr	r3, [pc, #132]	@ (8002b34 <main+0x1b8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a25      	ldr	r2, [pc, #148]	@ (8002b48 <main+0x1cc>)
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4798      	blx	r3
	                 HAL_Delay(1000);
 8002abc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ac0:	f000 fd36 	bl	8003530 <HAL_Delay>
	                 draw_menu(selected);
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <main+0x1b8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fe5f 	bl	800278c <draw_menu>

	                 break;
 8002ace:	e02c      	b.n	8002b2a <main+0x1ae>
	             case 'a': // decrease brightness
	                    if (brightness >= 10) brightness -= 10;
 8002ad0:	4b17      	ldr	r3, [pc, #92]	@ (8002b30 <main+0x1b4>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b09      	cmp	r3, #9
 8002ad6:	d906      	bls.n	8002ae6 <main+0x16a>
 8002ad8:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <main+0x1b4>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	3b0a      	subs	r3, #10
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	4b13      	ldr	r3, [pc, #76]	@ (8002b30 <main+0x1b4>)
 8002ae2:	701a      	strb	r2, [r3, #0]
 8002ae4:	e002      	b.n	8002aec <main+0x170>
	                    else brightness = 0;
 8002ae6:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <main+0x1b4>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]
	                    set_backlight_brightness(brightness);
 8002aec:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <main+0x1b4>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff fe9b 	bl	800282c <set_backlight_brightness>
	                    backlight_display();
 8002af6:	f7ff febd 	bl	8002874 <backlight_display>
	                    break;
 8002afa:	e016      	b.n	8002b2a <main+0x1ae>

	                case 'd': // increase brightness
	                    if (brightness <= 90) brightness += 10;
 8002afc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <main+0x1b4>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b5a      	cmp	r3, #90	@ 0x5a
 8002b02:	d806      	bhi.n	8002b12 <main+0x196>
 8002b04:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <main+0x1b4>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	330a      	adds	r3, #10
 8002b0a:	b2da      	uxtb	r2, r3
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <main+0x1b4>)
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e002      	b.n	8002b18 <main+0x19c>
	                    else brightness = 100;
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <main+0x1b4>)
 8002b14:	2264      	movs	r2, #100	@ 0x64
 8002b16:	701a      	strb	r2, [r3, #0]
	                    set_backlight_brightness(brightness);
 8002b18:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <main+0x1b4>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fe85 	bl	800282c <set_backlight_brightness>
	                    backlight_display();
 8002b22:	f7ff fea7 	bl	8002874 <backlight_display>
	                    break;
 8002b26:	bf00      	nop
 8002b28:	e754      	b.n	80029d4 <main+0x58>
	  if (rx_ready) {
 8002b2a:	e753      	b.n	80029d4 <main+0x58>
 8002b2c:	20000238 	.word	0x20000238
 8002b30:	2000000c 	.word	0x2000000c
 8002b34:	20000288 	.word	0x20000288
 8002b38:	20000286 	.word	0x20000286
 8002b3c:	200000bc 	.word	0x200000bc
 8002b40:	20000284 	.word	0x20000284
 8002b44:	20000285 	.word	0x20000285
 8002b48:	20000010 	.word	0x20000010

08002b4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b096      	sub	sp, #88	@ 0x58
 8002b50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b52:	f107 0314 	add.w	r3, r7, #20
 8002b56:	2244      	movs	r2, #68	@ 0x44
 8002b58:	2100      	movs	r1, #0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f005 ffb0 	bl	8008ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b60:	463b      	mov	r3, r7
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	605a      	str	r2, [r3, #4]
 8002b68:	609a      	str	r2, [r3, #8]
 8002b6a:	60da      	str	r2, [r3, #12]
 8002b6c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002b6e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002b72:	f001 fbdf 	bl	8004334 <HAL_PWREx_ControlVoltageScaling>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002b7c:	f000 f9f8 	bl	8002f70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b80:	2302      	movs	r3, #2
 8002b82:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b88:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b8a:	2340      	movs	r3, #64	@ 0x40
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b92:	2302      	movs	r3, #2
 8002b94:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b96:	2301      	movs	r3, #1
 8002b98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002b9a:	230a      	movs	r3, #10
 8002b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002baa:	f107 0314 	add.w	r3, r7, #20
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f001 fc26 	bl	8004400 <HAL_RCC_OscConfig>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002bba:	f000 f9d9 	bl	8002f70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bbe:	230f      	movs	r3, #15
 8002bc0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	2104      	movs	r1, #4
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f002 f82c 	bl	8004c34 <HAL_RCC_ClockConfig>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002be2:	f000 f9c5 	bl	8002f70 <Error_Handler>
  }
}
 8002be6:	bf00      	nop
 8002be8:	3758      	adds	r7, #88	@ 0x58
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
	...

08002bf0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002bf4:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002bf6:	4a13      	ldr	r2, [pc, #76]	@ (8002c44 <MX_LPUART1_UART_Init+0x54>)
 8002bf8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002bfa:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002bfc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c02:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002c08:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002c14:	4b0a      	ldr	r3, [pc, #40]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c16:	220c      	movs	r2, #12
 8002c18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c1a:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c20:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002c2c:	4804      	ldr	r0, [pc, #16]	@ (8002c40 <MX_LPUART1_UART_Init+0x50>)
 8002c2e:	f004 fb29 	bl	8007284 <HAL_UART_Init>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002c38:	f000 f99a 	bl	8002f70 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	200000bc 	.word	0x200000bc
 8002c44:	40008000 	.word	0x40008000

08002c48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc0 <MX_SPI1_Init+0x78>)
 8002c50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c52:	4b1a      	ldr	r3, [pc, #104]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c5a:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c60:	4b16      	ldr	r3, [pc, #88]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c62:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002c66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c68:	4b14      	ldr	r3, [pc, #80]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c6e:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c74:	4b11      	ldr	r3, [pc, #68]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c7e:	2218      	movs	r2, #24
 8002c80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c82:	4b0e      	ldr	r3, [pc, #56]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c88:	4b0c      	ldr	r3, [pc, #48]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c94:	4b09      	ldr	r3, [pc, #36]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c96:	2207      	movs	r2, #7
 8002c98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c9a:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002ca2:	2208      	movs	r2, #8
 8002ca4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ca6:	4805      	ldr	r0, [pc, #20]	@ (8002cbc <MX_SPI1_Init+0x74>)
 8002ca8:	f002 feb2 	bl	8005a10 <HAL_SPI_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002cb2:	f000 f95d 	bl	8002f70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000144 	.word	0x20000144
 8002cc0:	40013000 	.word	0x40013000

08002cc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b096      	sub	sp, #88	@ 0x58
 8002cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]
 8002cd4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cd6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	60da      	str	r2, [r3, #12]
 8002ce4:	611a      	str	r2, [r3, #16]
 8002ce6:	615a      	str	r2, [r3, #20]
 8002ce8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	222c      	movs	r2, #44	@ 0x2c
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f005 fee5 	bl	8008ac0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cf6:	4b39      	ldr	r3, [pc, #228]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002cf8:	4a39      	ldr	r2, [pc, #228]	@ (8002de0 <MX_TIM1_Init+0x11c>)
 8002cfa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8002cfc:	4b37      	ldr	r3, [pc, #220]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002cfe:	2207      	movs	r2, #7
 8002d00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d02:	4b36      	ldr	r3, [pc, #216]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002d08:	4b34      	ldr	r3, [pc, #208]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d10:	4b32      	ldr	r3, [pc, #200]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d16:	4b31      	ldr	r3, [pc, #196]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d22:	482e      	ldr	r0, [pc, #184]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d24:	f003 fb94 	bl	8006450 <HAL_TIM_PWM_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002d2e:	f000 f91f 	bl	8002f70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d32:	2300      	movs	r3, #0
 8002d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d36:	2300      	movs	r3, #0
 8002d38:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d3e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002d42:	4619      	mov	r1, r3
 8002d44:	4825      	ldr	r0, [pc, #148]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d46:	f004 f997 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002d50:	f000 f90e 	bl	8002f70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d54:	2360      	movs	r3, #96	@ 0x60
 8002d56:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d60:	2300      	movs	r3, #0
 8002d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d64:	2300      	movs	r3, #0
 8002d66:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d74:	2200      	movs	r2, #0
 8002d76:	4619      	mov	r1, r3
 8002d78:	4818      	ldr	r0, [pc, #96]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002d7a:	f003 fcc7 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002d84:	f000 f8f4 	bl	8002f70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002da0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002daa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002db4:	2300      	movs	r3, #0
 8002db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002db8:	1d3b      	adds	r3, r7, #4
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4807      	ldr	r0, [pc, #28]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002dbe:	f004 f9e3 	bl	8007188 <HAL_TIMEx_ConfigBreakDeadTime>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002dc8:	f000 f8d2 	bl	8002f70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002dcc:	4803      	ldr	r0, [pc, #12]	@ (8002ddc <MX_TIM1_Init+0x118>)
 8002dce:	f000 fa43 	bl	8003258 <HAL_TIM_MspPostInit>

}
 8002dd2:	bf00      	nop
 8002dd4:	3758      	adds	r7, #88	@ 0x58
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000238 	.word	0x20000238
 8002de0:	40012c00 	.word	0x40012c00

08002de4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dea:	4b10      	ldr	r3, [pc, #64]	@ (8002e2c <MX_DMA_Init+0x48>)
 8002dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dee:	4a0f      	ldr	r2, [pc, #60]	@ (8002e2c <MX_DMA_Init+0x48>)
 8002df0:	f043 0301 	orr.w	r3, r3, #1
 8002df4:	6493      	str	r3, [r2, #72]	@ 0x48
 8002df6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <MX_DMA_Init+0x48>)
 8002df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	607b      	str	r3, [r7, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2100      	movs	r1, #0
 8002e06:	200c      	movs	r0, #12
 8002e08:	f000 fc91 	bl	800372e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002e0c:	200c      	movs	r0, #12
 8002e0e:	f000 fcaa 	bl	8003766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2100      	movs	r1, #0
 8002e16:	200d      	movs	r0, #13
 8002e18:	f000 fc89 	bl	800372e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002e1c:	200d      	movs	r0, #13
 8002e1e:	f000 fca2 	bl	8003766 <HAL_NVIC_EnableIRQ>

}
 8002e22:	bf00      	nop
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40021000 	.word	0x40021000

08002e30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08c      	sub	sp, #48	@ 0x30
 8002e34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e36:	f107 031c 	add.w	r3, r7, #28
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	605a      	str	r2, [r3, #4]
 8002e40:	609a      	str	r2, [r3, #8]
 8002e42:	60da      	str	r2, [r3, #12]
 8002e44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e46:	4b46      	ldr	r3, [pc, #280]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4a:	4a45      	ldr	r2, [pc, #276]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e52:	4b43      	ldr	r3, [pc, #268]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	61bb      	str	r3, [r7, #24]
 8002e5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e5e:	4b40      	ldr	r3, [pc, #256]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e62:	4a3f      	ldr	r2, [pc, #252]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e64:	f043 0320 	orr.w	r3, r3, #32
 8002e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e76:	4b3a      	ldr	r3, [pc, #232]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7a:	4a39      	ldr	r2, [pc, #228]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e7c:	f043 0310 	orr.w	r3, r3, #16
 8002e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e82:	4b37      	ldr	r3, [pc, #220]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e86:	f003 0310 	and.w	r3, r3, #16
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e8e:	4b34      	ldr	r3, [pc, #208]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e92:	4a33      	ldr	r2, [pc, #204]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e94:	f043 0302 	orr.w	r3, r3, #2
 8002e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e9a:	4b31      	ldr	r3, [pc, #196]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ea6:	4b2e      	ldr	r3, [pc, #184]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a2d      	ldr	r2, [pc, #180]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002eac:	f043 0308 	orr.w	r3, r3, #8
 8002eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ebe:	4b28      	ldr	r3, [pc, #160]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	4a27      	ldr	r2, [pc, #156]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002ec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eca:	4b25      	ldr	r3, [pc, #148]	@ (8002f60 <MX_GPIO_Init+0x130>)
 8002ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002ed6:	f001 fa83 	bl	80043e0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8002eda:	2200      	movs	r2, #0
 8002edc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ee0:	4820      	ldr	r0, [pc, #128]	@ (8002f64 <MX_GPIO_Init+0x134>)
 8002ee2:	f001 f9e7 	bl	80042b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002eec:	481e      	ldr	r0, [pc, #120]	@ (8002f68 <MX_GPIO_Init+0x138>)
 8002eee:	f001 f9e1 	bl	80042b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CS_Pin|reset_Pin, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002ef8:	481c      	ldr	r0, [pc, #112]	@ (8002f6c <MX_GPIO_Init+0x13c>)
 8002efa:	f001 f9db 	bl	80042b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DC_Pin */
  GPIO_InitStruct.Pin = DC_Pin;
 8002efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f04:	2301      	movs	r3, #1
 8002f06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8002f10:	f107 031c 	add.w	r3, r7, #28
 8002f14:	4619      	mov	r1, r3
 8002f16:	4813      	ldr	r0, [pc, #76]	@ (8002f64 <MX_GPIO_Init+0x134>)
 8002f18:	f000 ff48 	bl	8003dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002f1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f22:	2301      	movs	r3, #1
 8002f24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2e:	f107 031c 	add.w	r3, r7, #28
 8002f32:	4619      	mov	r1, r3
 8002f34:	480c      	ldr	r0, [pc, #48]	@ (8002f68 <MX_GPIO_Init+0x138>)
 8002f36:	f000 ff39 	bl	8003dac <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin reset_Pin */
  GPIO_InitStruct.Pin = CS_Pin|reset_Pin;
 8002f3a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f40:	2301      	movs	r3, #1
 8002f42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f4c:	f107 031c 	add.w	r3, r7, #28
 8002f50:	4619      	mov	r1, r3
 8002f52:	4806      	ldr	r0, [pc, #24]	@ (8002f6c <MX_GPIO_Init+0x13c>)
 8002f54:	f000 ff2a 	bl	8003dac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f58:	bf00      	nop
 8002f5a:	3730      	adds	r7, #48	@ 0x30
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40021000 	.word	0x40021000
 8002f64:	48001400 	.word	0x48001400
 8002f68:	48000400 	.word	0x48000400
 8002f6c:	48000c00 	.word	0x48000c00

08002f70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f74:	b672      	cpsid	i
}
 8002f76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f78:	bf00      	nop
 8002f7a:	e7fd      	b.n	8002f78 <Error_Handler+0x8>

08002f7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f82:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f86:	4a0e      	ldr	r2, [pc, #56]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	607b      	str	r3, [r7, #4]
 8002f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9e:	4a08      	ldr	r2, [pc, #32]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <HAL_MspInit+0x44>)
 8002fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fae:	603b      	str	r3, [r7, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	40021000 	.word	0x40021000

08002fc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b0ac      	sub	sp, #176	@ 0xb0
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fdc:	f107 0310 	add.w	r3, r7, #16
 8002fe0:	228c      	movs	r2, #140	@ 0x8c
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f005 fd6b 	bl	8008ac0 <memset>
  if(huart->Instance==LPUART1)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a26      	ldr	r2, [pc, #152]	@ (8003088 <HAL_UART_MspInit+0xc4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d145      	bne.n	8003080 <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002ff4:	2320      	movs	r3, #32
 8002ff6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ffc:	f107 0310 	add.w	r3, r7, #16
 8003000:	4618      	mov	r0, r3
 8003002:	f002 f83b 	bl	800507c <HAL_RCCEx_PeriphCLKConfig>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800300c:	f7ff ffb0 	bl	8002f70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003010:	4b1e      	ldr	r3, [pc, #120]	@ (800308c <HAL_UART_MspInit+0xc8>)
 8003012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003014:	4a1d      	ldr	r2, [pc, #116]	@ (800308c <HAL_UART_MspInit+0xc8>)
 8003016:	f043 0301 	orr.w	r3, r3, #1
 800301a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800301c:	4b1b      	ldr	r3, [pc, #108]	@ (800308c <HAL_UART_MspInit+0xc8>)
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003028:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_UART_MspInit+0xc8>)
 800302a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800302c:	4a17      	ldr	r2, [pc, #92]	@ (800308c <HAL_UART_MspInit+0xc8>)
 800302e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003032:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003034:	4b15      	ldr	r3, [pc, #84]	@ (800308c <HAL_UART_MspInit+0xc8>)
 8003036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003040:	f001 f9ce 	bl	80043e0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003044:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003048:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2302      	movs	r3, #2
 800304e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003052:	2300      	movs	r3, #0
 8003054:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003058:	2303      	movs	r3, #3
 800305a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800305e:	2308      	movs	r3, #8
 8003060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003064:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003068:	4619      	mov	r1, r3
 800306a:	4809      	ldr	r0, [pc, #36]	@ (8003090 <HAL_UART_MspInit+0xcc>)
 800306c:	f000 fe9e 	bl	8003dac <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003070:	2200      	movs	r2, #0
 8003072:	2100      	movs	r1, #0
 8003074:	2046      	movs	r0, #70	@ 0x46
 8003076:	f000 fb5a 	bl	800372e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800307a:	2046      	movs	r0, #70	@ 0x46
 800307c:	f000 fb73 	bl	8003766 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8003080:	bf00      	nop
 8003082:	37b0      	adds	r7, #176	@ 0xb0
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40008000 	.word	0x40008000
 800308c:	40021000 	.word	0x40021000
 8003090:	48001800 	.word	0x48001800

08003094 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08a      	sub	sp, #40	@ 0x28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800309c:	f107 0314 	add.w	r3, r7, #20
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	605a      	str	r2, [r3, #4]
 80030a6:	609a      	str	r2, [r3, #8]
 80030a8:	60da      	str	r2, [r3, #12]
 80030aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a40      	ldr	r2, [pc, #256]	@ (80031b4 <HAL_SPI_MspInit+0x120>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d17a      	bne.n	80031ac <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030b6:	4b40      	ldr	r3, [pc, #256]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ba:	4a3f      	ldr	r2, [pc, #252]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80030c2:	4b3d      	ldr	r3, [pc, #244]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ce:	4b3a      	ldr	r3, [pc, #232]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	4a39      	ldr	r2, [pc, #228]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030da:	4b37      	ldr	r3, [pc, #220]	@ (80031b8 <HAL_SPI_MspInit+0x124>)
 80030dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80030e6:	23e0      	movs	r3, #224	@ 0xe0
 80030e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ea:	2302      	movs	r3, #2
 80030ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f2:	2303      	movs	r3, #3
 80030f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030f6:	2305      	movs	r3, #5
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fa:	f107 0314 	add.w	r3, r7, #20
 80030fe:	4619      	mov	r1, r3
 8003100:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003104:	f000 fe52 	bl	8003dac <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8003108:	4b2c      	ldr	r3, [pc, #176]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 800310a:	4a2d      	ldr	r2, [pc, #180]	@ (80031c0 <HAL_SPI_MspInit+0x12c>)
 800310c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800310e:	4b2b      	ldr	r3, [pc, #172]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003110:	2201      	movs	r2, #1
 8003112:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003114:	4b29      	ldr	r3, [pc, #164]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003116:	2200      	movs	r2, #0
 8003118:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800311a:	4b28      	ldr	r3, [pc, #160]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 800311c:	2200      	movs	r2, #0
 800311e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003120:	4b26      	ldr	r3, [pc, #152]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003122:	2280      	movs	r2, #128	@ 0x80
 8003124:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003126:	4b25      	ldr	r3, [pc, #148]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003128:	2200      	movs	r2, #0
 800312a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800312c:	4b23      	ldr	r3, [pc, #140]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 800312e:	2200      	movs	r2, #0
 8003130:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003132:	4b22      	ldr	r3, [pc, #136]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003134:	2200      	movs	r2, #0
 8003136:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003138:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 800313a:	2200      	movs	r2, #0
 800313c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800313e:	481f      	ldr	r0, [pc, #124]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003140:	f000 fb2c 	bl	800379c <HAL_DMA_Init>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800314a:	f7ff ff11 	bl	8002f70 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a1a      	ldr	r2, [pc, #104]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003152:	659a      	str	r2, [r3, #88]	@ 0x58
 8003154:	4a19      	ldr	r2, [pc, #100]	@ (80031bc <HAL_SPI_MspInit+0x128>)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800315a:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 800315c:	4a1a      	ldr	r2, [pc, #104]	@ (80031c8 <HAL_SPI_MspInit+0x134>)
 800315e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8003160:	4b18      	ldr	r3, [pc, #96]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003162:	2201      	movs	r2, #1
 8003164:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003166:	4b17      	ldr	r3, [pc, #92]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003168:	2210      	movs	r2, #16
 800316a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316c:	4b15      	ldr	r3, [pc, #84]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 800316e:	2200      	movs	r2, #0
 8003170:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003172:	4b14      	ldr	r3, [pc, #80]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003174:	2280      	movs	r2, #128	@ 0x80
 8003176:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003178:	4b12      	ldr	r3, [pc, #72]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 800317a:	2200      	movs	r2, #0
 800317c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800317e:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003180:	2200      	movs	r2, #0
 8003182:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003184:	4b0f      	ldr	r3, [pc, #60]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003186:	2200      	movs	r2, #0
 8003188:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800318a:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 800318c:	2200      	movs	r2, #0
 800318e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003190:	480c      	ldr	r0, [pc, #48]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 8003192:	f000 fb03 	bl	800379c <HAL_DMA_Init>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800319c:	f7ff fee8 	bl	8002f70 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a08      	ldr	r2, [pc, #32]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 80031a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80031a6:	4a07      	ldr	r2, [pc, #28]	@ (80031c4 <HAL_SPI_MspInit+0x130>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80031ac:	bf00      	nop
 80031ae:	3728      	adds	r7, #40	@ 0x28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40013000 	.word	0x40013000
 80031b8:	40021000 	.word	0x40021000
 80031bc:	200001a8 	.word	0x200001a8
 80031c0:	4002001c 	.word	0x4002001c
 80031c4:	200001f0 	.word	0x200001f0
 80031c8:	40020030 	.word	0x40020030

080031cc <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003210 <HAL_SPI_MspDeInit+0x44>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d114      	bne.n	8003208 <HAL_SPI_MspDeInit+0x3c>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80031de:	4b0d      	ldr	r3, [pc, #52]	@ (8003214 <HAL_SPI_MspDeInit+0x48>)
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003214 <HAL_SPI_MspDeInit+0x48>)
 80031e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031e8:	6613      	str	r3, [r2, #96]	@ 0x60
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80031ea:	21e0      	movs	r1, #224	@ 0xe0
 80031ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031f0:	f000 ff6e 	bl	80040d0 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fb87 	bl	800390c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fb82 	bl	800390c <HAL_DMA_DeInit>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40013000 	.word	0x40013000
 8003214:	40021000 	.word	0x40021000

08003218 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a0a      	ldr	r2, [pc, #40]	@ (8003250 <HAL_TIM_PWM_MspInit+0x38>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d10b      	bne.n	8003242 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800322a:	4b0a      	ldr	r3, [pc, #40]	@ (8003254 <HAL_TIM_PWM_MspInit+0x3c>)
 800322c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800322e:	4a09      	ldr	r2, [pc, #36]	@ (8003254 <HAL_TIM_PWM_MspInit+0x3c>)
 8003230:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003234:	6613      	str	r3, [r2, #96]	@ 0x60
 8003236:	4b07      	ldr	r3, [pc, #28]	@ (8003254 <HAL_TIM_PWM_MspInit+0x3c>)
 8003238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003242:	bf00      	nop
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40021000 	.word	0x40021000

08003258 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003260:	f107 030c 	add.w	r3, r7, #12
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a11      	ldr	r2, [pc, #68]	@ (80032bc <HAL_TIM_MspPostInit+0x64>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d11c      	bne.n	80032b4 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800327a:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <HAL_TIM_MspPostInit+0x68>)
 800327c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800327e:	4a10      	ldr	r2, [pc, #64]	@ (80032c0 <HAL_TIM_MspPostInit+0x68>)
 8003280:	f043 0310 	orr.w	r3, r3, #16
 8003284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003286:	4b0e      	ldr	r3, [pc, #56]	@ (80032c0 <HAL_TIM_MspPostInit+0x68>)
 8003288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	60bb      	str	r3, [r7, #8]
 8003290:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003292:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003296:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003298:	2302      	movs	r3, #2
 800329a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80032a4:	2301      	movs	r3, #1
 80032a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80032a8:	f107 030c 	add.w	r3, r7, #12
 80032ac:	4619      	mov	r1, r3
 80032ae:	4805      	ldr	r0, [pc, #20]	@ (80032c4 <HAL_TIM_MspPostInit+0x6c>)
 80032b0:	f000 fd7c 	bl	8003dac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80032b4:	bf00      	nop
 80032b6:	3720      	adds	r7, #32
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40012c00 	.word	0x40012c00
 80032c0:	40021000 	.word	0x40021000
 80032c4:	48001000 	.word	0x48001000

080032c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032cc:	bf00      	nop
 80032ce:	e7fd      	b.n	80032cc <NMI_Handler+0x4>

080032d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <HardFault_Handler+0x4>

080032d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032dc:	bf00      	nop
 80032de:	e7fd      	b.n	80032dc <MemManage_Handler+0x4>

080032e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032e4:	bf00      	nop
 80032e6:	e7fd      	b.n	80032e4 <BusFault_Handler+0x4>

080032e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032ec:	bf00      	nop
 80032ee:	e7fd      	b.n	80032ec <UsageFault_Handler+0x4>

080032f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032fe:	b480      	push	{r7}
 8003300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003302:	bf00      	nop
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003310:	bf00      	nop
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800331e:	f000 f8e7 	bl	80034f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003322:	bf00      	nop
 8003324:	bd80      	pop	{r7, pc}
	...

08003328 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800332c:	4802      	ldr	r0, [pc, #8]	@ (8003338 <DMA1_Channel2_IRQHandler+0x10>)
 800332e:	f000 fc5e 	bl	8003bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200001a8 	.word	0x200001a8

0800333c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003340:	4802      	ldr	r0, [pc, #8]	@ (800334c <DMA1_Channel3_IRQHandler+0x10>)
 8003342:	f000 fc54 	bl	8003bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200001f0 	.word	0x200001f0

08003350 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003354:	4802      	ldr	r0, [pc, #8]	@ (8003360 <LPUART1_IRQHandler+0x10>)
 8003356:	f004 f82f 	bl	80073b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	200000bc 	.word	0x200000bc

08003364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800336c:	4a14      	ldr	r2, [pc, #80]	@ (80033c0 <_sbrk+0x5c>)
 800336e:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <_sbrk+0x60>)
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <_sbrk+0x64>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d102      	bne.n	8003386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003380:	4b11      	ldr	r3, [pc, #68]	@ (80033c8 <_sbrk+0x64>)
 8003382:	4a12      	ldr	r2, [pc, #72]	@ (80033cc <_sbrk+0x68>)
 8003384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003386:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <_sbrk+0x64>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4413      	add	r3, r2
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	429a      	cmp	r2, r3
 8003392:	d207      	bcs.n	80033a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003394:	f005 fbac 	bl	8008af0 <__errno>
 8003398:	4603      	mov	r3, r0
 800339a:	220c      	movs	r2, #12
 800339c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800339e:	f04f 33ff 	mov.w	r3, #4294967295
 80033a2:	e009      	b.n	80033b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033a4:	4b08      	ldr	r3, [pc, #32]	@ (80033c8 <_sbrk+0x64>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033aa:	4b07      	ldr	r3, [pc, #28]	@ (80033c8 <_sbrk+0x64>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	4a05      	ldr	r2, [pc, #20]	@ (80033c8 <_sbrk+0x64>)
 80033b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033b6:	68fb      	ldr	r3, [r7, #12]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3718      	adds	r7, #24
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20050000 	.word	0x20050000
 80033c4:	00000400 	.word	0x00000400
 80033c8:	2000028c 	.word	0x2000028c
 80033cc:	200003e0 	.word	0x200003e0

080033d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80033d4:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <SystemInit+0x20>)
 80033d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033da:	4a05      	ldr	r2, [pc, #20]	@ (80033f0 <SystemInit+0x20>)
 80033dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800342c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033f8:	f7ff ffea 	bl	80033d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033fc:	480c      	ldr	r0, [pc, #48]	@ (8003430 <LoopForever+0x6>)
  ldr r1, =_edata
 80033fe:	490d      	ldr	r1, [pc, #52]	@ (8003434 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003400:	4a0d      	ldr	r2, [pc, #52]	@ (8003438 <LoopForever+0xe>)
  movs r3, #0
 8003402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003404:	e002      	b.n	800340c <LoopCopyDataInit>

08003406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800340a:	3304      	adds	r3, #4

0800340c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800340c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800340e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003410:	d3f9      	bcc.n	8003406 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003412:	4a0a      	ldr	r2, [pc, #40]	@ (800343c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003414:	4c0a      	ldr	r4, [pc, #40]	@ (8003440 <LoopForever+0x16>)
  movs r3, #0
 8003416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003418:	e001      	b.n	800341e <LoopFillZerobss>

0800341a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800341a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800341c:	3204      	adds	r2, #4

0800341e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800341e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003420:	d3fb      	bcc.n	800341a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003422:	f005 fb6b 	bl	8008afc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003426:	f7ff faa9 	bl	800297c <main>

0800342a <LoopForever>:

LoopForever:
    b LoopForever
 800342a:	e7fe      	b.n	800342a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800342c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003430:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003434:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003438:	08009a88 	.word	0x08009a88
  ldr r2, =_sbss
 800343c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003440:	200003dc 	.word	0x200003dc

08003444 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003444:	e7fe      	b.n	8003444 <ADC1_2_IRQHandler>

08003446 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003450:	2003      	movs	r0, #3
 8003452:	f000 f961 	bl	8003718 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003456:	200f      	movs	r0, #15
 8003458:	f000 f80e 	bl	8003478 <HAL_InitTick>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	71fb      	strb	r3, [r7, #7]
 8003466:	e001      	b.n	800346c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003468:	f7ff fd88 	bl	8002f7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800346c:	79fb      	ldrb	r3, [r7, #7]
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003480:	2300      	movs	r3, #0
 8003482:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003484:	4b17      	ldr	r3, [pc, #92]	@ (80034e4 <HAL_InitTick+0x6c>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d023      	beq.n	80034d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800348c:	4b16      	ldr	r3, [pc, #88]	@ (80034e8 <HAL_InitTick+0x70>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <HAL_InitTick+0x6c>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	4619      	mov	r1, r3
 8003496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800349a:	fbb3 f3f1 	udiv	r3, r3, r1
 800349e:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f96d 	bl	8003782 <HAL_SYSTICK_Config>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10f      	bne.n	80034ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b0f      	cmp	r3, #15
 80034b2:	d809      	bhi.n	80034c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b4:	2200      	movs	r2, #0
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	f04f 30ff 	mov.w	r0, #4294967295
 80034bc:	f000 f937 	bl	800372e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034c0:	4a0a      	ldr	r2, [pc, #40]	@ (80034ec <HAL_InitTick+0x74>)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e007      	b.n	80034d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	73fb      	strb	r3, [r7, #15]
 80034cc:	e004      	b.n	80034d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
 80034d2:	e001      	b.n	80034d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000038 	.word	0x20000038
 80034e8:	20000030 	.word	0x20000030
 80034ec:	20000034 	.word	0x20000034

080034f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034f4:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <HAL_IncTick+0x20>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	461a      	mov	r2, r3
 80034fa:	4b06      	ldr	r3, [pc, #24]	@ (8003514 <HAL_IncTick+0x24>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4413      	add	r3, r2
 8003500:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <HAL_IncTick+0x24>)
 8003502:	6013      	str	r3, [r2, #0]
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	20000038 	.word	0x20000038
 8003514:	20000290 	.word	0x20000290

08003518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  return uwTick;
 800351c:	4b03      	ldr	r3, [pc, #12]	@ (800352c <HAL_GetTick+0x14>)
 800351e:	681b      	ldr	r3, [r3, #0]
}
 8003520:	4618      	mov	r0, r3
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	20000290 	.word	0x20000290

08003530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003538:	f7ff ffee 	bl	8003518 <HAL_GetTick>
 800353c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003548:	d005      	beq.n	8003556 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800354a:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <HAL_Delay+0x44>)
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4413      	add	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003556:	bf00      	nop
 8003558:	f7ff ffde 	bl	8003518 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	429a      	cmp	r2, r3
 8003566:	d8f7      	bhi.n	8003558 <HAL_Delay+0x28>
  {
  }
}
 8003568:	bf00      	nop
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	20000038 	.word	0x20000038

08003578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <__NVIC_SetPriorityGrouping+0x44>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003594:	4013      	ands	r3, r2
 8003596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035aa:	4a04      	ldr	r2, [pc, #16]	@ (80035bc <__NVIC_SetPriorityGrouping+0x44>)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	60d3      	str	r3, [r2, #12]
}
 80035b0:	bf00      	nop
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035c4:	4b04      	ldr	r3, [pc, #16]	@ (80035d8 <__NVIC_GetPriorityGrouping+0x18>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	0a1b      	lsrs	r3, r3, #8
 80035ca:	f003 0307 	and.w	r3, r3, #7
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4603      	mov	r3, r0
 80035e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	db0b      	blt.n	8003606 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	f003 021f 	and.w	r2, r3, #31
 80035f4:	4907      	ldr	r1, [pc, #28]	@ (8003614 <__NVIC_EnableIRQ+0x38>)
 80035f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	2001      	movs	r0, #1
 80035fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	e000e100 	.word	0xe000e100

08003618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	6039      	str	r1, [r7, #0]
 8003622:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	2b00      	cmp	r3, #0
 800362a:	db0a      	blt.n	8003642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	b2da      	uxtb	r2, r3
 8003630:	490c      	ldr	r1, [pc, #48]	@ (8003664 <__NVIC_SetPriority+0x4c>)
 8003632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003636:	0112      	lsls	r2, r2, #4
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	440b      	add	r3, r1
 800363c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003640:	e00a      	b.n	8003658 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	b2da      	uxtb	r2, r3
 8003646:	4908      	ldr	r1, [pc, #32]	@ (8003668 <__NVIC_SetPriority+0x50>)
 8003648:	79fb      	ldrb	r3, [r7, #7]
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	3b04      	subs	r3, #4
 8003650:	0112      	lsls	r2, r2, #4
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	440b      	add	r3, r1
 8003656:	761a      	strb	r2, [r3, #24]
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	e000e100 	.word	0xe000e100
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800366c:	b480      	push	{r7}
 800366e:	b089      	sub	sp, #36	@ 0x24
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f1c3 0307 	rsb	r3, r3, #7
 8003686:	2b04      	cmp	r3, #4
 8003688:	bf28      	it	cs
 800368a:	2304      	movcs	r3, #4
 800368c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	3304      	adds	r3, #4
 8003692:	2b06      	cmp	r3, #6
 8003694:	d902      	bls.n	800369c <NVIC_EncodePriority+0x30>
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3b03      	subs	r3, #3
 800369a:	e000      	b.n	800369e <NVIC_EncodePriority+0x32>
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a0:	f04f 32ff 	mov.w	r2, #4294967295
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	43da      	mvns	r2, r3
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	401a      	ands	r2, r3
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b4:	f04f 31ff 	mov.w	r1, #4294967295
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	fa01 f303 	lsl.w	r3, r1, r3
 80036be:	43d9      	mvns	r1, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c4:	4313      	orrs	r3, r2
         );
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3724      	adds	r7, #36	@ 0x24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
	...

080036d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3b01      	subs	r3, #1
 80036e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e4:	d301      	bcc.n	80036ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036e6:	2301      	movs	r3, #1
 80036e8:	e00f      	b.n	800370a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <SysTick_Config+0x40>)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3b01      	subs	r3, #1
 80036f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036f2:	210f      	movs	r1, #15
 80036f4:	f04f 30ff 	mov.w	r0, #4294967295
 80036f8:	f7ff ff8e 	bl	8003618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036fc:	4b05      	ldr	r3, [pc, #20]	@ (8003714 <SysTick_Config+0x40>)
 80036fe:	2200      	movs	r2, #0
 8003700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003702:	4b04      	ldr	r3, [pc, #16]	@ (8003714 <SysTick_Config+0x40>)
 8003704:	2207      	movs	r2, #7
 8003706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	e000e010 	.word	0xe000e010

08003718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7ff ff29 	bl	8003578 <__NVIC_SetPriorityGrouping>
}
 8003726:	bf00      	nop
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	4603      	mov	r3, r0
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
 800373a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003740:	f7ff ff3e 	bl	80035c0 <__NVIC_GetPriorityGrouping>
 8003744:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	6978      	ldr	r0, [r7, #20]
 800374c:	f7ff ff8e 	bl	800366c <NVIC_EncodePriority>
 8003750:	4602      	mov	r2, r0
 8003752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff5d 	bl	8003618 <__NVIC_SetPriority>
}
 800375e:	bf00      	nop
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	4603      	mov	r3, r0
 800376e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff ff31 	bl	80035dc <__NVIC_EnableIRQ>
}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ffa2 	bl	80036d4 <SysTick_Config>
 8003790:	4603      	mov	r3, r0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
	...

0800379c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e098      	b.n	80038e0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	4b4d      	ldr	r3, [pc, #308]	@ (80038ec <HAL_DMA_Init+0x150>)
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d80f      	bhi.n	80037da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	4b4b      	ldr	r3, [pc, #300]	@ (80038f0 <HAL_DMA_Init+0x154>)
 80037c2:	4413      	add	r3, r2
 80037c4:	4a4b      	ldr	r2, [pc, #300]	@ (80038f4 <HAL_DMA_Init+0x158>)
 80037c6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ca:	091b      	lsrs	r3, r3, #4
 80037cc:	009a      	lsls	r2, r3, #2
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a48      	ldr	r2, [pc, #288]	@ (80038f8 <HAL_DMA_Init+0x15c>)
 80037d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80037d8:	e00e      	b.n	80037f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	4b46      	ldr	r3, [pc, #280]	@ (80038fc <HAL_DMA_Init+0x160>)
 80037e2:	4413      	add	r3, r2
 80037e4:	4a43      	ldr	r2, [pc, #268]	@ (80038f4 <HAL_DMA_Init+0x158>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	009a      	lsls	r2, r3, #2
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a42      	ldr	r2, [pc, #264]	@ (8003900 <HAL_DMA_Init+0x164>)
 80037f6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800380e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003812:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800381c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003828:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003834:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	4313      	orrs	r3, r2
 8003840:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003852:	d039      	beq.n	80038c8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	4a27      	ldr	r2, [pc, #156]	@ (80038f8 <HAL_DMA_Init+0x15c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d11a      	bne.n	8003894 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800385e:	4b29      	ldr	r3, [pc, #164]	@ (8003904 <HAL_DMA_Init+0x168>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003866:	f003 031c 	and.w	r3, r3, #28
 800386a:	210f      	movs	r1, #15
 800386c:	fa01 f303 	lsl.w	r3, r1, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	4924      	ldr	r1, [pc, #144]	@ (8003904 <HAL_DMA_Init+0x168>)
 8003874:	4013      	ands	r3, r2
 8003876:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003878:	4b22      	ldr	r3, [pc, #136]	@ (8003904 <HAL_DMA_Init+0x168>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6859      	ldr	r1, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003884:	f003 031c 	and.w	r3, r3, #28
 8003888:	fa01 f303 	lsl.w	r3, r1, r3
 800388c:	491d      	ldr	r1, [pc, #116]	@ (8003904 <HAL_DMA_Init+0x168>)
 800388e:	4313      	orrs	r3, r2
 8003890:	600b      	str	r3, [r1, #0]
 8003892:	e019      	b.n	80038c8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003894:	4b1c      	ldr	r3, [pc, #112]	@ (8003908 <HAL_DMA_Init+0x16c>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389c:	f003 031c 	and.w	r3, r3, #28
 80038a0:	210f      	movs	r1, #15
 80038a2:	fa01 f303 	lsl.w	r3, r1, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	4917      	ldr	r1, [pc, #92]	@ (8003908 <HAL_DMA_Init+0x16c>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80038ae:	4b16      	ldr	r3, [pc, #88]	@ (8003908 <HAL_DMA_Init+0x16c>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6859      	ldr	r1, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ba:	f003 031c 	and.w	r3, r3, #28
 80038be:	fa01 f303 	lsl.w	r3, r1, r3
 80038c2:	4911      	ldr	r1, [pc, #68]	@ (8003908 <HAL_DMA_Init+0x16c>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	40020407 	.word	0x40020407
 80038f0:	bffdfff8 	.word	0xbffdfff8
 80038f4:	cccccccd 	.word	0xcccccccd
 80038f8:	40020000 	.word	0x40020000
 80038fc:	bffdfbf8 	.word	0xbffdfbf8
 8003900:	40020400 	.word	0x40020400
 8003904:	400200a8 	.word	0x400200a8
 8003908:	400204a8 	.word	0x400204a8

0800390c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e072      	b.n	8003a04 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	461a      	mov	r2, r3
 8003934:	4b36      	ldr	r3, [pc, #216]	@ (8003a10 <HAL_DMA_DeInit+0x104>)
 8003936:	429a      	cmp	r2, r3
 8003938:	d80f      	bhi.n	800395a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	4b34      	ldr	r3, [pc, #208]	@ (8003a14 <HAL_DMA_DeInit+0x108>)
 8003942:	4413      	add	r3, r2
 8003944:	4a34      	ldr	r2, [pc, #208]	@ (8003a18 <HAL_DMA_DeInit+0x10c>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	091b      	lsrs	r3, r3, #4
 800394c:	009a      	lsls	r2, r3, #2
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a31      	ldr	r2, [pc, #196]	@ (8003a1c <HAL_DMA_DeInit+0x110>)
 8003956:	641a      	str	r2, [r3, #64]	@ 0x40
 8003958:	e00e      	b.n	8003978 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	4b2f      	ldr	r3, [pc, #188]	@ (8003a20 <HAL_DMA_DeInit+0x114>)
 8003962:	4413      	add	r3, r2
 8003964:	4a2c      	ldr	r2, [pc, #176]	@ (8003a18 <HAL_DMA_DeInit+0x10c>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	091b      	lsrs	r3, r3, #4
 800396c:	009a      	lsls	r2, r3, #2
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a2b      	ldr	r2, [pc, #172]	@ (8003a24 <HAL_DMA_DeInit+0x118>)
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003984:	f003 021c 	and.w	r2, r3, #28
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	2101      	movs	r1, #1
 800398e:	fa01 f202 	lsl.w	r2, r1, r2
 8003992:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003998:	4a20      	ldr	r2, [pc, #128]	@ (8003a1c <HAL_DMA_DeInit+0x110>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d10d      	bne.n	80039ba <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800399e:	4b22      	ldr	r3, [pc, #136]	@ (8003a28 <HAL_DMA_DeInit+0x11c>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a6:	f003 031c 	and.w	r3, r3, #28
 80039aa:	210f      	movs	r1, #15
 80039ac:	fa01 f303 	lsl.w	r3, r1, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	491d      	ldr	r1, [pc, #116]	@ (8003a28 <HAL_DMA_DeInit+0x11c>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
 80039b8:	e00c      	b.n	80039d4 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80039ba:	4b1c      	ldr	r3, [pc, #112]	@ (8003a2c <HAL_DMA_DeInit+0x120>)
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	f003 031c 	and.w	r3, r3, #28
 80039c6:	210f      	movs	r1, #15
 80039c8:	fa01 f303 	lsl.w	r3, r1, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4917      	ldr	r1, [pc, #92]	@ (8003a2c <HAL_DMA_DeInit+0x120>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	40020407 	.word	0x40020407
 8003a14:	bffdfff8 	.word	0xbffdfff8
 8003a18:	cccccccd 	.word	0xcccccccd
 8003a1c:	40020000 	.word	0x40020000
 8003a20:	bffdfbf8 	.word	0xbffdfbf8
 8003a24:	40020400 	.word	0x40020400
 8003a28:	400200a8 	.word	0x400200a8
 8003a2c:	400204a8 	.word	0x400204a8

08003a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
 8003a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_DMA_Start_IT+0x20>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e04b      	b.n	8003ae8 <HAL_DMA_Start_IT+0xb8>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d13a      	bne.n	8003ada <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0201 	bic.w	r2, r2, #1
 8003a80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	68b9      	ldr	r1, [r7, #8]
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f000 f95f 	bl	8003d4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d008      	beq.n	8003aa8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 020e 	orr.w	r2, r2, #14
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e00f      	b.n	8003ac8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0204 	bic.w	r2, r2, #4
 8003ab6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 020a 	orr.w	r2, r2, #10
 8003ac6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	e005      	b.n	8003ae6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af8:	2300      	movs	r3, #0
 8003afa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d008      	beq.n	8003b1a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e022      	b.n	8003b60 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 020e 	bic.w	r2, r2, #14
 8003b28:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0201 	bic.w	r2, r2, #1
 8003b38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3e:	f003 021c 	and.w	r2, r3, #28
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	2101      	movs	r1, #1
 8003b48:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d005      	beq.n	8003b90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2204      	movs	r2, #4
 8003b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
 8003b8e:	e029      	b.n	8003be4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 020e 	bic.w	r2, r2, #14
 8003b9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0201 	bic.w	r2, r2, #1
 8003bae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb4:	f003 021c 	and.w	r2, r3, #28
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	4798      	blx	r3
    }
  }
  return status;
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f003 031c 	and.w	r3, r3, #28
 8003c0e:	2204      	movs	r2, #4
 8003c10:	409a      	lsls	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d026      	beq.n	8003c68 <HAL_DMA_IRQHandler+0x7a>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f003 0304 	and.w	r3, r3, #4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d021      	beq.n	8003c68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f022 0204 	bic.w	r2, r2, #4
 8003c40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	f003 021c 	and.w	r2, r3, #28
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4e:	2104      	movs	r1, #4
 8003c50:	fa01 f202 	lsl.w	r2, r1, r2
 8003c54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d071      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003c66:	e06c      	b.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6c:	f003 031c 	and.w	r3, r3, #28
 8003c70:	2202      	movs	r2, #2
 8003c72:	409a      	lsls	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d02e      	beq.n	8003cda <HAL_DMA_IRQHandler+0xec>
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d029      	beq.n	8003cda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0320 	and.w	r3, r3, #32
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10b      	bne.n	8003cac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 020a 	bic.w	r2, r2, #10
 8003ca2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb0:	f003 021c 	and.w	r2, r3, #28
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb8:	2102      	movs	r1, #2
 8003cba:	fa01 f202 	lsl.w	r2, r1, r2
 8003cbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d038      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003cd8:	e033      	b.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	f003 031c 	and.w	r3, r3, #28
 8003ce2:	2208      	movs	r2, #8
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d02a      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f003 0308 	and.w	r3, r3, #8
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d025      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 020e 	bic.w	r2, r2, #14
 8003d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0c:	f003 021c 	and.w	r2, r3, #28
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	2101      	movs	r1, #1
 8003d16:	fa01 f202 	lsl.w	r2, r1, r2
 8003d1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d004      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003d42:	bf00      	nop
 8003d44:	bf00      	nop
}
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	f003 021c 	and.w	r2, r3, #28
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	2101      	movs	r1, #1
 8003d68:	fa01 f202 	lsl.w	r2, r1, r2
 8003d6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	2b10      	cmp	r3, #16
 8003d7c:	d108      	bne.n	8003d90 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d8e:	e007      	b.n	8003da0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	60da      	str	r2, [r3, #12]
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b087      	sub	sp, #28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dba:	e166      	b.n	800408a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 8158 	beq.w	8004084 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f003 0303 	and.w	r3, r3, #3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d005      	beq.n	8003dec <HAL_GPIO_Init+0x40>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d130      	bne.n	8003e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	2203      	movs	r2, #3
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	693a      	ldr	r2, [r7, #16]
 8003e00:	4013      	ands	r3, r2
 8003e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e22:	2201      	movs	r2, #1
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	f003 0201 	and.w	r2, r3, #1
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	2b03      	cmp	r3, #3
 8003e58:	d017      	beq.n	8003e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	2203      	movs	r2, #3
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d123      	bne.n	8003ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	08da      	lsrs	r2, r3, #3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3208      	adds	r2, #8
 8003e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	220f      	movs	r2, #15
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	08da      	lsrs	r2, r3, #3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3208      	adds	r2, #8
 8003ed8:	6939      	ldr	r1, [r7, #16]
 8003eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	2203      	movs	r2, #3
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f003 0203 	and.w	r2, r3, #3
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 80b2 	beq.w	8004084 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f20:	4b61      	ldr	r3, [pc, #388]	@ (80040a8 <HAL_GPIO_Init+0x2fc>)
 8003f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f24:	4a60      	ldr	r2, [pc, #384]	@ (80040a8 <HAL_GPIO_Init+0x2fc>)
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f2c:	4b5e      	ldr	r3, [pc, #376]	@ (80040a8 <HAL_GPIO_Init+0x2fc>)
 8003f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	60bb      	str	r3, [r7, #8]
 8003f36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f38:	4a5c      	ldr	r2, [pc, #368]	@ (80040ac <HAL_GPIO_Init+0x300>)
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	089b      	lsrs	r3, r3, #2
 8003f3e:	3302      	adds	r3, #2
 8003f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f003 0303 	and.w	r3, r3, #3
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	220f      	movs	r2, #15
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f62:	d02b      	beq.n	8003fbc <HAL_GPIO_Init+0x210>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a52      	ldr	r2, [pc, #328]	@ (80040b0 <HAL_GPIO_Init+0x304>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d025      	beq.n	8003fb8 <HAL_GPIO_Init+0x20c>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a51      	ldr	r2, [pc, #324]	@ (80040b4 <HAL_GPIO_Init+0x308>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d01f      	beq.n	8003fb4 <HAL_GPIO_Init+0x208>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a50      	ldr	r2, [pc, #320]	@ (80040b8 <HAL_GPIO_Init+0x30c>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d019      	beq.n	8003fb0 <HAL_GPIO_Init+0x204>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a4f      	ldr	r2, [pc, #316]	@ (80040bc <HAL_GPIO_Init+0x310>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d013      	beq.n	8003fac <HAL_GPIO_Init+0x200>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a4e      	ldr	r2, [pc, #312]	@ (80040c0 <HAL_GPIO_Init+0x314>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d00d      	beq.n	8003fa8 <HAL_GPIO_Init+0x1fc>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a4d      	ldr	r2, [pc, #308]	@ (80040c4 <HAL_GPIO_Init+0x318>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d007      	beq.n	8003fa4 <HAL_GPIO_Init+0x1f8>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a4c      	ldr	r2, [pc, #304]	@ (80040c8 <HAL_GPIO_Init+0x31c>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d101      	bne.n	8003fa0 <HAL_GPIO_Init+0x1f4>
 8003f9c:	2307      	movs	r3, #7
 8003f9e:	e00e      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fa0:	2308      	movs	r3, #8
 8003fa2:	e00c      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fa4:	2306      	movs	r3, #6
 8003fa6:	e00a      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fa8:	2305      	movs	r3, #5
 8003faa:	e008      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fac:	2304      	movs	r3, #4
 8003fae:	e006      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e004      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	e002      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e000      	b.n	8003fbe <HAL_GPIO_Init+0x212>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	f002 0203 	and.w	r2, r2, #3
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	4093      	lsls	r3, r2
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fce:	4937      	ldr	r1, [pc, #220]	@ (80040ac <HAL_GPIO_Init+0x300>)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	089b      	lsrs	r3, r3, #2
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004000:	4a32      	ldr	r2, [pc, #200]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004006:	4b31      	ldr	r3, [pc, #196]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	43db      	mvns	r3, r3
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4013      	ands	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800402a:	4a28      	ldr	r2, [pc, #160]	@ (80040cc <HAL_GPIO_Init+0x320>)
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004030:	4b26      	ldr	r3, [pc, #152]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	43db      	mvns	r3, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4013      	ands	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004054:	4a1d      	ldr	r2, [pc, #116]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800405a:	4b1c      	ldr	r3, [pc, #112]	@ (80040cc <HAL_GPIO_Init+0x320>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	43db      	mvns	r3, r3
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4013      	ands	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d003      	beq.n	800407e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4313      	orrs	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800407e:	4a13      	ldr	r2, [pc, #76]	@ (80040cc <HAL_GPIO_Init+0x320>)
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	3301      	adds	r3, #1
 8004088:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	fa22 f303 	lsr.w	r3, r2, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	f47f ae91 	bne.w	8003dbc <HAL_GPIO_Init+0x10>
  }
}
 800409a:	bf00      	nop
 800409c:	bf00      	nop
 800409e:	371c      	adds	r7, #28
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	40021000 	.word	0x40021000
 80040ac:	40010000 	.word	0x40010000
 80040b0:	48000400 	.word	0x48000400
 80040b4:	48000800 	.word	0x48000800
 80040b8:	48000c00 	.word	0x48000c00
 80040bc:	48001000 	.word	0x48001000
 80040c0:	48001400 	.word	0x48001400
 80040c4:	48001800 	.word	0x48001800
 80040c8:	48001c00 	.word	0x48001c00
 80040cc:	40010400 	.word	0x40010400

080040d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040da:	2300      	movs	r3, #0
 80040dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80040de:	e0c9      	b.n	8004274 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80040e0:	2201      	movs	r2, #1
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	4013      	ands	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80bc 	beq.w	800426e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80040f6:	4a66      	ldr	r2, [pc, #408]	@ (8004290 <HAL_GPIO_DeInit+0x1c0>)
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	089b      	lsrs	r3, r3, #2
 80040fc:	3302      	adds	r3, #2
 80040fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004102:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	220f      	movs	r2, #15
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4013      	ands	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800411e:	d02b      	beq.n	8004178 <HAL_GPIO_DeInit+0xa8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a5c      	ldr	r2, [pc, #368]	@ (8004294 <HAL_GPIO_DeInit+0x1c4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d025      	beq.n	8004174 <HAL_GPIO_DeInit+0xa4>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a5b      	ldr	r2, [pc, #364]	@ (8004298 <HAL_GPIO_DeInit+0x1c8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d01f      	beq.n	8004170 <HAL_GPIO_DeInit+0xa0>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a5a      	ldr	r2, [pc, #360]	@ (800429c <HAL_GPIO_DeInit+0x1cc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d019      	beq.n	800416c <HAL_GPIO_DeInit+0x9c>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a59      	ldr	r2, [pc, #356]	@ (80042a0 <HAL_GPIO_DeInit+0x1d0>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_GPIO_DeInit+0x98>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a58      	ldr	r2, [pc, #352]	@ (80042a4 <HAL_GPIO_DeInit+0x1d4>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00d      	beq.n	8004164 <HAL_GPIO_DeInit+0x94>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a57      	ldr	r2, [pc, #348]	@ (80042a8 <HAL_GPIO_DeInit+0x1d8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d007      	beq.n	8004160 <HAL_GPIO_DeInit+0x90>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a56      	ldr	r2, [pc, #344]	@ (80042ac <HAL_GPIO_DeInit+0x1dc>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d101      	bne.n	800415c <HAL_GPIO_DeInit+0x8c>
 8004158:	2307      	movs	r3, #7
 800415a:	e00e      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 800415c:	2308      	movs	r3, #8
 800415e:	e00c      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004160:	2306      	movs	r3, #6
 8004162:	e00a      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004164:	2305      	movs	r3, #5
 8004166:	e008      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004168:	2304      	movs	r3, #4
 800416a:	e006      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 800416c:	2303      	movs	r3, #3
 800416e:	e004      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004170:	2302      	movs	r3, #2
 8004172:	e002      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <HAL_GPIO_DeInit+0xaa>
 8004178:	2300      	movs	r3, #0
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	f002 0203 	and.w	r2, r2, #3
 8004180:	0092      	lsls	r2, r2, #2
 8004182:	4093      	lsls	r3, r2
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	429a      	cmp	r2, r3
 8004188:	d132      	bne.n	80041f0 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800418a:	4b49      	ldr	r3, [pc, #292]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	43db      	mvns	r3, r3
 8004192:	4947      	ldr	r1, [pc, #284]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 8004194:	4013      	ands	r3, r2
 8004196:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004198:	4b45      	ldr	r3, [pc, #276]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	43db      	mvns	r3, r3
 80041a0:	4943      	ldr	r1, [pc, #268]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 80041a2:	4013      	ands	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80041a6:	4b42      	ldr	r3, [pc, #264]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	43db      	mvns	r3, r3
 80041ae:	4940      	ldr	r1, [pc, #256]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 80041b0:	4013      	ands	r3, r2
 80041b2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80041b4:	4b3e      	ldr	r3, [pc, #248]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 80041b6:	689a      	ldr	r2, [r3, #8]
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	43db      	mvns	r3, r3
 80041bc:	493c      	ldr	r1, [pc, #240]	@ (80042b0 <HAL_GPIO_DeInit+0x1e0>)
 80041be:	4013      	ands	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	220f      	movs	r2, #15
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80041d2:	4a2f      	ldr	r2, [pc, #188]	@ (8004290 <HAL_GPIO_DeInit+0x1c0>)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	089b      	lsrs	r3, r3, #2
 80041d8:	3302      	adds	r3, #2
 80041da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	43da      	mvns	r2, r3
 80041e2:	482b      	ldr	r0, [pc, #172]	@ (8004290 <HAL_GPIO_DeInit+0x1c0>)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	089b      	lsrs	r3, r3, #2
 80041e8:	400a      	ands	r2, r1
 80041ea:	3302      	adds	r3, #2
 80041ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	2103      	movs	r1, #3
 80041fa:	fa01 f303 	lsl.w	r3, r1, r3
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	08da      	lsrs	r2, r3, #3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3208      	adds	r2, #8
 800420c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f003 0307 	and.w	r3, r3, #7
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	220f      	movs	r2, #15
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	43db      	mvns	r3, r3
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	08d2      	lsrs	r2, r2, #3
 8004224:	4019      	ands	r1, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3208      	adds	r2, #8
 800422a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	2103      	movs	r1, #3
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	43db      	mvns	r3, r3
 800423e:	401a      	ands	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	2101      	movs	r1, #1
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	fa01 f303 	lsl.w	r3, r1, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	401a      	ands	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	2103      	movs	r1, #3
 8004262:	fa01 f303 	lsl.w	r3, r1, r3
 8004266:	43db      	mvns	r3, r3
 8004268:	401a      	ands	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	3301      	adds	r3, #1
 8004272:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	f47f af2f 	bne.w	80040e0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004282:	bf00      	nop
 8004284:	bf00      	nop
 8004286:	371c      	adds	r7, #28
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	40010000 	.word	0x40010000
 8004294:	48000400 	.word	0x48000400
 8004298:	48000800 	.word	0x48000800
 800429c:	48000c00 	.word	0x48000c00
 80042a0:	48001000 	.word	0x48001000
 80042a4:	48001400 	.word	0x48001400
 80042a8:	48001800 	.word	0x48001800
 80042ac:	48001c00 	.word	0x48001c00
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	807b      	strh	r3, [r7, #2]
 80042c0:	4613      	mov	r3, r2
 80042c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042c4:	787b      	ldrb	r3, [r7, #1]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042ca:	887a      	ldrh	r2, [r7, #2]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042d0:	e002      	b.n	80042d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042d2:	887a      	ldrh	r2, [r7, #2]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4013      	ands	r3, r2
 80042fc:	041a      	lsls	r2, r3, #16
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	43d9      	mvns	r1, r3
 8004302:	887b      	ldrh	r3, [r7, #2]
 8004304:	400b      	ands	r3, r1
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	619a      	str	r2, [r3, #24]
}
 800430c:	bf00      	nop
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800431c:	4b04      	ldr	r3, [pc, #16]	@ (8004330 <HAL_PWREx_GetVoltageRange+0x18>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004324:	4618      	mov	r0, r3
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40007000 	.word	0x40007000

08004334 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004342:	d130      	bne.n	80043a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004344:	4b23      	ldr	r3, [pc, #140]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800434c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004350:	d038      	beq.n	80043c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004352:	4b20      	ldr	r3, [pc, #128]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800435a:	4a1e      	ldr	r2, [pc, #120]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800435c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004360:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004362:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2232      	movs	r2, #50	@ 0x32
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	4a1b      	ldr	r2, [pc, #108]	@ (80043dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800436e:	fba2 2303 	umull	r2, r3, r2, r3
 8004372:	0c9b      	lsrs	r3, r3, #18
 8004374:	3301      	adds	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004378:	e002      	b.n	8004380 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3b01      	subs	r3, #1
 800437e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004380:	4b14      	ldr	r3, [pc, #80]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800438c:	d102      	bne.n	8004394 <HAL_PWREx_ControlVoltageScaling+0x60>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1f2      	bne.n	800437a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004394:	4b0f      	ldr	r3, [pc, #60]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800439c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a0:	d110      	bne.n	80043c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e00f      	b.n	80043c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80043a6:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043b2:	d007      	beq.n	80043c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043b4:	4b07      	ldr	r3, [pc, #28]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043bc:	4a05      	ldr	r2, [pc, #20]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	40007000 	.word	0x40007000
 80043d8:	20000030 	.word	0x20000030
 80043dc:	431bde83 	.word	0x431bde83

080043e0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80043e4:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <HAL_PWREx_EnableVddIO2+0x1c>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	4a04      	ldr	r2, [pc, #16]	@ (80043fc <HAL_PWREx_EnableVddIO2+0x1c>)
 80043ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043ee:	6053      	str	r3, [r2, #4]
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40007000 	.word	0x40007000

08004400 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b088      	sub	sp, #32
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d102      	bne.n	8004414 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	f000 bc08 	b.w	8004c24 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004414:	4b96      	ldr	r3, [pc, #600]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 030c 	and.w	r3, r3, #12
 800441c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800441e:	4b94      	ldr	r3, [pc, #592]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 80e4 	beq.w	80045fe <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d007      	beq.n	800444c <HAL_RCC_OscConfig+0x4c>
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	2b0c      	cmp	r3, #12
 8004440:	f040 808b 	bne.w	800455a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2b01      	cmp	r3, #1
 8004448:	f040 8087 	bne.w	800455a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800444c:	4b88      	ldr	r3, [pc, #544]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_OscConfig+0x64>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e3df      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1a      	ldr	r2, [r3, #32]
 8004468:	4b81      	ldr	r3, [pc, #516]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d004      	beq.n	800447e <HAL_RCC_OscConfig+0x7e>
 8004474:	4b7e      	ldr	r3, [pc, #504]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800447c:	e005      	b.n	800448a <HAL_RCC_OscConfig+0x8a>
 800447e:	4b7c      	ldr	r3, [pc, #496]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004484:	091b      	lsrs	r3, r3, #4
 8004486:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800448a:	4293      	cmp	r3, r2
 800448c:	d223      	bcs.n	80044d6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	4618      	mov	r0, r3
 8004494:	f000 fd92 	bl	8004fbc <RCC_SetFlashLatencyFromMSIRange>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e3c0      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044a2:	4b73      	ldr	r3, [pc, #460]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a72      	ldr	r2, [pc, #456]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044a8:	f043 0308 	orr.w	r3, r3, #8
 80044ac:	6013      	str	r3, [r2, #0]
 80044ae:	4b70      	ldr	r3, [pc, #448]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	496d      	ldr	r1, [pc, #436]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044c0:	4b6b      	ldr	r3, [pc, #428]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	4968      	ldr	r1, [pc, #416]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	604b      	str	r3, [r1, #4]
 80044d4:	e025      	b.n	8004522 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044d6:	4b66      	ldr	r3, [pc, #408]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a65      	ldr	r2, [pc, #404]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044dc:	f043 0308 	orr.w	r3, r3, #8
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	4b63      	ldr	r3, [pc, #396]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	4960      	ldr	r1, [pc, #384]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	495b      	ldr	r1, [pc, #364]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004504:	4313      	orrs	r3, r2
 8004506:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fd52 	bl	8004fbc <RCC_SetFlashLatencyFromMSIRange>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e380      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004522:	f000 fc87 	bl	8004e34 <HAL_RCC_GetSysClockFreq>
 8004526:	4602      	mov	r2, r0
 8004528:	4b51      	ldr	r3, [pc, #324]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	4950      	ldr	r1, [pc, #320]	@ (8004674 <HAL_RCC_OscConfig+0x274>)
 8004534:	5ccb      	ldrb	r3, [r1, r3]
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	fa22 f303 	lsr.w	r3, r2, r3
 800453e:	4a4e      	ldr	r2, [pc, #312]	@ (8004678 <HAL_RCC_OscConfig+0x278>)
 8004540:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004542:	4b4e      	ldr	r3, [pc, #312]	@ (800467c <HAL_RCC_OscConfig+0x27c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f7fe ff96 	bl	8003478 <HAL_InitTick>
 800454c:	4603      	mov	r3, r0
 800454e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d052      	beq.n	80045fc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004556:	7bfb      	ldrb	r3, [r7, #15]
 8004558:	e364      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d032      	beq.n	80045c8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004562:	4b43      	ldr	r3, [pc, #268]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a42      	ldr	r2, [pc, #264]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800456e:	f7fe ffd3 	bl	8003518 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004576:	f7fe ffcf 	bl	8003518 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e34d      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004588:	4b39      	ldr	r3, [pc, #228]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004594:	4b36      	ldr	r3, [pc, #216]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a35      	ldr	r2, [pc, #212]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800459a:	f043 0308 	orr.w	r3, r3, #8
 800459e:	6013      	str	r3, [r2, #0]
 80045a0:	4b33      	ldr	r3, [pc, #204]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4930      	ldr	r1, [pc, #192]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	492b      	ldr	r1, [pc, #172]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	604b      	str	r3, [r1, #4]
 80045c6:	e01a      	b.n	80045fe <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045c8:	4b29      	ldr	r3, [pc, #164]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a28      	ldr	r2, [pc, #160]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045ce:	f023 0301 	bic.w	r3, r3, #1
 80045d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045d4:	f7fe ffa0 	bl	8003518 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045dc:	f7fe ff9c 	bl	8003518 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e31a      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045ee:	4b20      	ldr	r3, [pc, #128]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f0      	bne.n	80045dc <HAL_RCC_OscConfig+0x1dc>
 80045fa:	e000      	b.n	80045fe <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d073      	beq.n	80046f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d005      	beq.n	800461c <HAL_RCC_OscConfig+0x21c>
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	2b0c      	cmp	r3, #12
 8004614:	d10e      	bne.n	8004634 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2b03      	cmp	r3, #3
 800461a:	d10b      	bne.n	8004634 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800461c:	4b14      	ldr	r3, [pc, #80]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d063      	beq.n	80046f0 <HAL_RCC_OscConfig+0x2f0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d15f      	bne.n	80046f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e2f7      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800463c:	d106      	bne.n	800464c <HAL_RCC_OscConfig+0x24c>
 800463e:	4b0c      	ldr	r3, [pc, #48]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a0b      	ldr	r2, [pc, #44]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	e025      	b.n	8004698 <HAL_RCC_OscConfig+0x298>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004654:	d114      	bne.n	8004680 <HAL_RCC_OscConfig+0x280>
 8004656:	4b06      	ldr	r3, [pc, #24]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a05      	ldr	r2, [pc, #20]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 800465c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	4b03      	ldr	r3, [pc, #12]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a02      	ldr	r2, [pc, #8]	@ (8004670 <HAL_RCC_OscConfig+0x270>)
 8004668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	e013      	b.n	8004698 <HAL_RCC_OscConfig+0x298>
 8004670:	40021000 	.word	0x40021000
 8004674:	08009a30 	.word	0x08009a30
 8004678:	20000030 	.word	0x20000030
 800467c:	20000034 	.word	0x20000034
 8004680:	4ba0      	ldr	r3, [pc, #640]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a9f      	ldr	r2, [pc, #636]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	4b9d      	ldr	r3, [pc, #628]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a9c      	ldr	r2, [pc, #624]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d013      	beq.n	80046c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fe ff3a 	bl	8003518 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a8:	f7fe ff36 	bl	8003518 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b64      	cmp	r3, #100	@ 0x64
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e2b4      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ba:	4b92      	ldr	r3, [pc, #584]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0f0      	beq.n	80046a8 <HAL_RCC_OscConfig+0x2a8>
 80046c6:	e014      	b.n	80046f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c8:	f7fe ff26 	bl	8003518 <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046d0:	f7fe ff22 	bl	8003518 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b64      	cmp	r3, #100	@ 0x64
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e2a0      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046e2:	4b88      	ldr	r3, [pc, #544]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1f0      	bne.n	80046d0 <HAL_RCC_OscConfig+0x2d0>
 80046ee:	e000      	b.n	80046f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d060      	beq.n	80047c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b04      	cmp	r3, #4
 8004702:	d005      	beq.n	8004710 <HAL_RCC_OscConfig+0x310>
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b0c      	cmp	r3, #12
 8004708:	d119      	bne.n	800473e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b02      	cmp	r3, #2
 800470e:	d116      	bne.n	800473e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004710:	4b7c      	ldr	r3, [pc, #496]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <HAL_RCC_OscConfig+0x328>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e27d      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004728:	4b76      	ldr	r3, [pc, #472]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	061b      	lsls	r3, r3, #24
 8004736:	4973      	ldr	r1, [pc, #460]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004738:	4313      	orrs	r3, r2
 800473a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800473c:	e040      	b.n	80047c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d023      	beq.n	800478e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004746:	4b6f      	ldr	r3, [pc, #444]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a6e      	ldr	r2, [pc, #440]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800474c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004750:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004752:	f7fe fee1 	bl	8003518 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800475a:	f7fe fedd 	bl	8003518 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e25b      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800476c:	4b65      	ldr	r3, [pc, #404]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004778:	4b62      	ldr	r3, [pc, #392]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	061b      	lsls	r3, r3, #24
 8004786:	495f      	ldr	r1, [pc, #380]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004788:	4313      	orrs	r3, r2
 800478a:	604b      	str	r3, [r1, #4]
 800478c:	e018      	b.n	80047c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800478e:	4b5d      	ldr	r3, [pc, #372]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a5c      	ldr	r2, [pc, #368]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004798:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479a:	f7fe febd 	bl	8003518 <HAL_GetTick>
 800479e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a2:	f7fe feb9 	bl	8003518 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e237      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047b4:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1f0      	bne.n	80047a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0308 	and.w	r3, r3, #8
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d03c      	beq.n	8004846 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01c      	beq.n	800480e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80047d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047da:	4a4a      	ldr	r2, [pc, #296]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80047dc:	f043 0301 	orr.w	r3, r3, #1
 80047e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e4:	f7fe fe98 	bl	8003518 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ec:	f7fe fe94 	bl	8003518 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e212      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047fe:	4b41      	ldr	r3, [pc, #260]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004800:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0ef      	beq.n	80047ec <HAL_RCC_OscConfig+0x3ec>
 800480c:	e01b      	b.n	8004846 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800480e:	4b3d      	ldr	r3, [pc, #244]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004814:	4a3b      	ldr	r2, [pc, #236]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004816:	f023 0301 	bic.w	r3, r3, #1
 800481a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fe fe7b 	bl	8003518 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004826:	f7fe fe77 	bl	8003518 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e1f5      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004838:	4b32      	ldr	r3, [pc, #200]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800483a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1ef      	bne.n	8004826 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 80a6 	beq.w	80049a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004854:	2300      	movs	r3, #0
 8004856:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004858:	4b2a      	ldr	r3, [pc, #168]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10d      	bne.n	8004880 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004864:	4b27      	ldr	r3, [pc, #156]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004868:	4a26      	ldr	r2, [pc, #152]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 800486a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800486e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004870:	4b24      	ldr	r3, [pc, #144]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 8004872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800487c:	2301      	movs	r3, #1
 800487e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004880:	4b21      	ldr	r3, [pc, #132]	@ (8004908 <HAL_RCC_OscConfig+0x508>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004888:	2b00      	cmp	r3, #0
 800488a:	d118      	bne.n	80048be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800488c:	4b1e      	ldr	r3, [pc, #120]	@ (8004908 <HAL_RCC_OscConfig+0x508>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a1d      	ldr	r2, [pc, #116]	@ (8004908 <HAL_RCC_OscConfig+0x508>)
 8004892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004896:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004898:	f7fe fe3e 	bl	8003518 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a0:	f7fe fe3a 	bl	8003518 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e1b8      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b2:	4b15      	ldr	r3, [pc, #84]	@ (8004908 <HAL_RCC_OscConfig+0x508>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0f0      	beq.n	80048a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d108      	bne.n	80048d8 <HAL_RCC_OscConfig+0x4d8>
 80048c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048ce:	f043 0301 	orr.w	r3, r3, #1
 80048d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048d6:	e029      	b.n	800492c <HAL_RCC_OscConfig+0x52c>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2b05      	cmp	r3, #5
 80048de:	d115      	bne.n	800490c <HAL_RCC_OscConfig+0x50c>
 80048e0:	4b08      	ldr	r3, [pc, #32]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e6:	4a07      	ldr	r2, [pc, #28]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048e8:	f043 0304 	orr.w	r3, r3, #4
 80048ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048f0:	4b04      	ldr	r3, [pc, #16]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f6:	4a03      	ldr	r2, [pc, #12]	@ (8004904 <HAL_RCC_OscConfig+0x504>)
 80048f8:	f043 0301 	orr.w	r3, r3, #1
 80048fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004900:	e014      	b.n	800492c <HAL_RCC_OscConfig+0x52c>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	40007000 	.word	0x40007000
 800490c:	4b9d      	ldr	r3, [pc, #628]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 800490e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004912:	4a9c      	ldr	r2, [pc, #624]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004914:	f023 0301 	bic.w	r3, r3, #1
 8004918:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800491c:	4b99      	ldr	r3, [pc, #612]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 800491e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004922:	4a98      	ldr	r2, [pc, #608]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004924:	f023 0304 	bic.w	r3, r3, #4
 8004928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d016      	beq.n	8004962 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004934:	f7fe fdf0 	bl	8003518 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800493a:	e00a      	b.n	8004952 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493c:	f7fe fdec 	bl	8003518 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800494a:	4293      	cmp	r3, r2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e168      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004952:	4b8c      	ldr	r3, [pc, #560]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0ed      	beq.n	800493c <HAL_RCC_OscConfig+0x53c>
 8004960:	e015      	b.n	800498e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004962:	f7fe fdd9 	bl	8003518 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004968:	e00a      	b.n	8004980 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496a:	f7fe fdd5 	bl	8003518 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004978:	4293      	cmp	r3, r2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e151      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004980:	4b80      	ldr	r3, [pc, #512]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1ed      	bne.n	800496a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800498e:	7ffb      	ldrb	r3, [r7, #31]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d105      	bne.n	80049a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004994:	4b7b      	ldr	r3, [pc, #492]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004998:	4a7a      	ldr	r2, [pc, #488]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 800499a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800499e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d03c      	beq.n	8004a26 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01c      	beq.n	80049ee <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049b4:	4b73      	ldr	r3, [pc, #460]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 80049b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049ba:	4a72      	ldr	r2, [pc, #456]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c4:	f7fe fda8 	bl	8003518 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049cc:	f7fe fda4 	bl	8003518 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e122      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049de:	4b69      	ldr	r3, [pc, #420]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 80049e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0ef      	beq.n	80049cc <HAL_RCC_OscConfig+0x5cc>
 80049ec:	e01b      	b.n	8004a26 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049ee:	4b65      	ldr	r3, [pc, #404]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 80049f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049f4:	4a63      	ldr	r2, [pc, #396]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 80049f6:	f023 0301 	bic.w	r3, r3, #1
 80049fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049fe:	f7fe fd8b 	bl	8003518 <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a06:	f7fe fd87 	bl	8003518 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e105      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a18:	4b5a      	ldr	r3, [pc, #360]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004a1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1ef      	bne.n	8004a06 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 80f9 	beq.w	8004c22 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	f040 80cf 	bne.w	8004bd8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a3a:	4b52      	ldr	r3, [pc, #328]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f003 0203 	and.w	r2, r3, #3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d12c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d123      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d11b      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d113      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a8a:	085b      	lsrs	r3, r3, #1
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d109      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	085b      	lsrs	r3, r3, #1
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d071      	beq.n	8004b8c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	2b0c      	cmp	r3, #12
 8004aac:	d068      	beq.n	8004b80 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004aae:	4b35      	ldr	r3, [pc, #212]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d105      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004aba:	4b32      	ldr	r3, [pc, #200]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e0ac      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004aca:	4b2e      	ldr	r3, [pc, #184]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a2d      	ldr	r2, [pc, #180]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004ad0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ad4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ad6:	f7fe fd1f 	bl	8003518 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004adc:	e008      	b.n	8004af0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ade:	f7fe fd1b 	bl	8003518 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e099      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004af0:	4b24      	ldr	r3, [pc, #144]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1f0      	bne.n	8004ade <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004afc:	4b21      	ldr	r3, [pc, #132]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	4b21      	ldr	r3, [pc, #132]	@ (8004b88 <HAL_RCC_OscConfig+0x788>)
 8004b02:	4013      	ands	r3, r2
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b0c:	3a01      	subs	r2, #1
 8004b0e:	0112      	lsls	r2, r2, #4
 8004b10:	4311      	orrs	r1, r2
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b16:	0212      	lsls	r2, r2, #8
 8004b18:	4311      	orrs	r1, r2
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b1e:	0852      	lsrs	r2, r2, #1
 8004b20:	3a01      	subs	r2, #1
 8004b22:	0552      	lsls	r2, r2, #21
 8004b24:	4311      	orrs	r1, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b2a:	0852      	lsrs	r2, r2, #1
 8004b2c:	3a01      	subs	r2, #1
 8004b2e:	0652      	lsls	r2, r2, #25
 8004b30:	4311      	orrs	r1, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b36:	06d2      	lsls	r2, r2, #27
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	4912      	ldr	r1, [pc, #72]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b40:	4b10      	ldr	r3, [pc, #64]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a0f      	ldr	r2, [pc, #60]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	4a0c      	ldr	r2, [pc, #48]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b58:	f7fe fcde 	bl	8003518 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b60:	f7fe fcda 	bl	8003518 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e058      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b72:	4b04      	ldr	r3, [pc, #16]	@ (8004b84 <HAL_RCC_OscConfig+0x784>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b7e:	e050      	b.n	8004c22 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e04f      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
 8004b84:	40021000 	.word	0x40021000
 8004b88:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b8c:	4b27      	ldr	r3, [pc, #156]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d144      	bne.n	8004c22 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b98:	4b24      	ldr	r3, [pc, #144]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a23      	ldr	r2, [pc, #140]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ba2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ba4:	4b21      	ldr	r3, [pc, #132]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	4a20      	ldr	r2, [pc, #128]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004bb0:	f7fe fcb2 	bl	8003518 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bb8:	f7fe fcae 	bl	8003518 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e02c      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bca:	4b18      	ldr	r3, [pc, #96]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x7b8>
 8004bd6:	e024      	b.n	8004c22 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b0c      	cmp	r3, #12
 8004bdc:	d01f      	beq.n	8004c1e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bde:	4b13      	ldr	r3, [pc, #76]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a12      	ldr	r2, [pc, #72]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004be4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004be8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bea:	f7fe fc95 	bl	8003518 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf2:	f7fe fc91 	bl	8003518 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e00f      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c04:	4b09      	ldr	r3, [pc, #36]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1f0      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c10:	4b06      	ldr	r3, [pc, #24]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	4905      	ldr	r1, [pc, #20]	@ (8004c2c <HAL_RCC_OscConfig+0x82c>)
 8004c16:	4b06      	ldr	r3, [pc, #24]	@ (8004c30 <HAL_RCC_OscConfig+0x830>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60cb      	str	r3, [r1, #12]
 8004c1c:	e001      	b.n	8004c22 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3720      	adds	r7, #32
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	feeefffc 	.word	0xfeeefffc

08004c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e0e7      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c48:	4b75      	ldr	r3, [pc, #468]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d910      	bls.n	8004c78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c56:	4b72      	ldr	r3, [pc, #456]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f023 0207 	bic.w	r2, r3, #7
 8004c5e:	4970      	ldr	r1, [pc, #448]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c66:	4b6e      	ldr	r3, [pc, #440]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0307 	and.w	r3, r3, #7
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d001      	beq.n	8004c78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e0cf      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d010      	beq.n	8004ca6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	4b66      	ldr	r3, [pc, #408]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d908      	bls.n	8004ca6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c94:	4b63      	ldr	r3, [pc, #396]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	4960      	ldr	r1, [pc, #384]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d04c      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b03      	cmp	r3, #3
 8004cb8:	d107      	bne.n	8004cca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cba:	4b5a      	ldr	r3, [pc, #360]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d121      	bne.n	8004d0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e0a6      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d107      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cd2:	4b54      	ldr	r3, [pc, #336]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d115      	bne.n	8004d0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e09a      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d107      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cea:	4b4e      	ldr	r3, [pc, #312]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d109      	bne.n	8004d0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e08e      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cfa:	4b4a      	ldr	r3, [pc, #296]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e086      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d0a:	4b46      	ldr	r3, [pc, #280]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f023 0203 	bic.w	r2, r3, #3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	4943      	ldr	r1, [pc, #268]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d1c:	f7fe fbfc 	bl	8003518 <HAL_GetTick>
 8004d20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d24:	f7fe fbf8 	bl	8003518 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e06e      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d3a:	4b3a      	ldr	r3, [pc, #232]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 020c 	and.w	r2, r3, #12
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d1eb      	bne.n	8004d24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d010      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	4b31      	ldr	r3, [pc, #196]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d208      	bcs.n	8004d7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d68:	4b2e      	ldr	r3, [pc, #184]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	492b      	ldr	r1, [pc, #172]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d7a:	4b29      	ldr	r3, [pc, #164]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0307 	and.w	r3, r3, #7
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d210      	bcs.n	8004daa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d88:	4b25      	ldr	r3, [pc, #148]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f023 0207 	bic.w	r2, r3, #7
 8004d90:	4923      	ldr	r1, [pc, #140]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d98:	4b21      	ldr	r3, [pc, #132]	@ (8004e20 <HAL_RCC_ClockConfig+0x1ec>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d001      	beq.n	8004daa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e036      	b.n	8004e18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0304 	and.w	r3, r3, #4
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d008      	beq.n	8004dc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db6:	4b1b      	ldr	r3, [pc, #108]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	4918      	ldr	r1, [pc, #96]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0308 	and.w	r3, r3, #8
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d009      	beq.n	8004de8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dd4:	4b13      	ldr	r3, [pc, #76]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	4910      	ldr	r1, [pc, #64]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004de8:	f000 f824 	bl	8004e34 <HAL_RCC_GetSysClockFreq>
 8004dec:	4602      	mov	r2, r0
 8004dee:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <HAL_RCC_ClockConfig+0x1f0>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	091b      	lsrs	r3, r3, #4
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	490b      	ldr	r1, [pc, #44]	@ (8004e28 <HAL_RCC_ClockConfig+0x1f4>)
 8004dfa:	5ccb      	ldrb	r3, [r1, r3]
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	fa22 f303 	lsr.w	r3, r2, r3
 8004e04:	4a09      	ldr	r2, [pc, #36]	@ (8004e2c <HAL_RCC_ClockConfig+0x1f8>)
 8004e06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e08:	4b09      	ldr	r3, [pc, #36]	@ (8004e30 <HAL_RCC_ClockConfig+0x1fc>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fe fb33 	bl	8003478 <HAL_InitTick>
 8004e12:	4603      	mov	r3, r0
 8004e14:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e16:	7afb      	ldrb	r3, [r7, #11]
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3710      	adds	r7, #16
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	40022000 	.word	0x40022000
 8004e24:	40021000 	.word	0x40021000
 8004e28:	08009a30 	.word	0x08009a30
 8004e2c:	20000030 	.word	0x20000030
 8004e30:	20000034 	.word	0x20000034

08004e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b089      	sub	sp, #36	@ 0x24
 8004e38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e42:	4b3e      	ldr	r3, [pc, #248]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 030c 	and.w	r3, r3, #12
 8004e4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f003 0303 	and.w	r3, r3, #3
 8004e54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCC_GetSysClockFreq+0x34>
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	2b0c      	cmp	r3, #12
 8004e60:	d121      	bne.n	8004ea6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d11e      	bne.n	8004ea6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e68:	4b34      	ldr	r3, [pc, #208]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d107      	bne.n	8004e84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e74:	4b31      	ldr	r3, [pc, #196]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e7a:	0a1b      	lsrs	r3, r3, #8
 8004e7c:	f003 030f 	and.w	r3, r3, #15
 8004e80:	61fb      	str	r3, [r7, #28]
 8004e82:	e005      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e84:	4b2d      	ldr	r3, [pc, #180]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	091b      	lsrs	r3, r3, #4
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e90:	4a2b      	ldr	r2, [pc, #172]	@ (8004f40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10d      	bne.n	8004ebc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ea4:	e00a      	b.n	8004ebc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d102      	bne.n	8004eb2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004eac:	4b25      	ldr	r3, [pc, #148]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x110>)
 8004eae:	61bb      	str	r3, [r7, #24]
 8004eb0:	e004      	b.n	8004ebc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d101      	bne.n	8004ebc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004eb8:	4b23      	ldr	r3, [pc, #140]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0x114>)
 8004eba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	2b0c      	cmp	r3, #12
 8004ec0:	d134      	bne.n	8004f2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d003      	beq.n	8004eda <HAL_RCC_GetSysClockFreq+0xa6>
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d003      	beq.n	8004ee0 <HAL_RCC_GetSysClockFreq+0xac>
 8004ed8:	e005      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004eda:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x110>)
 8004edc:	617b      	str	r3, [r7, #20]
      break;
 8004ede:	e005      	b.n	8004eec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ee0:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ee2:	617b      	str	r3, [r7, #20]
      break;
 8004ee4:	e002      	b.n	8004eec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	617b      	str	r3, [r7, #20]
      break;
 8004eea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eec:	4b13      	ldr	r3, [pc, #76]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	091b      	lsrs	r3, r3, #4
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004efa:	4b10      	ldr	r3, [pc, #64]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	0a1b      	lsrs	r3, r3, #8
 8004f00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	fb03 f202 	mul.w	r2, r3, r2
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f12:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	0e5b      	lsrs	r3, r3, #25
 8004f18:	f003 0303 	and.w	r3, r3, #3
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f2c:	69bb      	ldr	r3, [r7, #24]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3724      	adds	r7, #36	@ 0x24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	08009a48 	.word	0x08009a48
 8004f44:	00f42400 	.word	0x00f42400
 8004f48:	007a1200 	.word	0x007a1200

08004f4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f50:	4b03      	ldr	r3, [pc, #12]	@ (8004f60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f52:	681b      	ldr	r3, [r3, #0]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	20000030 	.word	0x20000030

08004f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f68:	f7ff fff0 	bl	8004f4c <HAL_RCC_GetHCLKFreq>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	0a1b      	lsrs	r3, r3, #8
 8004f74:	f003 0307 	and.w	r3, r3, #7
 8004f78:	4904      	ldr	r1, [pc, #16]	@ (8004f8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f7a:	5ccb      	ldrb	r3, [r1, r3]
 8004f7c:	f003 031f 	and.w	r3, r3, #31
 8004f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	08009a40 	.word	0x08009a40

08004f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f94:	f7ff ffda 	bl	8004f4c <HAL_RCC_GetHCLKFreq>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	4b06      	ldr	r3, [pc, #24]	@ (8004fb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	0adb      	lsrs	r3, r3, #11
 8004fa0:	f003 0307 	and.w	r3, r3, #7
 8004fa4:	4904      	ldr	r1, [pc, #16]	@ (8004fb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004fa6:	5ccb      	ldrb	r3, [r1, r3]
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	08009a40 	.word	0x08009a40

08004fbc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b086      	sub	sp, #24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fc8:	4b2a      	ldr	r3, [pc, #168]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fd4:	f7ff f9a0 	bl	8004318 <HAL_PWREx_GetVoltageRange>
 8004fd8:	6178      	str	r0, [r7, #20]
 8004fda:	e014      	b.n	8005006 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fdc:	4b25      	ldr	r3, [pc, #148]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe0:	4a24      	ldr	r2, [pc, #144]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fe2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fe6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fe8:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff0:	60fb      	str	r3, [r7, #12]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ff4:	f7ff f990 	bl	8004318 <HAL_PWREx_GetVoltageRange>
 8004ff8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8005074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005000:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005004:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800500c:	d10b      	bne.n	8005026 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b80      	cmp	r3, #128	@ 0x80
 8005012:	d919      	bls.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2ba0      	cmp	r3, #160	@ 0xa0
 8005018:	d902      	bls.n	8005020 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800501a:	2302      	movs	r3, #2
 800501c:	613b      	str	r3, [r7, #16]
 800501e:	e013      	b.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005020:	2301      	movs	r3, #1
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e010      	b.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b80      	cmp	r3, #128	@ 0x80
 800502a:	d902      	bls.n	8005032 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800502c:	2303      	movs	r3, #3
 800502e:	613b      	str	r3, [r7, #16]
 8005030:	e00a      	b.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b80      	cmp	r3, #128	@ 0x80
 8005036:	d102      	bne.n	800503e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005038:	2302      	movs	r3, #2
 800503a:	613b      	str	r3, [r7, #16]
 800503c:	e004      	b.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b70      	cmp	r3, #112	@ 0x70
 8005042:	d101      	bne.n	8005048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005044:	2301      	movs	r3, #1
 8005046:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005048:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f023 0207 	bic.w	r2, r3, #7
 8005050:	4909      	ldr	r1, [pc, #36]	@ (8005078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005058:	4b07      	ldr	r3, [pc, #28]	@ (8005078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	429a      	cmp	r2, r3
 8005064:	d001      	beq.n	800506a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	40021000 	.word	0x40021000
 8005078:	40022000 	.word	0x40022000

0800507c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005084:	2300      	movs	r3, #0
 8005086:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005088:	2300      	movs	r3, #0
 800508a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005094:	2b00      	cmp	r3, #0
 8005096:	d041      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800509c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80050a0:	d02a      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80050a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80050a6:	d824      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050ac:	d008      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80050ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050b2:	d81e      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80050b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050bc:	d010      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80050be:	e018      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050c0:	4b86      	ldr	r3, [pc, #536]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	4a85      	ldr	r2, [pc, #532]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050cc:	e015      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	3304      	adds	r3, #4
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 facd 	bl	8005674 <RCCEx_PLLSAI1_Config>
 80050da:	4603      	mov	r3, r0
 80050dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050de:	e00c      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3320      	adds	r3, #32
 80050e4:	2100      	movs	r1, #0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fbb6 	bl	8005858 <RCCEx_PLLSAI2_Config>
 80050ec:	4603      	mov	r3, r0
 80050ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050f0:	e003      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	74fb      	strb	r3, [r7, #19]
      break;
 80050f6:	e000      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80050f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050fa:	7cfb      	ldrb	r3, [r7, #19]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10b      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005100:	4b76      	ldr	r3, [pc, #472]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005106:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800510e:	4973      	ldr	r1, [pc, #460]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005110:	4313      	orrs	r3, r2
 8005112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005116:	e001      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005118:	7cfb      	ldrb	r3, [r7, #19]
 800511a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d041      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800512c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005130:	d02a      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005132:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005136:	d824      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005138:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800513c:	d008      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800513e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005142:	d81e      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005148:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800514c:	d010      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800514e:	e018      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005150:	4b62      	ldr	r3, [pc, #392]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a61      	ldr	r2, [pc, #388]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005156:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800515a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800515c:	e015      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	3304      	adds	r3, #4
 8005162:	2100      	movs	r1, #0
 8005164:	4618      	mov	r0, r3
 8005166:	f000 fa85 	bl	8005674 <RCCEx_PLLSAI1_Config>
 800516a:	4603      	mov	r3, r0
 800516c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800516e:	e00c      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3320      	adds	r3, #32
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f000 fb6e 	bl	8005858 <RCCEx_PLLSAI2_Config>
 800517c:	4603      	mov	r3, r0
 800517e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005180:	e003      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	74fb      	strb	r3, [r7, #19]
      break;
 8005186:	e000      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005188:	bf00      	nop
    }

    if(ret == HAL_OK)
 800518a:	7cfb      	ldrb	r3, [r7, #19]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10b      	bne.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005190:	4b52      	ldr	r3, [pc, #328]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005196:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800519e:	494f      	ldr	r1, [pc, #316]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80051a6:	e001      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80a0 	beq.w	80052fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ba:	2300      	movs	r3, #0
 80051bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051be:	4b47      	ldr	r3, [pc, #284]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e000      	b.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80051ce:	2300      	movs	r3, #0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00d      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051d4:	4b41      	ldr	r3, [pc, #260]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	4a40      	ldr	r2, [pc, #256]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051de:	6593      	str	r3, [r2, #88]	@ 0x58
 80051e0:	4b3e      	ldr	r3, [pc, #248]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051e8:	60bb      	str	r3, [r7, #8]
 80051ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ec:	2301      	movs	r3, #1
 80051ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051f0:	4b3b      	ldr	r3, [pc, #236]	@ (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a3a      	ldr	r2, [pc, #232]	@ (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051fc:	f7fe f98c 	bl	8003518 <HAL_GetTick>
 8005200:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005202:	e009      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005204:	f7fe f988 	bl	8003518 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d902      	bls.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	74fb      	strb	r3, [r7, #19]
        break;
 8005216:	e005      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005218:	4b31      	ldr	r3, [pc, #196]	@ (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0ef      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005224:	7cfb      	ldrb	r3, [r7, #19]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d15c      	bne.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800522a:	4b2c      	ldr	r3, [pc, #176]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800522c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005230:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005234:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d01f      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	429a      	cmp	r2, r3
 8005246:	d019      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005248:	4b24      	ldr	r3, [pc, #144]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005252:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005254:	4b21      	ldr	r3, [pc, #132]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525a:	4a20      	ldr	r2, [pc, #128]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005260:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005264:	4b1d      	ldr	r3, [pc, #116]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800526a:	4a1c      	ldr	r2, [pc, #112]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800526c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005274:	4a19      	ldr	r2, [pc, #100]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d016      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005286:	f7fe f947 	bl	8003518 <HAL_GetTick>
 800528a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800528c:	e00b      	b.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528e:	f7fe f943 	bl	8003518 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529c:	4293      	cmp	r3, r2
 800529e:	d902      	bls.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	74fb      	strb	r3, [r7, #19]
            break;
 80052a4:	e006      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052a6:	4b0d      	ldr	r3, [pc, #52]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0ec      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80052b4:	7cfb      	ldrb	r3, [r7, #19]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052ba:	4b08      	ldr	r3, [pc, #32]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ca:	4904      	ldr	r1, [pc, #16]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052d2:	e009      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	74bb      	strb	r3, [r7, #18]
 80052d8:	e006      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80052da:	bf00      	nop
 80052dc:	40021000 	.word	0x40021000
 80052e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e4:	7cfb      	ldrb	r3, [r7, #19]
 80052e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052e8:	7c7b      	ldrb	r3, [r7, #17]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d105      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ee:	4ba6      	ldr	r3, [pc, #664]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80052f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f2:	4aa5      	ldr	r2, [pc, #660]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80052f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005306:	4ba0      	ldr	r3, [pc, #640]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530c:	f023 0203 	bic.w	r2, r3, #3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005314:	499c      	ldr	r1, [pc, #624]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005328:	4b97      	ldr	r3, [pc, #604]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532e:	f023 020c 	bic.w	r2, r3, #12
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005336:	4994      	ldr	r1, [pc, #592]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005338:	4313      	orrs	r3, r2
 800533a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0304 	and.w	r3, r3, #4
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00a      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800534a:	4b8f      	ldr	r3, [pc, #572]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800534c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005350:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005358:	498b      	ldr	r1, [pc, #556]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800535a:	4313      	orrs	r3, r2
 800535c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00a      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800536c:	4b86      	ldr	r3, [pc, #536]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005372:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	4983      	ldr	r1, [pc, #524]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0310 	and.w	r3, r3, #16
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800538e:	4b7e      	ldr	r3, [pc, #504]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005394:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800539c:	497a      	ldr	r1, [pc, #488]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00a      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053b0:	4b75      	ldr	r3, [pc, #468]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053be:	4972      	ldr	r1, [pc, #456]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053d2:	4b6d      	ldr	r3, [pc, #436]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e0:	4969      	ldr	r1, [pc, #420]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00a      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053f4:	4b64      	ldr	r3, [pc, #400]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80053f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005402:	4961      	ldr	r1, [pc, #388]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005404:	4313      	orrs	r3, r2
 8005406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005416:	4b5c      	ldr	r3, [pc, #368]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005424:	4958      	ldr	r1, [pc, #352]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00a      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005438:	4b53      	ldr	r3, [pc, #332]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005446:	4950      	ldr	r1, [pc, #320]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800545a:	4b4b      	ldr	r3, [pc, #300]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005460:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005468:	4947      	ldr	r1, [pc, #284]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800546a:	4313      	orrs	r3, r2
 800546c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800547c:	4b42      	ldr	r3, [pc, #264]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800547e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005482:	f023 0203 	bic.w	r2, r3, #3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800548a:	493f      	ldr	r1, [pc, #252]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d028      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800549e:	4b3a      	ldr	r3, [pc, #232]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ac:	4936      	ldr	r1, [pc, #216]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054bc:	d106      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054be:	4b32      	ldr	r3, [pc, #200]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	4a31      	ldr	r2, [pc, #196]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80054c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054c8:	60d3      	str	r3, [r2, #12]
 80054ca:	e011      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	3304      	adds	r3, #4
 80054da:	2101      	movs	r1, #1
 80054dc:	4618      	mov	r0, r3
 80054de:	f000 f8c9 	bl	8005674 <RCCEx_PLLSAI1_Config>
 80054e2:	4603      	mov	r3, r0
 80054e4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80054e6:	7cfb      	ldrb	r3, [r7, #19]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80054ec:	7cfb      	ldrb	r3, [r7, #19]
 80054ee:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d028      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054fc:	4b22      	ldr	r3, [pc, #136]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80054fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005502:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550a:	491f      	ldr	r1, [pc, #124]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800550c:	4313      	orrs	r3, r2
 800550e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005516:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800551a:	d106      	bne.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800551c:	4b1a      	ldr	r3, [pc, #104]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	4a19      	ldr	r2, [pc, #100]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005526:	60d3      	str	r3, [r2, #12]
 8005528:	e011      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800552e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005532:	d10c      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	3304      	adds	r3, #4
 8005538:	2101      	movs	r1, #1
 800553a:	4618      	mov	r0, r3
 800553c:	f000 f89a 	bl	8005674 <RCCEx_PLLSAI1_Config>
 8005540:	4603      	mov	r3, r0
 8005542:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005544:	7cfb      	ldrb	r3, [r7, #19]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800554a:	7cfb      	ldrb	r3, [r7, #19]
 800554c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d02a      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800555a:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005568:	4907      	ldr	r1, [pc, #28]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005578:	d108      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557a:	4b03      	ldr	r3, [pc, #12]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	4a02      	ldr	r2, [pc, #8]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005580:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005584:	60d3      	str	r3, [r2, #12]
 8005586:	e013      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8005588:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005594:	d10c      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3304      	adds	r3, #4
 800559a:	2101      	movs	r1, #1
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f869 	bl	8005674 <RCCEx_PLLSAI1_Config>
 80055a2:	4603      	mov	r3, r0
 80055a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055a6:	7cfb      	ldrb	r3, [r7, #19]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80055ac:	7cfb      	ldrb	r3, [r7, #19]
 80055ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d02f      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055bc:	4b2c      	ldr	r3, [pc, #176]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055ca:	4929      	ldr	r1, [pc, #164]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055da:	d10d      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	3304      	adds	r3, #4
 80055e0:	2102      	movs	r1, #2
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 f846 	bl	8005674 <RCCEx_PLLSAI1_Config>
 80055e8:	4603      	mov	r3, r0
 80055ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055ec:	7cfb      	ldrb	r3, [r7, #19]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d014      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80055f2:	7cfb      	ldrb	r3, [r7, #19]
 80055f4:	74bb      	strb	r3, [r7, #18]
 80055f6:	e011      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005600:	d10c      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3320      	adds	r3, #32
 8005606:	2102      	movs	r1, #2
 8005608:	4618      	mov	r0, r3
 800560a:	f000 f925 	bl	8005858 <RCCEx_PLLSAI2_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005612:	7cfb      	ldrb	r3, [r7, #19]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8005618:	7cfb      	ldrb	r3, [r7, #19]
 800561a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00b      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005628:	4b11      	ldr	r3, [pc, #68]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800562a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005638:	490d      	ldr	r1, [pc, #52]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00b      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800564c:	4b08      	ldr	r3, [pc, #32]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800565c:	4904      	ldr	r1, [pc, #16]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800565e:	4313      	orrs	r3, r2
 8005660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005664:	7cbb      	ldrb	r3, [r7, #18]
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	40021000 	.word	0x40021000

08005674 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005682:	4b74      	ldr	r3, [pc, #464]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d018      	beq.n	80056c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800568e:	4b71      	ldr	r3, [pc, #452]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f003 0203 	and.w	r2, r3, #3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d10d      	bne.n	80056ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
       ||
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d009      	beq.n	80056ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80056a6:	4b6b      	ldr	r3, [pc, #428]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	091b      	lsrs	r3, r3, #4
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	1c5a      	adds	r2, r3, #1
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
       ||
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d047      	beq.n	800574a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	73fb      	strb	r3, [r7, #15]
 80056be:	e044      	b.n	800574a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b03      	cmp	r3, #3
 80056c6:	d018      	beq.n	80056fa <RCCEx_PLLSAI1_Config+0x86>
 80056c8:	2b03      	cmp	r3, #3
 80056ca:	d825      	bhi.n	8005718 <RCCEx_PLLSAI1_Config+0xa4>
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d002      	beq.n	80056d6 <RCCEx_PLLSAI1_Config+0x62>
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d009      	beq.n	80056e8 <RCCEx_PLLSAI1_Config+0x74>
 80056d4:	e020      	b.n	8005718 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056d6:	4b5f      	ldr	r3, [pc, #380]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d11d      	bne.n	800571e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056e6:	e01a      	b.n	800571e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d116      	bne.n	8005722 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056f8:	e013      	b.n	8005722 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056fa:	4b56      	ldr	r3, [pc, #344]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10f      	bne.n	8005726 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005706:	4b53      	ldr	r3, [pc, #332]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d109      	bne.n	8005726 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005716:	e006      	b.n	8005726 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	73fb      	strb	r3, [r7, #15]
      break;
 800571c:	e004      	b.n	8005728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800571e:	bf00      	nop
 8005720:	e002      	b.n	8005728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005722:	bf00      	nop
 8005724:	e000      	b.n	8005728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005726:	bf00      	nop
    }

    if(status == HAL_OK)
 8005728:	7bfb      	ldrb	r3, [r7, #15]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10d      	bne.n	800574a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800572e:	4b49      	ldr	r3, [pc, #292]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6819      	ldr	r1, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	3b01      	subs	r3, #1
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	430b      	orrs	r3, r1
 8005744:	4943      	ldr	r1, [pc, #268]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005746:	4313      	orrs	r3, r2
 8005748:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800574a:	7bfb      	ldrb	r3, [r7, #15]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d17c      	bne.n	800584a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005750:	4b40      	ldr	r3, [pc, #256]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a3f      	ldr	r2, [pc, #252]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005756:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800575a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800575c:	f7fd fedc 	bl	8003518 <HAL_GetTick>
 8005760:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005762:	e009      	b.n	8005778 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005764:	f7fd fed8 	bl	8003518 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d902      	bls.n	8005778 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	73fb      	strb	r3, [r7, #15]
        break;
 8005776:	e005      	b.n	8005784 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005778:	4b36      	ldr	r3, [pc, #216]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1ef      	bne.n	8005764 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005784:	7bfb      	ldrb	r3, [r7, #15]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d15f      	bne.n	800584a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d110      	bne.n	80057b2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005790:	4b30      	ldr	r3, [pc, #192]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005798:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	6892      	ldr	r2, [r2, #8]
 80057a0:	0211      	lsls	r1, r2, #8
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	68d2      	ldr	r2, [r2, #12]
 80057a6:	06d2      	lsls	r2, r2, #27
 80057a8:	430a      	orrs	r2, r1
 80057aa:	492a      	ldr	r1, [pc, #168]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	610b      	str	r3, [r1, #16]
 80057b0:	e027      	b.n	8005802 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d112      	bne.n	80057de <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057b8:	4b26      	ldr	r3, [pc, #152]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80057c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6892      	ldr	r2, [r2, #8]
 80057c8:	0211      	lsls	r1, r2, #8
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	6912      	ldr	r2, [r2, #16]
 80057ce:	0852      	lsrs	r2, r2, #1
 80057d0:	3a01      	subs	r2, #1
 80057d2:	0552      	lsls	r2, r2, #21
 80057d4:	430a      	orrs	r2, r1
 80057d6:	491f      	ldr	r1, [pc, #124]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	610b      	str	r3, [r1, #16]
 80057dc:	e011      	b.n	8005802 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057de:	4b1d      	ldr	r3, [pc, #116]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80057e6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	6892      	ldr	r2, [r2, #8]
 80057ee:	0211      	lsls	r1, r2, #8
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6952      	ldr	r2, [r2, #20]
 80057f4:	0852      	lsrs	r2, r2, #1
 80057f6:	3a01      	subs	r2, #1
 80057f8:	0652      	lsls	r2, r2, #25
 80057fa:	430a      	orrs	r2, r1
 80057fc:	4915      	ldr	r1, [pc, #84]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005802:	4b14      	ldr	r3, [pc, #80]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a13      	ldr	r2, [pc, #76]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005808:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800580c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800580e:	f7fd fe83 	bl	8003518 <HAL_GetTick>
 8005812:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005814:	e009      	b.n	800582a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005816:	f7fd fe7f 	bl	8003518 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b02      	cmp	r3, #2
 8005822:	d902      	bls.n	800582a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	73fb      	strb	r3, [r7, #15]
          break;
 8005828:	e005      	b.n	8005836 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800582a:	4b0a      	ldr	r3, [pc, #40]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d0ef      	beq.n	8005816 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005836:	7bfb      	ldrb	r3, [r7, #15]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d106      	bne.n	800584a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800583c:	4b05      	ldr	r3, [pc, #20]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 800583e:	691a      	ldr	r2, [r3, #16]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	4903      	ldr	r1, [pc, #12]	@ (8005854 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005846:	4313      	orrs	r3, r2
 8005848:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800584a:	7bfb      	ldrb	r3, [r7, #15]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40021000 	.word	0x40021000

08005858 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005866:	4b69      	ldr	r3, [pc, #420]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d018      	beq.n	80058a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005872:	4b66      	ldr	r3, [pc, #408]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	f003 0203 	and.w	r2, r3, #3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d10d      	bne.n	800589e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
       ||
 8005886:	2b00      	cmp	r3, #0
 8005888:	d009      	beq.n	800589e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800588a:	4b60      	ldr	r3, [pc, #384]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	091b      	lsrs	r3, r3, #4
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
       ||
 800589a:	429a      	cmp	r2, r3
 800589c:	d047      	beq.n	800592e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	73fb      	strb	r3, [r7, #15]
 80058a2:	e044      	b.n	800592e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d018      	beq.n	80058de <RCCEx_PLLSAI2_Config+0x86>
 80058ac:	2b03      	cmp	r3, #3
 80058ae:	d825      	bhi.n	80058fc <RCCEx_PLLSAI2_Config+0xa4>
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d002      	beq.n	80058ba <RCCEx_PLLSAI2_Config+0x62>
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d009      	beq.n	80058cc <RCCEx_PLLSAI2_Config+0x74>
 80058b8:	e020      	b.n	80058fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058ba:	4b54      	ldr	r3, [pc, #336]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d11d      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058ca:	e01a      	b.n	8005902 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058cc:	4b4f      	ldr	r3, [pc, #316]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d116      	bne.n	8005906 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058dc:	e013      	b.n	8005906 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058de:	4b4b      	ldr	r3, [pc, #300]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10f      	bne.n	800590a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058ea:	4b48      	ldr	r3, [pc, #288]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d109      	bne.n	800590a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058fa:	e006      	b.n	800590a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e004      	b.n	800590c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005902:	bf00      	nop
 8005904:	e002      	b.n	800590c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005906:	bf00      	nop
 8005908:	e000      	b.n	800590c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800590a:	bf00      	nop
    }

    if(status == HAL_OK)
 800590c:	7bfb      	ldrb	r3, [r7, #15]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10d      	bne.n	800592e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005912:	4b3e      	ldr	r3, [pc, #248]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6819      	ldr	r1, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	3b01      	subs	r3, #1
 8005924:	011b      	lsls	r3, r3, #4
 8005926:	430b      	orrs	r3, r1
 8005928:	4938      	ldr	r1, [pc, #224]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 800592a:	4313      	orrs	r3, r2
 800592c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800592e:	7bfb      	ldrb	r3, [r7, #15]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d166      	bne.n	8005a02 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005934:	4b35      	ldr	r3, [pc, #212]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a34      	ldr	r2, [pc, #208]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 800593a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800593e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005940:	f7fd fdea 	bl	8003518 <HAL_GetTick>
 8005944:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005946:	e009      	b.n	800595c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005948:	f7fd fde6 	bl	8003518 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d902      	bls.n	800595c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	73fb      	strb	r3, [r7, #15]
        break;
 800595a:	e005      	b.n	8005968 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800595c:	4b2b      	ldr	r3, [pc, #172]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1ef      	bne.n	8005948 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005968:	7bfb      	ldrb	r3, [r7, #15]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d149      	bne.n	8005a02 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d110      	bne.n	8005996 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005974:	4b25      	ldr	r3, [pc, #148]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800597c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6892      	ldr	r2, [r2, #8]
 8005984:	0211      	lsls	r1, r2, #8
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	68d2      	ldr	r2, [r2, #12]
 800598a:	06d2      	lsls	r2, r2, #27
 800598c:	430a      	orrs	r2, r1
 800598e:	491f      	ldr	r1, [pc, #124]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005990:	4313      	orrs	r3, r2
 8005992:	614b      	str	r3, [r1, #20]
 8005994:	e011      	b.n	80059ba <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005996:	4b1d      	ldr	r3, [pc, #116]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800599e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	6892      	ldr	r2, [r2, #8]
 80059a6:	0211      	lsls	r1, r2, #8
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6912      	ldr	r2, [r2, #16]
 80059ac:	0852      	lsrs	r2, r2, #1
 80059ae:	3a01      	subs	r2, #1
 80059b0:	0652      	lsls	r2, r2, #25
 80059b2:	430a      	orrs	r2, r1
 80059b4:	4915      	ldr	r1, [pc, #84]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80059ba:	4b14      	ldr	r3, [pc, #80]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a13      	ldr	r2, [pc, #76]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059c4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fd fda7 	bl	8003518 <HAL_GetTick>
 80059ca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059cc:	e009      	b.n	80059e2 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059ce:	f7fd fda3 	bl	8003518 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d902      	bls.n	80059e2 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	73fb      	strb	r3, [r7, #15]
          break;
 80059e0:	e005      	b.n	80059ee <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059e2:	4b0a      	ldr	r3, [pc, #40]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0ef      	beq.n	80059ce <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80059ee:	7bfb      	ldrb	r3, [r7, #15]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80059f4:	4b05      	ldr	r3, [pc, #20]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059f6:	695a      	ldr	r2, [r3, #20]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	4903      	ldr	r1, [pc, #12]	@ (8005a0c <RCCEx_PLLSAI2_Config+0x1b4>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40021000 	.word	0x40021000

08005a10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e095      	b.n	8005b4e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d108      	bne.n	8005a3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a32:	d009      	beq.n	8005a48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	61da      	str	r2, [r3, #28]
 8005a3a:	e005      	b.n	8005a48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7fd fb16 	bl	8003094 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a88:	d902      	bls.n	8005a90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60fb      	str	r3, [r7, #12]
 8005a8e:	e002      	b.n	8005a96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005a9e:	d007      	beq.n	8005ab0 <HAL_SPI_Init+0xa0>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	431a      	orrs	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	431a      	orrs	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	69db      	ldr	r3, [r3, #28]
 8005ae4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af2:	ea42 0103 	orr.w	r1, r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	0c1b      	lsrs	r3, r3, #16
 8005b0c:	f003 0204 	and.w	r2, r3, #4
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	f003 0310 	and.w	r3, r3, #16
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b1e:	f003 0308 	and.w	r3, r3, #8
 8005b22:	431a      	orrs	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005b2c:	ea42 0103 	orr.w	r1, r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b082      	sub	sp, #8
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e01a      	b.n	8005b9e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b7e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7fd fb23 	bl	80031cc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3708      	adds	r7, #8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}

08005ba6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ba6:	b580      	push	{r7, lr}
 8005ba8:	b088      	sub	sp, #32
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	60f8      	str	r0, [r7, #12]
 8005bae:	60b9      	str	r1, [r7, #8]
 8005bb0:	603b      	str	r3, [r7, #0]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bb6:	f7fd fcaf 	bl	8003518 <HAL_GetTick>
 8005bba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d001      	beq.n	8005bd0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	e15c      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d002      	beq.n	8005bdc <HAL_SPI_Transmit+0x36>
 8005bd6:	88fb      	ldrh	r3, [r7, #6]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e154      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d101      	bne.n	8005bee <HAL_SPI_Transmit+0x48>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e14d      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2203      	movs	r2, #3
 8005bfa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	88fa      	ldrh	r2, [r7, #6]
 8005c0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	88fa      	ldrh	r2, [r7, #6]
 8005c14:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c40:	d10f      	bne.n	8005c62 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c60:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6c:	2b40      	cmp	r3, #64	@ 0x40
 8005c6e:	d007      	beq.n	8005c80 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c88:	d952      	bls.n	8005d30 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <HAL_SPI_Transmit+0xf2>
 8005c92:	8b7b      	ldrh	r3, [r7, #26]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d145      	bne.n	8005d24 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9c:	881a      	ldrh	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca8:	1c9a      	adds	r2, r3, #2
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005cbc:	e032      	b.n	8005d24 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d112      	bne.n	8005cf2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd0:	881a      	ldrh	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cdc:	1c9a      	adds	r2, r3, #2
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cf0:	e018      	b.n	8005d24 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cf2:	f7fd fc11 	bl	8003518 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d803      	bhi.n	8005d0a <HAL_SPI_Transmit+0x164>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d08:	d102      	bne.n	8005d10 <HAL_SPI_Transmit+0x16a>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d109      	bne.n	8005d24 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e0b2      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1c7      	bne.n	8005cbe <HAL_SPI_Transmit+0x118>
 8005d2e:	e083      	b.n	8005e38 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d002      	beq.n	8005d3e <HAL_SPI_Transmit+0x198>
 8005d38:	8b7b      	ldrh	r3, [r7, #26]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d177      	bne.n	8005e2e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d912      	bls.n	8005d6e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d4c:	881a      	ldrh	r2, [r3, #0]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d58:	1c9a      	adds	r2, r3, #2
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3b02      	subs	r3, #2
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d6c:	e05f      	b.n	8005e2e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	330c      	adds	r3, #12
 8005d78:	7812      	ldrb	r2, [r2, #0]
 8005d7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d80:	1c5a      	adds	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005d94:	e04b      	b.n	8005e2e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d12b      	bne.n	8005dfc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d912      	bls.n	8005dd4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db2:	881a      	ldrh	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbe:	1c9a      	adds	r2, r3, #2
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	3b02      	subs	r3, #2
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dd2:	e02c      	b.n	8005e2e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	330c      	adds	r3, #12
 8005dde:	7812      	ldrb	r2, [r2, #0]
 8005de0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de6:	1c5a      	adds	r2, r3, #1
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	3b01      	subs	r3, #1
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dfa:	e018      	b.n	8005e2e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dfc:	f7fd fb8c 	bl	8003518 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d803      	bhi.n	8005e14 <HAL_SPI_Transmit+0x26e>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e12:	d102      	bne.n	8005e1a <HAL_SPI_Transmit+0x274>
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d109      	bne.n	8005e2e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e02d      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1ae      	bne.n	8005d96 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	6839      	ldr	r1, [r7, #0]
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fac1 	bl	80063c4 <SPI_EndRxTxTransaction>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10a      	bne.n	8005e6c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e56:	2300      	movs	r3, #0
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	617b      	str	r3, [r7, #20]
 8005e6a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005e88:	2300      	movs	r3, #0
  }
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3720      	adds	r7, #32
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
	...

08005e94 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d001      	beq.n	8005eb2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	e0d4      	b.n	800605c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_SPI_Transmit_DMA+0x2a>
 8005eb8:	88fb      	ldrh	r3, [r7, #6]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d101      	bne.n	8005ec2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e0cc      	b.n	800605c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_SPI_Transmit_DMA+0x3c>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e0c5      	b.n	800605c <HAL_SPI_Transmit_DMA+0x1c8>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2203      	movs	r2, #3
 8005edc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	88fa      	ldrh	r2, [r7, #6]
 8005ef0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	88fa      	ldrh	r2, [r7, #6]
 8005ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f22:	d10f      	bne.n	8005f44 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f42:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f48:	4a46      	ldr	r2, [pc, #280]	@ (8006064 <HAL_SPI_Transmit_DMA+0x1d0>)
 8005f4a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f50:	4a45      	ldr	r2, [pc, #276]	@ (8006068 <HAL_SPI_Transmit_DMA+0x1d4>)
 8005f52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f58:	4a44      	ldr	r2, [pc, #272]	@ (800606c <HAL_SPI_Transmit_DMA+0x1d8>)
 8005f5a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f60:	2200      	movs	r2, #0
 8005f62:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f72:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f7c:	d82d      	bhi.n	8005fda <HAL_SPI_Transmit_DMA+0x146>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f88:	d127      	bne.n	8005fda <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10f      	bne.n	8005fb8 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005fa6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	085b      	lsrs	r3, r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fb6:	e010      	b.n	8005fda <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fc6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	085b      	lsrs	r3, r3, #1
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ff2:	f7fd fd1d 	bl	8003a30 <HAL_DMA_Start_IT>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00b      	beq.n	8006014 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006000:	f043 0210 	orr.w	r2, r3, #16
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e023      	b.n	800605c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800601e:	2b40      	cmp	r3, #64	@ 0x40
 8006020:	d007      	beq.n	8006032 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006030:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f042 0220 	orr.w	r2, r2, #32
 8006048:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f042 0202 	orr.w	r2, r2, #2
 8006058:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	0800612b 	.word	0x0800612b
 8006068:	08006085 	.word	0x08006085
 800606c:	08006147 	.word	0x08006147

08006070 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b086      	sub	sp, #24
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006092:	f7fd fa41 	bl	8003518 <HAL_GetTick>
 8006096:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b20      	cmp	r3, #32
 80060a4:	d03b      	beq.n	800611e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0220 	bic.w	r2, r2, #32
 80060b4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0202 	bic.w	r2, r2, #2
 80060c4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	2164      	movs	r1, #100	@ 0x64
 80060ca:	6978      	ldr	r0, [r7, #20]
 80060cc:	f000 f97a 	bl	80063c4 <SPI_EndRxTxTransaction>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d005      	beq.n	80060e2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060da:	f043 0220 	orr.w	r2, r3, #32
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10a      	bne.n	8006100 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060ea:	2300      	movs	r3, #0
 80060ec:	60fb      	str	r3, [r7, #12]
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	60fb      	str	r3, [r7, #12]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2200      	movs	r2, #0
 8006104:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006112:	2b00      	cmp	r3, #0
 8006114:	d003      	beq.n	800611e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006116:	6978      	ldr	r0, [r7, #20]
 8006118:	f7fb fe4a 	bl	8001db0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800611c:	e002      	b.n	8006124 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800611e:	6978      	ldr	r0, [r7, #20]
 8006120:	f7fb fe7c 	bl	8001e1c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b084      	sub	sp, #16
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006136:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f7ff ff99 	bl	8006070 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800613e:	bf00      	nop
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b084      	sub	sp, #16
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0203 	bic.w	r2, r2, #3
 8006162:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006168:	f043 0210 	orr.w	r2, r3, #16
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f7fb fe19 	bl	8001db0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800617e:	bf00      	nop
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
	...

08006188 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b088      	sub	sp, #32
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	603b      	str	r3, [r7, #0]
 8006194:	4613      	mov	r3, r2
 8006196:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006198:	f7fd f9be 	bl	8003518 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a0:	1a9b      	subs	r3, r3, r2
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	4413      	add	r3, r2
 80061a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80061a8:	f7fd f9b6 	bl	8003518 <HAL_GetTick>
 80061ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061ae:	4b39      	ldr	r3, [pc, #228]	@ (8006294 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	015b      	lsls	r3, r3, #5
 80061b4:	0d1b      	lsrs	r3, r3, #20
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	fb02 f303 	mul.w	r3, r2, r3
 80061bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061be:	e054      	b.n	800626a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c6:	d050      	beq.n	800626a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061c8:	f7fd f9a6 	bl	8003518 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	69fa      	ldr	r2, [r7, #28]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d902      	bls.n	80061de <SPI_WaitFlagStateUntilTimeout+0x56>
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d13d      	bne.n	800625a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061f6:	d111      	bne.n	800621c <SPI_WaitFlagStateUntilTimeout+0x94>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006200:	d004      	beq.n	800620c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800620a:	d107      	bne.n	800621c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800621a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006224:	d10f      	bne.n	8006246 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006244:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e017      	b.n	800628a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	3b01      	subs	r3, #1
 8006268:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	689a      	ldr	r2, [r3, #8]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	4013      	ands	r3, r2
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	429a      	cmp	r2, r3
 8006278:	bf0c      	ite	eq
 800627a:	2301      	moveq	r3, #1
 800627c:	2300      	movne	r3, #0
 800627e:	b2db      	uxtb	r3, r3
 8006280:	461a      	mov	r2, r3
 8006282:	79fb      	ldrb	r3, [r7, #7]
 8006284:	429a      	cmp	r2, r3
 8006286:	d19b      	bne.n	80061c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3720      	adds	r7, #32
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	20000030 	.word	0x20000030

08006298 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b08a      	sub	sp, #40	@ 0x28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
 80062a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80062a6:	2300      	movs	r3, #0
 80062a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80062aa:	f7fd f935 	bl	8003518 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b2:	1a9b      	subs	r3, r3, r2
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	4413      	add	r3, r2
 80062b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80062ba:	f7fd f92d 	bl	8003518 <HAL_GetTick>
 80062be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	330c      	adds	r3, #12
 80062c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80062c8:	4b3d      	ldr	r3, [pc, #244]	@ (80063c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4413      	add	r3, r2
 80062d2:	00da      	lsls	r2, r3, #3
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	0d1b      	lsrs	r3, r3, #20
 80062d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062da:	fb02 f303 	mul.w	r3, r2, r3
 80062de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80062e0:	e060      	b.n	80063a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80062e8:	d107      	bne.n	80062fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d104      	bne.n	80062fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80062f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006300:	d050      	beq.n	80063a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006302:	f7fd f909 	bl	8003518 <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800630e:	429a      	cmp	r2, r3
 8006310:	d902      	bls.n	8006318 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	2b00      	cmp	r3, #0
 8006316:	d13d      	bne.n	8006394 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006326:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006330:	d111      	bne.n	8006356 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800633a:	d004      	beq.n	8006346 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006344:	d107      	bne.n	8006356 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006354:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800635e:	d10f      	bne.n	8006380 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800637e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	e010      	b.n	80063b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800639a:	2300      	movs	r3, #0
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689a      	ldr	r2, [r3, #8]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	4013      	ands	r3, r2
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d196      	bne.n	80062e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3728      	adds	r7, #40	@ 0x28
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	20000030 	.word	0x20000030

080063c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af02      	add	r7, sp, #8
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f7ff ff5b 	bl	8006298 <SPI_WaitFifoStateUntilTimeout>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d007      	beq.n	80063f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ec:	f043 0220 	orr.w	r2, r3, #32
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e027      	b.n	8006448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	2200      	movs	r2, #0
 8006400:	2180      	movs	r1, #128	@ 0x80
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f7ff fec0 	bl	8006188 <SPI_WaitFlagStateUntilTimeout>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006412:	f043 0220 	orr.w	r2, r3, #32
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e014      	b.n	8006448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2200      	movs	r2, #0
 8006426:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f7ff ff34 	bl	8006298 <SPI_WaitFifoStateUntilTimeout>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d007      	beq.n	8006446 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643a:	f043 0220 	orr.w	r2, r3, #32
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e000      	b.n	8006448 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e049      	b.n	80064f6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d106      	bne.n	800647c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fc fece 	bl	8003218 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3304      	adds	r3, #4
 800648c:	4619      	mov	r1, r3
 800648e:	4610      	mov	r0, r2
 8006490:	f000 fa50 	bl	8006934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d109      	bne.n	8006524 <HAL_TIM_PWM_Start+0x24>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006516:	b2db      	uxtb	r3, r3
 8006518:	2b01      	cmp	r3, #1
 800651a:	bf14      	ite	ne
 800651c:	2301      	movne	r3, #1
 800651e:	2300      	moveq	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	e03c      	b.n	800659e <HAL_TIM_PWM_Start+0x9e>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	2b04      	cmp	r3, #4
 8006528:	d109      	bne.n	800653e <HAL_TIM_PWM_Start+0x3e>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b01      	cmp	r3, #1
 8006534:	bf14      	ite	ne
 8006536:	2301      	movne	r3, #1
 8006538:	2300      	moveq	r3, #0
 800653a:	b2db      	uxtb	r3, r3
 800653c:	e02f      	b.n	800659e <HAL_TIM_PWM_Start+0x9e>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	2b08      	cmp	r3, #8
 8006542:	d109      	bne.n	8006558 <HAL_TIM_PWM_Start+0x58>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b01      	cmp	r3, #1
 800654e:	bf14      	ite	ne
 8006550:	2301      	movne	r3, #1
 8006552:	2300      	moveq	r3, #0
 8006554:	b2db      	uxtb	r3, r3
 8006556:	e022      	b.n	800659e <HAL_TIM_PWM_Start+0x9e>
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b0c      	cmp	r3, #12
 800655c:	d109      	bne.n	8006572 <HAL_TIM_PWM_Start+0x72>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b01      	cmp	r3, #1
 8006568:	bf14      	ite	ne
 800656a:	2301      	movne	r3, #1
 800656c:	2300      	moveq	r3, #0
 800656e:	b2db      	uxtb	r3, r3
 8006570:	e015      	b.n	800659e <HAL_TIM_PWM_Start+0x9e>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b10      	cmp	r3, #16
 8006576:	d109      	bne.n	800658c <HAL_TIM_PWM_Start+0x8c>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800657e:	b2db      	uxtb	r3, r3
 8006580:	2b01      	cmp	r3, #1
 8006582:	bf14      	ite	ne
 8006584:	2301      	movne	r3, #1
 8006586:	2300      	moveq	r3, #0
 8006588:	b2db      	uxtb	r3, r3
 800658a:	e008      	b.n	800659e <HAL_TIM_PWM_Start+0x9e>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b01      	cmp	r3, #1
 8006596:	bf14      	ite	ne
 8006598:	2301      	movne	r3, #1
 800659a:	2300      	moveq	r3, #0
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e09c      	b.n	80066e0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d104      	bne.n	80065b6 <HAL_TIM_PWM_Start+0xb6>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065b4:	e023      	b.n	80065fe <HAL_TIM_PWM_Start+0xfe>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	d104      	bne.n	80065c6 <HAL_TIM_PWM_Start+0xc6>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065c4:	e01b      	b.n	80065fe <HAL_TIM_PWM_Start+0xfe>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	2b08      	cmp	r3, #8
 80065ca:	d104      	bne.n	80065d6 <HAL_TIM_PWM_Start+0xd6>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065d4:	e013      	b.n	80065fe <HAL_TIM_PWM_Start+0xfe>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b0c      	cmp	r3, #12
 80065da:	d104      	bne.n	80065e6 <HAL_TIM_PWM_Start+0xe6>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065e4:	e00b      	b.n	80065fe <HAL_TIM_PWM_Start+0xfe>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b10      	cmp	r3, #16
 80065ea:	d104      	bne.n	80065f6 <HAL_TIM_PWM_Start+0xf6>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065f4:	e003      	b.n	80065fe <HAL_TIM_PWM_Start+0xfe>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2202      	movs	r2, #2
 80065fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2201      	movs	r2, #1
 8006604:	6839      	ldr	r1, [r7, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fd10 	bl	800702c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a35      	ldr	r2, [pc, #212]	@ (80066e8 <HAL_TIM_PWM_Start+0x1e8>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d013      	beq.n	800663e <HAL_TIM_PWM_Start+0x13e>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a34      	ldr	r2, [pc, #208]	@ (80066ec <HAL_TIM_PWM_Start+0x1ec>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d00e      	beq.n	800663e <HAL_TIM_PWM_Start+0x13e>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a32      	ldr	r2, [pc, #200]	@ (80066f0 <HAL_TIM_PWM_Start+0x1f0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d009      	beq.n	800663e <HAL_TIM_PWM_Start+0x13e>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a31      	ldr	r2, [pc, #196]	@ (80066f4 <HAL_TIM_PWM_Start+0x1f4>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d004      	beq.n	800663e <HAL_TIM_PWM_Start+0x13e>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a2f      	ldr	r2, [pc, #188]	@ (80066f8 <HAL_TIM_PWM_Start+0x1f8>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d101      	bne.n	8006642 <HAL_TIM_PWM_Start+0x142>
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <HAL_TIM_PWM_Start+0x144>
 8006642:	2300      	movs	r3, #0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d007      	beq.n	8006658 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006656:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a22      	ldr	r2, [pc, #136]	@ (80066e8 <HAL_TIM_PWM_Start+0x1e8>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d01d      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800666a:	d018      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a22      	ldr	r2, [pc, #136]	@ (80066fc <HAL_TIM_PWM_Start+0x1fc>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d013      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a21      	ldr	r2, [pc, #132]	@ (8006700 <HAL_TIM_PWM_Start+0x200>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d00e      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a1f      	ldr	r2, [pc, #124]	@ (8006704 <HAL_TIM_PWM_Start+0x204>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d009      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a17      	ldr	r2, [pc, #92]	@ (80066ec <HAL_TIM_PWM_Start+0x1ec>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d004      	beq.n	800669e <HAL_TIM_PWM_Start+0x19e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a15      	ldr	r2, [pc, #84]	@ (80066f0 <HAL_TIM_PWM_Start+0x1f0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d115      	bne.n	80066ca <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	4b18      	ldr	r3, [pc, #96]	@ (8006708 <HAL_TIM_PWM_Start+0x208>)
 80066a6:	4013      	ands	r3, r2
 80066a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2b06      	cmp	r3, #6
 80066ae:	d015      	beq.n	80066dc <HAL_TIM_PWM_Start+0x1dc>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b6:	d011      	beq.n	80066dc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f042 0201 	orr.w	r2, r2, #1
 80066c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c8:	e008      	b.n	80066dc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f042 0201 	orr.w	r2, r2, #1
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	e000      	b.n	80066de <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	40012c00 	.word	0x40012c00
 80066ec:	40013400 	.word	0x40013400
 80066f0:	40014000 	.word	0x40014000
 80066f4:	40014400 	.word	0x40014400
 80066f8:	40014800 	.word	0x40014800
 80066fc:	40000400 	.word	0x40000400
 8006700:	40000800 	.word	0x40000800
 8006704:	40000c00 	.word	0x40000c00
 8006708:	00010007 	.word	0x00010007

0800670c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006718:	2300      	movs	r3, #0
 800671a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006726:	2302      	movs	r3, #2
 8006728:	e0ff      	b.n	800692a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b14      	cmp	r3, #20
 8006736:	f200 80f0 	bhi.w	800691a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800673a:	a201      	add	r2, pc, #4	@ (adr r2, 8006740 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800673c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006740:	08006795 	.word	0x08006795
 8006744:	0800691b 	.word	0x0800691b
 8006748:	0800691b 	.word	0x0800691b
 800674c:	0800691b 	.word	0x0800691b
 8006750:	080067d5 	.word	0x080067d5
 8006754:	0800691b 	.word	0x0800691b
 8006758:	0800691b 	.word	0x0800691b
 800675c:	0800691b 	.word	0x0800691b
 8006760:	08006817 	.word	0x08006817
 8006764:	0800691b 	.word	0x0800691b
 8006768:	0800691b 	.word	0x0800691b
 800676c:	0800691b 	.word	0x0800691b
 8006770:	08006857 	.word	0x08006857
 8006774:	0800691b 	.word	0x0800691b
 8006778:	0800691b 	.word	0x0800691b
 800677c:	0800691b 	.word	0x0800691b
 8006780:	08006899 	.word	0x08006899
 8006784:	0800691b 	.word	0x0800691b
 8006788:	0800691b 	.word	0x0800691b
 800678c:	0800691b 	.word	0x0800691b
 8006790:	080068d9 	.word	0x080068d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68b9      	ldr	r1, [r7, #8]
 800679a:	4618      	mov	r0, r3
 800679c:	f000 f970 	bl	8006a80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699a      	ldr	r2, [r3, #24]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0208 	orr.w	r2, r2, #8
 80067ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699a      	ldr	r2, [r3, #24]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 0204 	bic.w	r2, r2, #4
 80067be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6999      	ldr	r1, [r3, #24]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	619a      	str	r2, [r3, #24]
      break;
 80067d2:	e0a5      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68b9      	ldr	r1, [r7, #8]
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 f9e0 	bl	8006ba0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	699a      	ldr	r2, [r3, #24]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	699a      	ldr	r2, [r3, #24]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	6999      	ldr	r1, [r3, #24]
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	021a      	lsls	r2, r3, #8
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	430a      	orrs	r2, r1
 8006812:	619a      	str	r2, [r3, #24]
      break;
 8006814:	e084      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68b9      	ldr	r1, [r7, #8]
 800681c:	4618      	mov	r0, r3
 800681e:	f000 fa49 	bl	8006cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69da      	ldr	r2, [r3, #28]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0208 	orr.w	r2, r2, #8
 8006830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	69da      	ldr	r2, [r3, #28]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f022 0204 	bic.w	r2, r2, #4
 8006840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	69d9      	ldr	r1, [r3, #28]
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	691a      	ldr	r2, [r3, #16]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	61da      	str	r2, [r3, #28]
      break;
 8006854:	e064      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68b9      	ldr	r1, [r7, #8]
 800685c:	4618      	mov	r0, r3
 800685e:	f000 fab1 	bl	8006dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	69da      	ldr	r2, [r3, #28]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006870:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69da      	ldr	r2, [r3, #28]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006880:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69d9      	ldr	r1, [r3, #28]
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	691b      	ldr	r3, [r3, #16]
 800688c:	021a      	lsls	r2, r3, #8
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	430a      	orrs	r2, r1
 8006894:	61da      	str	r2, [r3, #28]
      break;
 8006896:	e043      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68b9      	ldr	r1, [r7, #8]
 800689e:	4618      	mov	r0, r3
 80068a0:	f000 fafa 	bl	8006e98 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0208 	orr.w	r2, r2, #8
 80068b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 0204 	bic.w	r2, r2, #4
 80068c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	430a      	orrs	r2, r1
 80068d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80068d6:	e023      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68b9      	ldr	r1, [r7, #8]
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fb3e 	bl	8006f60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006902:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	021a      	lsls	r2, r3, #8
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	430a      	orrs	r2, r1
 8006916:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006918:	e002      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	75fb      	strb	r3, [r7, #23]
      break;
 800691e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006928:	7dfb      	ldrb	r3, [r7, #23]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3718      	adds	r7, #24
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop

08006934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a46      	ldr	r2, [pc, #280]	@ (8006a60 <TIM_Base_SetConfig+0x12c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d013      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006952:	d00f      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a43      	ldr	r2, [pc, #268]	@ (8006a64 <TIM_Base_SetConfig+0x130>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d00b      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a42      	ldr	r2, [pc, #264]	@ (8006a68 <TIM_Base_SetConfig+0x134>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d007      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a41      	ldr	r2, [pc, #260]	@ (8006a6c <TIM_Base_SetConfig+0x138>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d003      	beq.n	8006974 <TIM_Base_SetConfig+0x40>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a40      	ldr	r2, [pc, #256]	@ (8006a70 <TIM_Base_SetConfig+0x13c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d108      	bne.n	8006986 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800697a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	4313      	orrs	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a35      	ldr	r2, [pc, #212]	@ (8006a60 <TIM_Base_SetConfig+0x12c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d01f      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006994:	d01b      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a32      	ldr	r2, [pc, #200]	@ (8006a64 <TIM_Base_SetConfig+0x130>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d017      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a31      	ldr	r2, [pc, #196]	@ (8006a68 <TIM_Base_SetConfig+0x134>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d013      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a30      	ldr	r2, [pc, #192]	@ (8006a6c <TIM_Base_SetConfig+0x138>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00f      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006a70 <TIM_Base_SetConfig+0x13c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d00b      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a74 <TIM_Base_SetConfig+0x140>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d007      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <TIM_Base_SetConfig+0x144>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d003      	beq.n	80069ce <TIM_Base_SetConfig+0x9a>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a2c      	ldr	r2, [pc, #176]	@ (8006a7c <TIM_Base_SetConfig+0x148>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d108      	bne.n	80069e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	4313      	orrs	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a16      	ldr	r2, [pc, #88]	@ (8006a60 <TIM_Base_SetConfig+0x12c>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d00f      	beq.n	8006a2c <TIM_Base_SetConfig+0xf8>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a18      	ldr	r2, [pc, #96]	@ (8006a70 <TIM_Base_SetConfig+0x13c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00b      	beq.n	8006a2c <TIM_Base_SetConfig+0xf8>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a17      	ldr	r2, [pc, #92]	@ (8006a74 <TIM_Base_SetConfig+0x140>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d007      	beq.n	8006a2c <TIM_Base_SetConfig+0xf8>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a16      	ldr	r2, [pc, #88]	@ (8006a78 <TIM_Base_SetConfig+0x144>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_Base_SetConfig+0xf8>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a15      	ldr	r2, [pc, #84]	@ (8006a7c <TIM_Base_SetConfig+0x148>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d103      	bne.n	8006a34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	691a      	ldr	r2, [r3, #16]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d105      	bne.n	8006a52 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	f023 0201 	bic.w	r2, r3, #1
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	611a      	str	r2, [r3, #16]
  }
}
 8006a52:	bf00      	nop
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40012c00 	.word	0x40012c00
 8006a64:	40000400 	.word	0x40000400
 8006a68:	40000800 	.word	0x40000800
 8006a6c:	40000c00 	.word	0x40000c00
 8006a70:	40013400 	.word	0x40013400
 8006a74:	40014000 	.word	0x40014000
 8006a78:	40014400 	.word	0x40014400
 8006a7c:	40014800 	.word	0x40014800

08006a80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f023 0201 	bic.w	r2, r3, #1
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0303 	bic.w	r3, r3, #3
 8006aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f023 0302 	bic.w	r3, r3, #2
 8006acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a2c      	ldr	r2, [pc, #176]	@ (8006b8c <TIM_OC1_SetConfig+0x10c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d00f      	beq.n	8006b00 <TIM_OC1_SetConfig+0x80>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a2b      	ldr	r2, [pc, #172]	@ (8006b90 <TIM_OC1_SetConfig+0x110>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00b      	beq.n	8006b00 <TIM_OC1_SetConfig+0x80>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a2a      	ldr	r2, [pc, #168]	@ (8006b94 <TIM_OC1_SetConfig+0x114>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d007      	beq.n	8006b00 <TIM_OC1_SetConfig+0x80>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a29      	ldr	r2, [pc, #164]	@ (8006b98 <TIM_OC1_SetConfig+0x118>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC1_SetConfig+0x80>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a28      	ldr	r2, [pc, #160]	@ (8006b9c <TIM_OC1_SetConfig+0x11c>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d10c      	bne.n	8006b1a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f023 0308 	bic.w	r3, r3, #8
 8006b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f023 0304 	bic.w	r3, r3, #4
 8006b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8006b8c <TIM_OC1_SetConfig+0x10c>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d00f      	beq.n	8006b42 <TIM_OC1_SetConfig+0xc2>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a1a      	ldr	r2, [pc, #104]	@ (8006b90 <TIM_OC1_SetConfig+0x110>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00b      	beq.n	8006b42 <TIM_OC1_SetConfig+0xc2>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a19      	ldr	r2, [pc, #100]	@ (8006b94 <TIM_OC1_SetConfig+0x114>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d007      	beq.n	8006b42 <TIM_OC1_SetConfig+0xc2>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a18      	ldr	r2, [pc, #96]	@ (8006b98 <TIM_OC1_SetConfig+0x118>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d003      	beq.n	8006b42 <TIM_OC1_SetConfig+0xc2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a17      	ldr	r2, [pc, #92]	@ (8006b9c <TIM_OC1_SetConfig+0x11c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d111      	bne.n	8006b66 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	621a      	str	r2, [r3, #32]
}
 8006b80:	bf00      	nop
 8006b82:	371c      	adds	r7, #28
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	40012c00 	.word	0x40012c00
 8006b90:	40013400 	.word	0x40013400
 8006b94:	40014000 	.word	0x40014000
 8006b98:	40014400 	.word	0x40014400
 8006b9c:	40014800 	.word	0x40014800

08006ba0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f023 0210 	bic.w	r2, r3, #16
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	021b      	lsls	r3, r3, #8
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	f023 0320 	bic.w	r3, r3, #32
 8006bee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	011b      	lsls	r3, r3, #4
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a28      	ldr	r2, [pc, #160]	@ (8006ca0 <TIM_OC2_SetConfig+0x100>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d003      	beq.n	8006c0c <TIM_OC2_SetConfig+0x6c>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a27      	ldr	r2, [pc, #156]	@ (8006ca4 <TIM_OC2_SetConfig+0x104>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d10d      	bne.n	8006c28 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	011b      	lsls	r3, r3, #4
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca0 <TIM_OC2_SetConfig+0x100>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d00f      	beq.n	8006c50 <TIM_OC2_SetConfig+0xb0>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a1c      	ldr	r2, [pc, #112]	@ (8006ca4 <TIM_OC2_SetConfig+0x104>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00b      	beq.n	8006c50 <TIM_OC2_SetConfig+0xb0>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ca8 <TIM_OC2_SetConfig+0x108>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d007      	beq.n	8006c50 <TIM_OC2_SetConfig+0xb0>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a1a      	ldr	r2, [pc, #104]	@ (8006cac <TIM_OC2_SetConfig+0x10c>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d003      	beq.n	8006c50 <TIM_OC2_SetConfig+0xb0>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a19      	ldr	r2, [pc, #100]	@ (8006cb0 <TIM_OC2_SetConfig+0x110>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d113      	bne.n	8006c78 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	699b      	ldr	r3, [r3, #24]
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	693a      	ldr	r2, [r7, #16]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	621a      	str	r2, [r3, #32]
}
 8006c92:	bf00      	nop
 8006c94:	371c      	adds	r7, #28
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	40012c00 	.word	0x40012c00
 8006ca4:	40013400 	.word	0x40013400
 8006ca8:	40014000 	.word	0x40014000
 8006cac:	40014400 	.word	0x40014400
 8006cb0:	40014800 	.word	0x40014800

08006cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f023 0303 	bic.w	r3, r3, #3
 8006cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	021b      	lsls	r3, r3, #8
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a27      	ldr	r2, [pc, #156]	@ (8006db0 <TIM_OC3_SetConfig+0xfc>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d003      	beq.n	8006d1e <TIM_OC3_SetConfig+0x6a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a26      	ldr	r2, [pc, #152]	@ (8006db4 <TIM_OC3_SetConfig+0x100>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d10d      	bne.n	8006d3a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	021b      	lsls	r3, r3, #8
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006db0 <TIM_OC3_SetConfig+0xfc>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00f      	beq.n	8006d62 <TIM_OC3_SetConfig+0xae>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a1b      	ldr	r2, [pc, #108]	@ (8006db4 <TIM_OC3_SetConfig+0x100>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d00b      	beq.n	8006d62 <TIM_OC3_SetConfig+0xae>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8006db8 <TIM_OC3_SetConfig+0x104>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d007      	beq.n	8006d62 <TIM_OC3_SetConfig+0xae>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a19      	ldr	r2, [pc, #100]	@ (8006dbc <TIM_OC3_SetConfig+0x108>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d003      	beq.n	8006d62 <TIM_OC3_SetConfig+0xae>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a18      	ldr	r2, [pc, #96]	@ (8006dc0 <TIM_OC3_SetConfig+0x10c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d113      	bne.n	8006d8a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	621a      	str	r2, [r3, #32]
}
 8006da4:	bf00      	nop
 8006da6:	371c      	adds	r7, #28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr
 8006db0:	40012c00 	.word	0x40012c00
 8006db4:	40013400 	.word	0x40013400
 8006db8:	40014000 	.word	0x40014000
 8006dbc:	40014400 	.word	0x40014400
 8006dc0:	40014800 	.word	0x40014800

08006dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b087      	sub	sp, #28
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	69db      	ldr	r3, [r3, #28]
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	031b      	lsls	r3, r3, #12
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a18      	ldr	r2, [pc, #96]	@ (8006e84 <TIM_OC4_SetConfig+0xc0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00f      	beq.n	8006e48 <TIM_OC4_SetConfig+0x84>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a17      	ldr	r2, [pc, #92]	@ (8006e88 <TIM_OC4_SetConfig+0xc4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <TIM_OC4_SetConfig+0x84>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a16      	ldr	r2, [pc, #88]	@ (8006e8c <TIM_OC4_SetConfig+0xc8>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d007      	beq.n	8006e48 <TIM_OC4_SetConfig+0x84>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a15      	ldr	r2, [pc, #84]	@ (8006e90 <TIM_OC4_SetConfig+0xcc>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d003      	beq.n	8006e48 <TIM_OC4_SetConfig+0x84>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a14      	ldr	r2, [pc, #80]	@ (8006e94 <TIM_OC4_SetConfig+0xd0>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d109      	bne.n	8006e5c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	019b      	lsls	r3, r3, #6
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	685a      	ldr	r2, [r3, #4]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	621a      	str	r2, [r3, #32]
}
 8006e76:	bf00      	nop
 8006e78:	371c      	adds	r7, #28
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	40012c00 	.word	0x40012c00
 8006e88:	40013400 	.word	0x40013400
 8006e8c:	40014000 	.word	0x40014000
 8006e90:	40014400 	.word	0x40014400
 8006e94:	40014800 	.word	0x40014800

08006e98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b087      	sub	sp, #28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006edc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	041b      	lsls	r3, r3, #16
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4a17      	ldr	r2, [pc, #92]	@ (8006f4c <TIM_OC5_SetConfig+0xb4>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d00f      	beq.n	8006f12 <TIM_OC5_SetConfig+0x7a>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a16      	ldr	r2, [pc, #88]	@ (8006f50 <TIM_OC5_SetConfig+0xb8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00b      	beq.n	8006f12 <TIM_OC5_SetConfig+0x7a>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a15      	ldr	r2, [pc, #84]	@ (8006f54 <TIM_OC5_SetConfig+0xbc>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d007      	beq.n	8006f12 <TIM_OC5_SetConfig+0x7a>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a14      	ldr	r2, [pc, #80]	@ (8006f58 <TIM_OC5_SetConfig+0xc0>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d003      	beq.n	8006f12 <TIM_OC5_SetConfig+0x7a>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a13      	ldr	r2, [pc, #76]	@ (8006f5c <TIM_OC5_SetConfig+0xc4>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d109      	bne.n	8006f26 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	021b      	lsls	r3, r3, #8
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	621a      	str	r2, [r3, #32]
}
 8006f40:	bf00      	nop
 8006f42:	371c      	adds	r7, #28
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	40012c00 	.word	0x40012c00
 8006f50:	40013400 	.word	0x40013400
 8006f54:	40014000 	.word	0x40014000
 8006f58:	40014400 	.word	0x40014400
 8006f5c:	40014800 	.word	0x40014800

08006f60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b087      	sub	sp, #28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a1b      	ldr	r3, [r3, #32]
 8006f6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	021b      	lsls	r3, r3, #8
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	051b      	lsls	r3, r3, #20
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a18      	ldr	r2, [pc, #96]	@ (8007018 <TIM_OC6_SetConfig+0xb8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00f      	beq.n	8006fdc <TIM_OC6_SetConfig+0x7c>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a17      	ldr	r2, [pc, #92]	@ (800701c <TIM_OC6_SetConfig+0xbc>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d00b      	beq.n	8006fdc <TIM_OC6_SetConfig+0x7c>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a16      	ldr	r2, [pc, #88]	@ (8007020 <TIM_OC6_SetConfig+0xc0>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d007      	beq.n	8006fdc <TIM_OC6_SetConfig+0x7c>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a15      	ldr	r2, [pc, #84]	@ (8007024 <TIM_OC6_SetConfig+0xc4>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d003      	beq.n	8006fdc <TIM_OC6_SetConfig+0x7c>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a14      	ldr	r2, [pc, #80]	@ (8007028 <TIM_OC6_SetConfig+0xc8>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d109      	bne.n	8006ff0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	029b      	lsls	r3, r3, #10
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	bf00      	nop
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	40012c00 	.word	0x40012c00
 800701c:	40013400 	.word	0x40013400
 8007020:	40014000 	.word	0x40014000
 8007024:	40014400 	.word	0x40014400
 8007028:	40014800 	.word	0x40014800

0800702c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f003 031f 	and.w	r3, r3, #31
 800703e:	2201      	movs	r2, #1
 8007040:	fa02 f303 	lsl.w	r3, r2, r3
 8007044:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a1a      	ldr	r2, [r3, #32]
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	43db      	mvns	r3, r3
 800704e:	401a      	ands	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6a1a      	ldr	r2, [r3, #32]
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f003 031f 	and.w	r3, r3, #31
 800705e:	6879      	ldr	r1, [r7, #4]
 8007060:	fa01 f303 	lsl.w	r3, r1, r3
 8007064:	431a      	orrs	r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	621a      	str	r2, [r3, #32]
}
 800706a:	bf00      	nop
 800706c:	371c      	adds	r7, #28
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
	...

08007078 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800708c:	2302      	movs	r3, #2
 800708e:	e068      	b.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a2e      	ldr	r2, [pc, #184]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d004      	beq.n	80070c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a2d      	ldr	r2, [pc, #180]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d108      	bne.n	80070d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80070ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a1e      	ldr	r2, [pc, #120]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d01d      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007102:	d018      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1b      	ldr	r2, [pc, #108]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d013      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1a      	ldr	r2, [pc, #104]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d00e      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a18      	ldr	r2, [pc, #96]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d009      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a13      	ldr	r2, [pc, #76]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d004      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a14      	ldr	r2, [pc, #80]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d10c      	bne.n	8007150 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800713c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	4313      	orrs	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40012c00 	.word	0x40012c00
 8007174:	40013400 	.word	0x40013400
 8007178:	40000400 	.word	0x40000400
 800717c:	40000800 	.word	0x40000800
 8007180:	40000c00 	.word	0x40000c00
 8007184:	40014000 	.word	0x40014000

08007188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800719c:	2b01      	cmp	r3, #1
 800719e:	d101      	bne.n	80071a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071a0:	2302      	movs	r3, #2
 80071a2:	e065      	b.n	8007270 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800720a:	4313      	orrs	r3, r2
 800720c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	041b      	lsls	r3, r3, #16
 800721a:	4313      	orrs	r3, r2
 800721c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a16      	ldr	r2, [pc, #88]	@ (800727c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d004      	beq.n	8007232 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a14      	ldr	r2, [pc, #80]	@ (8007280 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d115      	bne.n	800725e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723c:	051b      	lsls	r3, r3, #20
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	4313      	orrs	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	4313      	orrs	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	40012c00 	.word	0x40012c00
 8007280:	40013400 	.word	0x40013400

08007284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e040      	b.n	8007318 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800729a:	2b00      	cmp	r3, #0
 800729c:	d106      	bne.n	80072ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7fb fe8c 	bl	8002fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2224      	movs	r2, #36	@ 0x24
 80072b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f022 0201 	bic.w	r2, r2, #1
 80072c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fe52 	bl	8007f74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 fb97 	bl	8007a04 <UART_SetConfig>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d101      	bne.n	80072e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e01b      	b.n	8007318 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685a      	ldr	r2, [r3, #4]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fed1 	bl	80080b8 <UART_CheckIdleState>
 8007316:	4603      	mov	r3, r0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3708      	adds	r7, #8
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b08a      	sub	sp, #40	@ 0x28
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	4613      	mov	r3, r2
 800732c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007334:	2b20      	cmp	r3, #32
 8007336:	d137      	bne.n	80073a8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d002      	beq.n	8007344 <HAL_UART_Receive_IT+0x24>
 800733e:	88fb      	ldrh	r3, [r7, #6]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d101      	bne.n	8007348 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e030      	b.n	80073aa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a18      	ldr	r2, [pc, #96]	@ (80073b4 <HAL_UART_Receive_IT+0x94>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d01f      	beq.n	8007398 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d018      	beq.n	8007398 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	e853 3f00 	ldrex	r3, [r3]
 8007372:	613b      	str	r3, [r7, #16]
   return(result);
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007384:	623b      	str	r3, [r7, #32]
 8007386:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007388:	69f9      	ldr	r1, [r7, #28]
 800738a:	6a3a      	ldr	r2, [r7, #32]
 800738c:	e841 2300 	strex	r3, r2, [r1]
 8007390:	61bb      	str	r3, [r7, #24]
   return(result);
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1e6      	bne.n	8007366 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007398:	88fb      	ldrh	r3, [r7, #6]
 800739a:	461a      	mov	r2, r3
 800739c:	68b9      	ldr	r1, [r7, #8]
 800739e:	68f8      	ldr	r0, [r7, #12]
 80073a0:	f000 ffa0 	bl	80082e4 <UART_Start_Receive_IT>
 80073a4:	4603      	mov	r3, r0
 80073a6:	e000      	b.n	80073aa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80073a8:	2302      	movs	r3, #2
  }
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3728      	adds	r7, #40	@ 0x28
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	40008000 	.word	0x40008000

080073b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b0ba      	sub	sp, #232	@ 0xe8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80073e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80073e6:	4013      	ands	r3, r2
 80073e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80073ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d115      	bne.n	8007420 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073f8:	f003 0320 	and.w	r3, r3, #32
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d00f      	beq.n	8007420 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007404:	f003 0320 	and.w	r3, r3, #32
 8007408:	2b00      	cmp	r3, #0
 800740a:	d009      	beq.n	8007420 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 82ca 	beq.w	80079aa <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	4798      	blx	r3
      }
      return;
 800741e:	e2c4      	b.n	80079aa <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007420:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007424:	2b00      	cmp	r3, #0
 8007426:	f000 8117 	beq.w	8007658 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800742a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d106      	bne.n	8007444 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007436:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800743a:	4b85      	ldr	r3, [pc, #532]	@ (8007650 <HAL_UART_IRQHandler+0x298>)
 800743c:	4013      	ands	r3, r2
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 810a 	beq.w	8007658 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d011      	beq.n	8007474 <HAL_UART_IRQHandler+0xbc>
 8007450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007454:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00b      	beq.n	8007474 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2201      	movs	r2, #1
 8007462:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800746a:	f043 0201 	orr.w	r2, r3, #1
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d011      	beq.n	80074a4 <HAL_UART_IRQHandler+0xec>
 8007480:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007484:	f003 0301 	and.w	r3, r3, #1
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00b      	beq.n	80074a4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2202      	movs	r2, #2
 8007492:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800749a:	f043 0204 	orr.w	r2, r3, #4
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d011      	beq.n	80074d4 <HAL_UART_IRQHandler+0x11c>
 80074b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00b      	beq.n	80074d4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2204      	movs	r2, #4
 80074c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074ca:	f043 0202 	orr.w	r2, r3, #2
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074d8:	f003 0308 	and.w	r3, r3, #8
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d017      	beq.n	8007510 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074e4:	f003 0320 	and.w	r3, r3, #32
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d105      	bne.n	80074f8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074f0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00b      	beq.n	8007510 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2208      	movs	r2, #8
 80074fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007506:	f043 0208 	orr.w	r2, r3, #8
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007514:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007518:	2b00      	cmp	r3, #0
 800751a:	d012      	beq.n	8007542 <HAL_UART_IRQHandler+0x18a>
 800751c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007520:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00c      	beq.n	8007542 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007530:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007538:	f043 0220 	orr.w	r2, r3, #32
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 8230 	beq.w	80079ae <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800754e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007552:	f003 0320 	and.w	r3, r3, #32
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00d      	beq.n	8007576 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800755a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755e:	f003 0320 	and.w	r3, r3, #32
 8007562:	2b00      	cmp	r3, #0
 8007564:	d007      	beq.n	8007576 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800756a:	2b00      	cmp	r3, #0
 800756c:	d003      	beq.n	8007576 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800757c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800758a:	2b40      	cmp	r3, #64	@ 0x40
 800758c:	d005      	beq.n	800759a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800758e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007592:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007596:	2b00      	cmp	r3, #0
 8007598:	d04f      	beq.n	800763a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 ff68 	bl	8008470 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075aa:	2b40      	cmp	r3, #64	@ 0x40
 80075ac:	d141      	bne.n	8007632 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3308      	adds	r3, #8
 80075b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80075c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3308      	adds	r3, #8
 80075d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80075da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80075de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80075e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80075ea:	e841 2300 	strex	r3, r2, [r1]
 80075ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80075f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1d9      	bne.n	80075ae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d013      	beq.n	800762a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007606:	4a13      	ldr	r2, [pc, #76]	@ (8007654 <HAL_UART_IRQHandler+0x29c>)
 8007608:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800760e:	4618      	mov	r0, r3
 8007610:	f7fc faac 	bl	8003b6c <HAL_DMA_Abort_IT>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d017      	beq.n	800764a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800761e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007624:	4610      	mov	r0, r2
 8007626:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007628:	e00f      	b.n	800764a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f9d4 	bl	80079d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007630:	e00b      	b.n	800764a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f9d0 	bl	80079d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007638:	e007      	b.n	800764a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f9cc 	bl	80079d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007648:	e1b1      	b.n	80079ae <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800764a:	bf00      	nop
    return;
 800764c:	e1af      	b.n	80079ae <HAL_UART_IRQHandler+0x5f6>
 800764e:	bf00      	nop
 8007650:	04000120 	.word	0x04000120
 8007654:	08008539 	.word	0x08008539

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800765c:	2b01      	cmp	r3, #1
 800765e:	f040 816a 	bne.w	8007936 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007666:	f003 0310 	and.w	r3, r3, #16
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 8163 	beq.w	8007936 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007674:	f003 0310 	and.w	r3, r3, #16
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 815c 	beq.w	8007936 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2210      	movs	r2, #16
 8007684:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007690:	2b40      	cmp	r3, #64	@ 0x40
 8007692:	f040 80d4 	bne.w	800783e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80076a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 80ad 	beq.w	8007806 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80076b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076b6:	429a      	cmp	r2, r3
 80076b8:	f080 80a5 	bcs.w	8007806 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0320 	and.w	r3, r3, #32
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f040 8086 	bne.w	80077e4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	461a      	mov	r2, r3
 80076fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007702:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007706:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800770e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800771a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1da      	bne.n	80076d8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3308      	adds	r3, #8
 8007728:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800772c:	e853 3f00 	ldrex	r3, [r3]
 8007730:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007732:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007734:	f023 0301 	bic.w	r3, r3, #1
 8007738:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3308      	adds	r3, #8
 8007742:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007746:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800774a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800774e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007758:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e1      	bne.n	8007722 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800776e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007774:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3308      	adds	r3, #8
 800777e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007782:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007784:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007788:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800778a:	e841 2300 	strex	r3, r2, [r1]
 800778e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007790:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1e3      	bne.n	800775e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077ac:	e853 3f00 	ldrex	r3, [r3]
 80077b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077b4:	f023 0310 	bic.w	r3, r3, #16
 80077b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	461a      	mov	r2, r3
 80077c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077ce:	e841 2300 	strex	r3, r2, [r1]
 80077d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1e4      	bne.n	80077a4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fc f986 	bl	8003af0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2202      	movs	r2, #2
 80077e8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	4619      	mov	r1, r3
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 f8f4 	bl	80079ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007804:	e0d5      	b.n	80079b2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800780c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007810:	429a      	cmp	r2, r3
 8007812:	f040 80ce 	bne.w	80079b2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b20      	cmp	r3, #32
 8007824:	f040 80c5 	bne.w	80079b2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007834:	4619      	mov	r1, r3
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f8d8 	bl	80079ec <HAL_UARTEx_RxEventCallback>
      return;
 800783c:	e0b9      	b.n	80079b2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800784a:	b29b      	uxth	r3, r3
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007858:	b29b      	uxth	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 80ab 	beq.w	80079b6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007860:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80a6 	beq.w	80079b6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007872:	e853 3f00 	ldrex	r3, [r3]
 8007876:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800787a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800787e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	461a      	mov	r2, r3
 8007888:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800788c:	647b      	str	r3, [r7, #68]	@ 0x44
 800788e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007892:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800789a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e4      	bne.n	800786a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3308      	adds	r3, #8
 80078a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078aa:	e853 3f00 	ldrex	r3, [r3]
 80078ae:	623b      	str	r3, [r7, #32]
   return(result);
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	f023 0301 	bic.w	r3, r3, #1
 80078b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3308      	adds	r3, #8
 80078c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80078c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078cc:	e841 2300 	strex	r3, r2, [r1]
 80078d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1e3      	bne.n	80078a0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2220      	movs	r2, #32
 80078dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f023 0310 	bic.w	r3, r3, #16
 8007900:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	461a      	mov	r2, r3
 800790a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800790e:	61fb      	str	r3, [r7, #28]
 8007910:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007912:	69b9      	ldr	r1, [r7, #24]
 8007914:	69fa      	ldr	r2, [r7, #28]
 8007916:	e841 2300 	strex	r3, r2, [r1]
 800791a:	617b      	str	r3, [r7, #20]
   return(result);
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d1e4      	bne.n	80078ec <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007928:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800792c:	4619      	mov	r1, r3
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f85c 	bl	80079ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007934:	e03f      	b.n	80079b6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800793a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00e      	beq.n	8007960 <HAL_UART_IRQHandler+0x5a8>
 8007942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800794a:	2b00      	cmp	r3, #0
 800794c:	d008      	beq.n	8007960 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007956:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 ffe9 	bl	8008930 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800795e:	e02d      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00e      	beq.n	800798a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800796c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007974:	2b00      	cmp	r3, #0
 8007976:	d008      	beq.n	800798a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01c      	beq.n	80079ba <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	4798      	blx	r3
    }
    return;
 8007988:	e017      	b.n	80079ba <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800798a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800798e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007992:	2b00      	cmp	r3, #0
 8007994:	d012      	beq.n	80079bc <HAL_UART_IRQHandler+0x604>
 8007996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800799a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00c      	beq.n	80079bc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 fdde 	bl	8008564 <UART_EndTransmit_IT>
    return;
 80079a8:	e008      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
      return;
 80079aa:	bf00      	nop
 80079ac:	e006      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
    return;
 80079ae:	bf00      	nop
 80079b0:	e004      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
      return;
 80079b2:	bf00      	nop
 80079b4:	e002      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
      return;
 80079b6:	bf00      	nop
 80079b8:	e000      	b.n	80079bc <HAL_UART_IRQHandler+0x604>
    return;
 80079ba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80079bc:	37e8      	adds	r7, #232	@ 0xe8
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop

080079c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079e0:	bf00      	nop
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	460b      	mov	r3, r1
 80079f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a08:	b08a      	sub	sp, #40	@ 0x28
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	431a      	orrs	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	4ba4      	ldr	r3, [pc, #656]	@ (8007cc4 <UART_SetConfig+0x2c0>)
 8007a34:	4013      	ands	r3, r2
 8007a36:	68fa      	ldr	r2, [r7, #12]
 8007a38:	6812      	ldr	r2, [r2, #0]
 8007a3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	68da      	ldr	r2, [r3, #12]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	430a      	orrs	r2, r1
 8007a54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	699b      	ldr	r3, [r3, #24]
 8007a5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a99      	ldr	r2, [pc, #612]	@ (8007cc8 <UART_SetConfig+0x2c4>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d004      	beq.n	8007a70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a80:	430a      	orrs	r2, r1
 8007a82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a90      	ldr	r2, [pc, #576]	@ (8007ccc <UART_SetConfig+0x2c8>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d126      	bne.n	8007adc <UART_SetConfig+0xd8>
 8007a8e:	4b90      	ldr	r3, [pc, #576]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a94:	f003 0303 	and.w	r3, r3, #3
 8007a98:	2b03      	cmp	r3, #3
 8007a9a:	d81b      	bhi.n	8007ad4 <UART_SetConfig+0xd0>
 8007a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <UART_SetConfig+0xa0>)
 8007a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa2:	bf00      	nop
 8007aa4:	08007ab5 	.word	0x08007ab5
 8007aa8:	08007ac5 	.word	0x08007ac5
 8007aac:	08007abd 	.word	0x08007abd
 8007ab0:	08007acd 	.word	0x08007acd
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aba:	e116      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007abc:	2302      	movs	r3, #2
 8007abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ac2:	e112      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007ac4:	2304      	movs	r3, #4
 8007ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aca:	e10e      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007acc:	2308      	movs	r3, #8
 8007ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ad2:	e10a      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007ad4:	2310      	movs	r3, #16
 8007ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ada:	e106      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a7c      	ldr	r2, [pc, #496]	@ (8007cd4 <UART_SetConfig+0x2d0>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d138      	bne.n	8007b58 <UART_SetConfig+0x154>
 8007ae6:	4b7a      	ldr	r3, [pc, #488]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aec:	f003 030c 	and.w	r3, r3, #12
 8007af0:	2b0c      	cmp	r3, #12
 8007af2:	d82d      	bhi.n	8007b50 <UART_SetConfig+0x14c>
 8007af4:	a201      	add	r2, pc, #4	@ (adr r2, 8007afc <UART_SetConfig+0xf8>)
 8007af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afa:	bf00      	nop
 8007afc:	08007b31 	.word	0x08007b31
 8007b00:	08007b51 	.word	0x08007b51
 8007b04:	08007b51 	.word	0x08007b51
 8007b08:	08007b51 	.word	0x08007b51
 8007b0c:	08007b41 	.word	0x08007b41
 8007b10:	08007b51 	.word	0x08007b51
 8007b14:	08007b51 	.word	0x08007b51
 8007b18:	08007b51 	.word	0x08007b51
 8007b1c:	08007b39 	.word	0x08007b39
 8007b20:	08007b51 	.word	0x08007b51
 8007b24:	08007b51 	.word	0x08007b51
 8007b28:	08007b51 	.word	0x08007b51
 8007b2c:	08007b49 	.word	0x08007b49
 8007b30:	2300      	movs	r3, #0
 8007b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b36:	e0d8      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b38:	2302      	movs	r3, #2
 8007b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b3e:	e0d4      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b40:	2304      	movs	r3, #4
 8007b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b46:	e0d0      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b48:	2308      	movs	r3, #8
 8007b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b4e:	e0cc      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b50:	2310      	movs	r3, #16
 8007b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b56:	e0c8      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a5e      	ldr	r2, [pc, #376]	@ (8007cd8 <UART_SetConfig+0x2d4>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d125      	bne.n	8007bae <UART_SetConfig+0x1aa>
 8007b62:	4b5b      	ldr	r3, [pc, #364]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b6c:	2b30      	cmp	r3, #48	@ 0x30
 8007b6e:	d016      	beq.n	8007b9e <UART_SetConfig+0x19a>
 8007b70:	2b30      	cmp	r3, #48	@ 0x30
 8007b72:	d818      	bhi.n	8007ba6 <UART_SetConfig+0x1a2>
 8007b74:	2b20      	cmp	r3, #32
 8007b76:	d00a      	beq.n	8007b8e <UART_SetConfig+0x18a>
 8007b78:	2b20      	cmp	r3, #32
 8007b7a:	d814      	bhi.n	8007ba6 <UART_SetConfig+0x1a2>
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <UART_SetConfig+0x182>
 8007b80:	2b10      	cmp	r3, #16
 8007b82:	d008      	beq.n	8007b96 <UART_SetConfig+0x192>
 8007b84:	e00f      	b.n	8007ba6 <UART_SetConfig+0x1a2>
 8007b86:	2300      	movs	r3, #0
 8007b88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b8c:	e0ad      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b8e:	2302      	movs	r3, #2
 8007b90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b94:	e0a9      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b96:	2304      	movs	r3, #4
 8007b98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b9c:	e0a5      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007b9e:	2308      	movs	r3, #8
 8007ba0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ba4:	e0a1      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007ba6:	2310      	movs	r3, #16
 8007ba8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bac:	e09d      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a4a      	ldr	r2, [pc, #296]	@ (8007cdc <UART_SetConfig+0x2d8>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d125      	bne.n	8007c04 <UART_SetConfig+0x200>
 8007bb8:	4b45      	ldr	r3, [pc, #276]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007bc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bc4:	d016      	beq.n	8007bf4 <UART_SetConfig+0x1f0>
 8007bc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bc8:	d818      	bhi.n	8007bfc <UART_SetConfig+0x1f8>
 8007bca:	2b80      	cmp	r3, #128	@ 0x80
 8007bcc:	d00a      	beq.n	8007be4 <UART_SetConfig+0x1e0>
 8007bce:	2b80      	cmp	r3, #128	@ 0x80
 8007bd0:	d814      	bhi.n	8007bfc <UART_SetConfig+0x1f8>
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d002      	beq.n	8007bdc <UART_SetConfig+0x1d8>
 8007bd6:	2b40      	cmp	r3, #64	@ 0x40
 8007bd8:	d008      	beq.n	8007bec <UART_SetConfig+0x1e8>
 8007bda:	e00f      	b.n	8007bfc <UART_SetConfig+0x1f8>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007be2:	e082      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007be4:	2302      	movs	r3, #2
 8007be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bea:	e07e      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007bec:	2304      	movs	r3, #4
 8007bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf2:	e07a      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007bf4:	2308      	movs	r3, #8
 8007bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bfa:	e076      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007bfc:	2310      	movs	r3, #16
 8007bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c02:	e072      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a35      	ldr	r2, [pc, #212]	@ (8007ce0 <UART_SetConfig+0x2dc>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d12a      	bne.n	8007c64 <UART_SetConfig+0x260>
 8007c0e:	4b30      	ldr	r3, [pc, #192]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c1c:	d01a      	beq.n	8007c54 <UART_SetConfig+0x250>
 8007c1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c22:	d81b      	bhi.n	8007c5c <UART_SetConfig+0x258>
 8007c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c28:	d00c      	beq.n	8007c44 <UART_SetConfig+0x240>
 8007c2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c2e:	d815      	bhi.n	8007c5c <UART_SetConfig+0x258>
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d003      	beq.n	8007c3c <UART_SetConfig+0x238>
 8007c34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c38:	d008      	beq.n	8007c4c <UART_SetConfig+0x248>
 8007c3a:	e00f      	b.n	8007c5c <UART_SetConfig+0x258>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c42:	e052      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c44:	2302      	movs	r3, #2
 8007c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c4a:	e04e      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c4c:	2304      	movs	r3, #4
 8007c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c52:	e04a      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c54:	2308      	movs	r3, #8
 8007c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c5a:	e046      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c5c:	2310      	movs	r3, #16
 8007c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c62:	e042      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a17      	ldr	r2, [pc, #92]	@ (8007cc8 <UART_SetConfig+0x2c4>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d13a      	bne.n	8007ce4 <UART_SetConfig+0x2e0>
 8007c6e:	4b18      	ldr	r3, [pc, #96]	@ (8007cd0 <UART_SetConfig+0x2cc>)
 8007c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007c78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c7c:	d01a      	beq.n	8007cb4 <UART_SetConfig+0x2b0>
 8007c7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c82:	d81b      	bhi.n	8007cbc <UART_SetConfig+0x2b8>
 8007c84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c88:	d00c      	beq.n	8007ca4 <UART_SetConfig+0x2a0>
 8007c8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c8e:	d815      	bhi.n	8007cbc <UART_SetConfig+0x2b8>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d003      	beq.n	8007c9c <UART_SetConfig+0x298>
 8007c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c98:	d008      	beq.n	8007cac <UART_SetConfig+0x2a8>
 8007c9a:	e00f      	b.n	8007cbc <UART_SetConfig+0x2b8>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca2:	e022      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007caa:	e01e      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007cac:	2304      	movs	r3, #4
 8007cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb2:	e01a      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007cb4:	2308      	movs	r3, #8
 8007cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cba:	e016      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007cbc:	2310      	movs	r3, #16
 8007cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc2:	e012      	b.n	8007cea <UART_SetConfig+0x2e6>
 8007cc4:	efff69f3 	.word	0xefff69f3
 8007cc8:	40008000 	.word	0x40008000
 8007ccc:	40013800 	.word	0x40013800
 8007cd0:	40021000 	.word	0x40021000
 8007cd4:	40004400 	.word	0x40004400
 8007cd8:	40004800 	.word	0x40004800
 8007cdc:	40004c00 	.word	0x40004c00
 8007ce0:	40005000 	.word	0x40005000
 8007ce4:	2310      	movs	r3, #16
 8007ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a9f      	ldr	r2, [pc, #636]	@ (8007f6c <UART_SetConfig+0x568>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d17a      	bne.n	8007dea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cf8:	2b08      	cmp	r3, #8
 8007cfa:	d824      	bhi.n	8007d46 <UART_SetConfig+0x342>
 8007cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8007d04 <UART_SetConfig+0x300>)
 8007cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d02:	bf00      	nop
 8007d04:	08007d29 	.word	0x08007d29
 8007d08:	08007d47 	.word	0x08007d47
 8007d0c:	08007d31 	.word	0x08007d31
 8007d10:	08007d47 	.word	0x08007d47
 8007d14:	08007d37 	.word	0x08007d37
 8007d18:	08007d47 	.word	0x08007d47
 8007d1c:	08007d47 	.word	0x08007d47
 8007d20:	08007d47 	.word	0x08007d47
 8007d24:	08007d3f 	.word	0x08007d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d28:	f7fd f91c 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 8007d2c:	61f8      	str	r0, [r7, #28]
        break;
 8007d2e:	e010      	b.n	8007d52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d30:	4b8f      	ldr	r3, [pc, #572]	@ (8007f70 <UART_SetConfig+0x56c>)
 8007d32:	61fb      	str	r3, [r7, #28]
        break;
 8007d34:	e00d      	b.n	8007d52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d36:	f7fd f87d 	bl	8004e34 <HAL_RCC_GetSysClockFreq>
 8007d3a:	61f8      	str	r0, [r7, #28]
        break;
 8007d3c:	e009      	b.n	8007d52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d42:	61fb      	str	r3, [r7, #28]
        break;
 8007d44:	e005      	b.n	8007d52 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007d46:	2300      	movs	r3, #0
 8007d48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 80fb 	beq.w	8007f50 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	685a      	ldr	r2, [r3, #4]
 8007d5e:	4613      	mov	r3, r2
 8007d60:	005b      	lsls	r3, r3, #1
 8007d62:	4413      	add	r3, r2
 8007d64:	69fa      	ldr	r2, [r7, #28]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d305      	bcc.n	8007d76 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d70:	69fa      	ldr	r2, [r7, #28]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d903      	bls.n	8007d7e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d7c:	e0e8      	b.n	8007f50 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	2200      	movs	r2, #0
 8007d82:	461c      	mov	r4, r3
 8007d84:	4615      	mov	r5, r2
 8007d86:	f04f 0200 	mov.w	r2, #0
 8007d8a:	f04f 0300 	mov.w	r3, #0
 8007d8e:	022b      	lsls	r3, r5, #8
 8007d90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007d94:	0222      	lsls	r2, r4, #8
 8007d96:	68f9      	ldr	r1, [r7, #12]
 8007d98:	6849      	ldr	r1, [r1, #4]
 8007d9a:	0849      	lsrs	r1, r1, #1
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	4688      	mov	r8, r1
 8007da0:	4681      	mov	r9, r0
 8007da2:	eb12 0a08 	adds.w	sl, r2, r8
 8007da6:	eb43 0b09 	adc.w	fp, r3, r9
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	603b      	str	r3, [r7, #0]
 8007db2:	607a      	str	r2, [r7, #4]
 8007db4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007db8:	4650      	mov	r0, sl
 8007dba:	4659      	mov	r1, fp
 8007dbc:	f7f8 fa16 	bl	80001ec <__aeabi_uldivmod>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007dce:	d308      	bcc.n	8007de2 <UART_SetConfig+0x3de>
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dd6:	d204      	bcs.n	8007de2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	69ba      	ldr	r2, [r7, #24]
 8007dde:	60da      	str	r2, [r3, #12]
 8007de0:	e0b6      	b.n	8007f50 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007de8:	e0b2      	b.n	8007f50 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007df2:	d15e      	bne.n	8007eb2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007df4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007df8:	2b08      	cmp	r3, #8
 8007dfa:	d828      	bhi.n	8007e4e <UART_SetConfig+0x44a>
 8007dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8007e04 <UART_SetConfig+0x400>)
 8007dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e02:	bf00      	nop
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e31 	.word	0x08007e31
 8007e0c:	08007e39 	.word	0x08007e39
 8007e10:	08007e4f 	.word	0x08007e4f
 8007e14:	08007e3f 	.word	0x08007e3f
 8007e18:	08007e4f 	.word	0x08007e4f
 8007e1c:	08007e4f 	.word	0x08007e4f
 8007e20:	08007e4f 	.word	0x08007e4f
 8007e24:	08007e47 	.word	0x08007e47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fd f89c 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 8007e2c:	61f8      	str	r0, [r7, #28]
        break;
 8007e2e:	e014      	b.n	8007e5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e30:	f7fd f8ae 	bl	8004f90 <HAL_RCC_GetPCLK2Freq>
 8007e34:	61f8      	str	r0, [r7, #28]
        break;
 8007e36:	e010      	b.n	8007e5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e38:	4b4d      	ldr	r3, [pc, #308]	@ (8007f70 <UART_SetConfig+0x56c>)
 8007e3a:	61fb      	str	r3, [r7, #28]
        break;
 8007e3c:	e00d      	b.n	8007e5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e3e:	f7fc fff9 	bl	8004e34 <HAL_RCC_GetSysClockFreq>
 8007e42:	61f8      	str	r0, [r7, #28]
        break;
 8007e44:	e009      	b.n	8007e5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e4a:	61fb      	str	r3, [r7, #28]
        break;
 8007e4c:	e005      	b.n	8007e5a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d077      	beq.n	8007f50 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	005a      	lsls	r2, r3, #1
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	085b      	lsrs	r3, r3, #1
 8007e6a:	441a      	add	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e74:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	2b0f      	cmp	r3, #15
 8007e7a:	d916      	bls.n	8007eaa <UART_SetConfig+0x4a6>
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e82:	d212      	bcs.n	8007eaa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	f023 030f 	bic.w	r3, r3, #15
 8007e8c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	085b      	lsrs	r3, r3, #1
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	f003 0307 	and.w	r3, r3, #7
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	8afb      	ldrh	r3, [r7, #22]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	8afa      	ldrh	r2, [r7, #22]
 8007ea6:	60da      	str	r2, [r3, #12]
 8007ea8:	e052      	b.n	8007f50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007eb0:	e04e      	b.n	8007f50 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007eb2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007eb6:	2b08      	cmp	r3, #8
 8007eb8:	d827      	bhi.n	8007f0a <UART_SetConfig+0x506>
 8007eba:	a201      	add	r2, pc, #4	@ (adr r2, 8007ec0 <UART_SetConfig+0x4bc>)
 8007ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec0:	08007ee5 	.word	0x08007ee5
 8007ec4:	08007eed 	.word	0x08007eed
 8007ec8:	08007ef5 	.word	0x08007ef5
 8007ecc:	08007f0b 	.word	0x08007f0b
 8007ed0:	08007efb 	.word	0x08007efb
 8007ed4:	08007f0b 	.word	0x08007f0b
 8007ed8:	08007f0b 	.word	0x08007f0b
 8007edc:	08007f0b 	.word	0x08007f0b
 8007ee0:	08007f03 	.word	0x08007f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ee4:	f7fd f83e 	bl	8004f64 <HAL_RCC_GetPCLK1Freq>
 8007ee8:	61f8      	str	r0, [r7, #28]
        break;
 8007eea:	e014      	b.n	8007f16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007eec:	f7fd f850 	bl	8004f90 <HAL_RCC_GetPCLK2Freq>
 8007ef0:	61f8      	str	r0, [r7, #28]
        break;
 8007ef2:	e010      	b.n	8007f16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8007f70 <UART_SetConfig+0x56c>)
 8007ef6:	61fb      	str	r3, [r7, #28]
        break;
 8007ef8:	e00d      	b.n	8007f16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007efa:	f7fc ff9b 	bl	8004e34 <HAL_RCC_GetSysClockFreq>
 8007efe:	61f8      	str	r0, [r7, #28]
        break;
 8007f00:	e009      	b.n	8007f16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f06:	61fb      	str	r3, [r7, #28]
        break;
 8007f08:	e005      	b.n	8007f16 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f14:	bf00      	nop
    }

    if (pclk != 0U)
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d019      	beq.n	8007f50 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	085a      	lsrs	r2, r3, #1
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	441a      	add	r2, r3
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f2e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b0f      	cmp	r3, #15
 8007f34:	d909      	bls.n	8007f4a <UART_SetConfig+0x546>
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f3c:	d205      	bcs.n	8007f4a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	60da      	str	r2, [r3, #12]
 8007f48:	e002      	b.n	8007f50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007f5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3728      	adds	r7, #40	@ 0x28
 8007f64:	46bd      	mov	sp, r7
 8007f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f6a:	bf00      	nop
 8007f6c:	40008000 	.word	0x40008000
 8007f70:	00f42400 	.word	0x00f42400

08007f74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f80:	f003 0308 	and.w	r3, r3, #8
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00a      	beq.n	8007f9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa2:	f003 0301 	and.w	r3, r3, #1
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00a      	beq.n	8007fc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc4:	f003 0302 	and.w	r3, r3, #2
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe6:	f003 0304 	and.w	r3, r3, #4
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00a      	beq.n	8008004 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	430a      	orrs	r2, r1
 8008002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008008:	f003 0310 	and.w	r3, r3, #16
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00a      	beq.n	8008026 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	430a      	orrs	r2, r1
 8008024:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	430a      	orrs	r2, r1
 8008046:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008050:	2b00      	cmp	r3, #0
 8008052:	d01a      	beq.n	800808a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	430a      	orrs	r2, r1
 8008068:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008072:	d10a      	bne.n	800808a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800808e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	430a      	orrs	r2, r1
 80080aa:	605a      	str	r2, [r3, #4]
  }
}
 80080ac:	bf00      	nop
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b098      	sub	sp, #96	@ 0x60
 80080bc:	af02      	add	r7, sp, #8
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080c8:	f7fb fa26 	bl	8003518 <HAL_GetTick>
 80080cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0308 	and.w	r3, r3, #8
 80080d8:	2b08      	cmp	r3, #8
 80080da:	d12e      	bne.n	800813a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80080e0:	9300      	str	r3, [sp, #0]
 80080e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080e4:	2200      	movs	r2, #0
 80080e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 f88c 	bl	8008208 <UART_WaitOnFlagUntilTimeout>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d021      	beq.n	800813a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fe:	e853 3f00 	ldrex	r3, [r3]
 8008102:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800810a:	653b      	str	r3, [r7, #80]	@ 0x50
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	461a      	mov	r2, r3
 8008112:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008114:	647b      	str	r3, [r7, #68]	@ 0x44
 8008116:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008118:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800811a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800811c:	e841 2300 	strex	r3, r2, [r1]
 8008120:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008124:	2b00      	cmp	r3, #0
 8008126:	d1e6      	bne.n	80080f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2220      	movs	r2, #32
 800812c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e062      	b.n	8008200 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b04      	cmp	r3, #4
 8008146:	d149      	bne.n	80081dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008148:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008150:	2200      	movs	r2, #0
 8008152:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f856 	bl	8008208 <UART_WaitOnFlagUntilTimeout>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d03c      	beq.n	80081dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	623b      	str	r3, [r7, #32]
   return(result);
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	461a      	mov	r2, r3
 800817e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008180:	633b      	str	r3, [r7, #48]	@ 0x30
 8008182:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800818e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e6      	bne.n	8008162 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	3308      	adds	r3, #8
 800819a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	e853 3f00 	ldrex	r3, [r3]
 80081a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f023 0301 	bic.w	r3, r3, #1
 80081aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3308      	adds	r3, #8
 80081b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081b4:	61fa      	str	r2, [r7, #28]
 80081b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	69b9      	ldr	r1, [r7, #24]
 80081ba:	69fa      	ldr	r2, [r7, #28]
 80081bc:	e841 2300 	strex	r3, r2, [r1]
 80081c0:	617b      	str	r3, [r7, #20]
   return(result);
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e5      	bne.n	8008194 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081d8:	2303      	movs	r3, #3
 80081da:	e011      	b.n	8008200 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2220      	movs	r2, #32
 80081e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3758      	adds	r7, #88	@ 0x58
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	603b      	str	r3, [r7, #0]
 8008214:	4613      	mov	r3, r2
 8008216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008218:	e04f      	b.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008220:	d04b      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008222:	f7fb f979 	bl	8003518 <HAL_GetTick>
 8008226:	4602      	mov	r2, r0
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	1ad3      	subs	r3, r2, r3
 800822c:	69ba      	ldr	r2, [r7, #24]
 800822e:	429a      	cmp	r2, r3
 8008230:	d302      	bcc.n	8008238 <UART_WaitOnFlagUntilTimeout+0x30>
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d101      	bne.n	800823c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e04e      	b.n	80082da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0304 	and.w	r3, r3, #4
 8008246:	2b00      	cmp	r3, #0
 8008248:	d037      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	2b80      	cmp	r3, #128	@ 0x80
 800824e:	d034      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	2b40      	cmp	r3, #64	@ 0x40
 8008254:	d031      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	69db      	ldr	r3, [r3, #28]
 800825c:	f003 0308 	and.w	r3, r3, #8
 8008260:	2b08      	cmp	r3, #8
 8008262:	d110      	bne.n	8008286 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2208      	movs	r2, #8
 800826a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 f8ff 	bl	8008470 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2208      	movs	r2, #8
 8008276:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e029      	b.n	80082da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	69db      	ldr	r3, [r3, #28]
 800828c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008290:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008294:	d111      	bne.n	80082ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800829e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082a0:	68f8      	ldr	r0, [r7, #12]
 80082a2:	f000 f8e5 	bl	8008470 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2220      	movs	r2, #32
 80082aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e00f      	b.n	80082da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	69da      	ldr	r2, [r3, #28]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4013      	ands	r3, r2
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	bf0c      	ite	eq
 80082ca:	2301      	moveq	r3, #1
 80082cc:	2300      	movne	r3, #0
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	461a      	mov	r2, r3
 80082d2:	79fb      	ldrb	r3, [r7, #7]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d0a0      	beq.n	800821a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
	...

080082e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b097      	sub	sp, #92	@ 0x5c
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	4613      	mov	r3, r2
 80082f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	68ba      	ldr	r2, [r7, #8]
 80082f6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	88fa      	ldrh	r2, [r7, #6]
 80082fc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	88fa      	ldrh	r2, [r7, #6]
 8008304:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2200      	movs	r2, #0
 800830c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008316:	d10e      	bne.n	8008336 <UART_Start_Receive_IT+0x52>
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d105      	bne.n	800832c <UART_Start_Receive_IT+0x48>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008326:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800832a:	e02d      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	22ff      	movs	r2, #255	@ 0xff
 8008330:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008334:	e028      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10d      	bne.n	800835a <UART_Start_Receive_IT+0x76>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d104      	bne.n	8008350 <UART_Start_Receive_IT+0x6c>
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	22ff      	movs	r2, #255	@ 0xff
 800834a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800834e:	e01b      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	227f      	movs	r2, #127	@ 0x7f
 8008354:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008358:	e016      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008362:	d10d      	bne.n	8008380 <UART_Start_Receive_IT+0x9c>
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d104      	bne.n	8008376 <UART_Start_Receive_IT+0x92>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	227f      	movs	r2, #127	@ 0x7f
 8008370:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008374:	e008      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	223f      	movs	r2, #63	@ 0x3f
 800837a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800837e:	e003      	b.n	8008388 <UART_Start_Receive_IT+0xa4>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2222      	movs	r2, #34	@ 0x22
 8008394:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3308      	adds	r3, #8
 800839e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083aa:	f043 0301 	orr.w	r3, r3, #1
 80083ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	3308      	adds	r3, #8
 80083b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80083b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80083ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80083be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80083c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e5      	bne.n	8008398 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083d4:	d107      	bne.n	80083e6 <UART_Start_Receive_IT+0x102>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d103      	bne.n	80083e6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	4a21      	ldr	r2, [pc, #132]	@ (8008468 <UART_Start_Receive_IT+0x184>)
 80083e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80083e4:	e002      	b.n	80083ec <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4a20      	ldr	r2, [pc, #128]	@ (800846c <UART_Start_Receive_IT+0x188>)
 80083ea:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	691b      	ldr	r3, [r3, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d019      	beq.n	8008428 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fc:	e853 3f00 	ldrex	r3, [r3]
 8008400:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008404:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008408:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	461a      	mov	r2, r3
 8008410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008412:	637b      	str	r3, [r7, #52]	@ 0x34
 8008414:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008416:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008418:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800841a:	e841 2300 	strex	r3, r2, [r1]
 800841e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1e6      	bne.n	80083f4 <UART_Start_Receive_IT+0x110>
 8008426:	e018      	b.n	800845a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	e853 3f00 	ldrex	r3, [r3]
 8008434:	613b      	str	r3, [r7, #16]
   return(result);
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	f043 0320 	orr.w	r3, r3, #32
 800843c:	653b      	str	r3, [r7, #80]	@ 0x50
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	461a      	mov	r2, r3
 8008444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008446:	623b      	str	r3, [r7, #32]
 8008448:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844a:	69f9      	ldr	r1, [r7, #28]
 800844c:	6a3a      	ldr	r2, [r7, #32]
 800844e:	e841 2300 	strex	r3, r2, [r1]
 8008452:	61bb      	str	r3, [r7, #24]
   return(result);
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1e6      	bne.n	8008428 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	375c      	adds	r7, #92	@ 0x5c
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr
 8008468:	08008775 	.word	0x08008775
 800846c:	080085b9 	.word	0x080085b9

08008470 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008470:	b480      	push	{r7}
 8008472:	b095      	sub	sp, #84	@ 0x54
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800848c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008496:	643b      	str	r3, [r7, #64]	@ 0x40
 8008498:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800849c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800849e:	e841 2300 	strex	r3, r2, [r1]
 80084a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1e6      	bne.n	8008478 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3308      	adds	r3, #8
 80084b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	f023 0301 	bic.w	r3, r3, #1
 80084c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3308      	adds	r3, #8
 80084c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e5      	bne.n	80084aa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d118      	bne.n	8008518 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	e853 3f00 	ldrex	r3, [r3]
 80084f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	f023 0310 	bic.w	r3, r3, #16
 80084fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	461a      	mov	r2, r3
 8008502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008504:	61bb      	str	r3, [r7, #24]
 8008506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008508:	6979      	ldr	r1, [r7, #20]
 800850a:	69ba      	ldr	r2, [r7, #24]
 800850c:	e841 2300 	strex	r3, r2, [r1]
 8008510:	613b      	str	r3, [r7, #16]
   return(result);
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d1e6      	bne.n	80084e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2220      	movs	r2, #32
 800851c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800852c:	bf00      	nop
 800852e:	3754      	adds	r7, #84	@ 0x54
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008544:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f7ff fa3e 	bl	80079d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800855c:	bf00      	nop
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	60bb      	str	r3, [r7, #8]
   return(result);
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008580:	61fb      	str	r3, [r7, #28]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	461a      	mov	r2, r3
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	61bb      	str	r3, [r7, #24]
 800858c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6979      	ldr	r1, [r7, #20]
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	613b      	str	r3, [r7, #16]
   return(result);
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e6      	bne.n	800856c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2220      	movs	r2, #32
 80085a2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7ff fa0a 	bl	80079c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085b0:	bf00      	nop
 80085b2:	3720      	adds	r7, #32
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b09c      	sub	sp, #112	@ 0x70
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d0:	2b22      	cmp	r3, #34	@ 0x22
 80085d2:	f040 80be 	bne.w	8008752 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80085dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80085e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80085e4:	b2d9      	uxtb	r1, r3
 80085e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80085ea:	b2da      	uxtb	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085f0:	400a      	ands	r2, r1
 80085f2:	b2d2      	uxtb	r2, r2
 80085f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fa:	1c5a      	adds	r2, r3, #1
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008606:	b29b      	uxth	r3, r3
 8008608:	3b01      	subs	r3, #1
 800860a:	b29a      	uxth	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008618:	b29b      	uxth	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	f040 80a3 	bne.w	8008766 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008626:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008628:	e853 3f00 	ldrex	r3, [r3]
 800862c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800862e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008634:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800863e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008640:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800864c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1e6      	bne.n	8008620 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	3308      	adds	r3, #8
 8008658:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800865c:	e853 3f00 	ldrex	r3, [r3]
 8008660:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008664:	f023 0301 	bic.w	r3, r3, #1
 8008668:	667b      	str	r3, [r7, #100]	@ 0x64
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	3308      	adds	r3, #8
 8008670:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008672:	647a      	str	r2, [r7, #68]	@ 0x44
 8008674:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008676:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008678:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800867a:	e841 2300 	strex	r3, r2, [r1]
 800867e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1e5      	bne.n	8008652 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2220      	movs	r2, #32
 800868a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a34      	ldr	r2, [pc, #208]	@ (8008770 <UART_RxISR_8BIT+0x1b8>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d01f      	beq.n	80086e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d018      	beq.n	80086e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ba:	e853 3f00 	ldrex	r3, [r3]
 80086be:	623b      	str	r3, [r7, #32]
   return(result);
 80086c0:	6a3b      	ldr	r3, [r7, #32]
 80086c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	461a      	mov	r2, r3
 80086ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80086d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80086d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086d8:	e841 2300 	strex	r3, r2, [r1]
 80086dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e6      	bne.n	80086b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d12e      	bne.n	800874a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	e853 3f00 	ldrex	r3, [r3]
 80086fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 0310 	bic.w	r3, r3, #16
 8008706:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	461a      	mov	r2, r3
 800870e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008710:	61fb      	str	r3, [r7, #28]
 8008712:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	69b9      	ldr	r1, [r7, #24]
 8008716:	69fa      	ldr	r2, [r7, #28]
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	617b      	str	r3, [r7, #20]
   return(result);
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e6      	bne.n	80086f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	69db      	ldr	r3, [r3, #28]
 800872a:	f003 0310 	and.w	r3, r3, #16
 800872e:	2b10      	cmp	r3, #16
 8008730:	d103      	bne.n	800873a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2210      	movs	r2, #16
 8008738:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008740:	4619      	mov	r1, r3
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7ff f952 	bl	80079ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008748:	e00d      	b.n	8008766 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7fa f8f2 	bl	8002934 <HAL_UART_RxCpltCallback>
}
 8008750:	e009      	b.n	8008766 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	8b1b      	ldrh	r3, [r3, #24]
 8008758:	b29a      	uxth	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f042 0208 	orr.w	r2, r2, #8
 8008762:	b292      	uxth	r2, r2
 8008764:	831a      	strh	r2, [r3, #24]
}
 8008766:	bf00      	nop
 8008768:	3770      	adds	r7, #112	@ 0x70
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	40008000 	.word	0x40008000

08008774 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b09c      	sub	sp, #112	@ 0x70
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008782:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800878c:	2b22      	cmp	r3, #34	@ 0x22
 800878e:	f040 80be 	bne.w	800890e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008798:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80087a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80087a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80087aa:	4013      	ands	r3, r2
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b6:	1c9a      	adds	r2, r3, #2
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	3b01      	subs	r3, #1
 80087c6:	b29a      	uxth	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	f040 80a3 	bne.w	8008922 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80087ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80087fc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008800:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008802:	e841 2300 	strex	r3, r2, [r1]
 8008806:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1e6      	bne.n	80087dc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	3308      	adds	r3, #8
 8008814:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008818:	e853 3f00 	ldrex	r3, [r3]
 800881c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800881e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008820:	f023 0301 	bic.w	r3, r3, #1
 8008824:	663b      	str	r3, [r7, #96]	@ 0x60
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3308      	adds	r3, #8
 800882c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800882e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008832:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008834:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008836:	e841 2300 	strex	r3, r2, [r1]
 800883a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800883c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1e5      	bne.n	800880e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2220      	movs	r2, #32
 8008846:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2200      	movs	r2, #0
 800884e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a34      	ldr	r2, [pc, #208]	@ (800892c <UART_RxISR_16BIT+0x1b8>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d01f      	beq.n	80088a0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d018      	beq.n	80088a0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	e853 3f00 	ldrex	r3, [r3]
 800887a:	61fb      	str	r3, [r7, #28]
   return(result);
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008882:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	461a      	mov	r2, r3
 800888a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800888c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800888e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008890:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008892:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008894:	e841 2300 	strex	r3, r2, [r1]
 8008898:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1e6      	bne.n	800886e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d12e      	bne.n	8008906 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	e853 3f00 	ldrex	r3, [r3]
 80088ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	f023 0310 	bic.w	r3, r3, #16
 80088c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	461a      	mov	r2, r3
 80088ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d0:	6979      	ldr	r1, [r7, #20]
 80088d2:	69ba      	ldr	r2, [r7, #24]
 80088d4:	e841 2300 	strex	r3, r2, [r1]
 80088d8:	613b      	str	r3, [r7, #16]
   return(result);
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1e6      	bne.n	80088ae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	f003 0310 	and.w	r3, r3, #16
 80088ea:	2b10      	cmp	r3, #16
 80088ec:	d103      	bne.n	80088f6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2210      	movs	r2, #16
 80088f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80088fc:	4619      	mov	r1, r3
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f7ff f874 	bl	80079ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008904:	e00d      	b.n	8008922 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f7fa f814 	bl	8002934 <HAL_UART_RxCpltCallback>
}
 800890c:	e009      	b.n	8008922 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	8b1b      	ldrh	r3, [r3, #24]
 8008914:	b29a      	uxth	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f042 0208 	orr.w	r2, r2, #8
 800891e:	b292      	uxth	r2, r2
 8008920:	831a      	strh	r2, [r3, #24]
}
 8008922:	bf00      	nop
 8008924:	3770      	adds	r7, #112	@ 0x70
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	40008000 	.word	0x40008000

08008930 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008938:	bf00      	nop
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <malloc>:
 8008944:	4b02      	ldr	r3, [pc, #8]	@ (8008950 <malloc+0xc>)
 8008946:	4601      	mov	r1, r0
 8008948:	6818      	ldr	r0, [r3, #0]
 800894a:	f000 b82d 	b.w	80089a8 <_malloc_r>
 800894e:	bf00      	nop
 8008950:	2000003c 	.word	0x2000003c

08008954 <free>:
 8008954:	4b02      	ldr	r3, [pc, #8]	@ (8008960 <free+0xc>)
 8008956:	4601      	mov	r1, r0
 8008958:	6818      	ldr	r0, [r3, #0]
 800895a:	f000 b8f5 	b.w	8008b48 <_free_r>
 800895e:	bf00      	nop
 8008960:	2000003c 	.word	0x2000003c

08008964 <sbrk_aligned>:
 8008964:	b570      	push	{r4, r5, r6, lr}
 8008966:	4e0f      	ldr	r6, [pc, #60]	@ (80089a4 <sbrk_aligned+0x40>)
 8008968:	460c      	mov	r4, r1
 800896a:	6831      	ldr	r1, [r6, #0]
 800896c:	4605      	mov	r5, r0
 800896e:	b911      	cbnz	r1, 8008976 <sbrk_aligned+0x12>
 8008970:	f000 f8ae 	bl	8008ad0 <_sbrk_r>
 8008974:	6030      	str	r0, [r6, #0]
 8008976:	4621      	mov	r1, r4
 8008978:	4628      	mov	r0, r5
 800897a:	f000 f8a9 	bl	8008ad0 <_sbrk_r>
 800897e:	1c43      	adds	r3, r0, #1
 8008980:	d103      	bne.n	800898a <sbrk_aligned+0x26>
 8008982:	f04f 34ff 	mov.w	r4, #4294967295
 8008986:	4620      	mov	r0, r4
 8008988:	bd70      	pop	{r4, r5, r6, pc}
 800898a:	1cc4      	adds	r4, r0, #3
 800898c:	f024 0403 	bic.w	r4, r4, #3
 8008990:	42a0      	cmp	r0, r4
 8008992:	d0f8      	beq.n	8008986 <sbrk_aligned+0x22>
 8008994:	1a21      	subs	r1, r4, r0
 8008996:	4628      	mov	r0, r5
 8008998:	f000 f89a 	bl	8008ad0 <_sbrk_r>
 800899c:	3001      	adds	r0, #1
 800899e:	d1f2      	bne.n	8008986 <sbrk_aligned+0x22>
 80089a0:	e7ef      	b.n	8008982 <sbrk_aligned+0x1e>
 80089a2:	bf00      	nop
 80089a4:	20000294 	.word	0x20000294

080089a8 <_malloc_r>:
 80089a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089ac:	1ccd      	adds	r5, r1, #3
 80089ae:	f025 0503 	bic.w	r5, r5, #3
 80089b2:	3508      	adds	r5, #8
 80089b4:	2d0c      	cmp	r5, #12
 80089b6:	bf38      	it	cc
 80089b8:	250c      	movcc	r5, #12
 80089ba:	2d00      	cmp	r5, #0
 80089bc:	4606      	mov	r6, r0
 80089be:	db01      	blt.n	80089c4 <_malloc_r+0x1c>
 80089c0:	42a9      	cmp	r1, r5
 80089c2:	d904      	bls.n	80089ce <_malloc_r+0x26>
 80089c4:	230c      	movs	r3, #12
 80089c6:	6033      	str	r3, [r6, #0]
 80089c8:	2000      	movs	r0, #0
 80089ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008aa4 <_malloc_r+0xfc>
 80089d2:	f000 f869 	bl	8008aa8 <__malloc_lock>
 80089d6:	f8d8 3000 	ldr.w	r3, [r8]
 80089da:	461c      	mov	r4, r3
 80089dc:	bb44      	cbnz	r4, 8008a30 <_malloc_r+0x88>
 80089de:	4629      	mov	r1, r5
 80089e0:	4630      	mov	r0, r6
 80089e2:	f7ff ffbf 	bl	8008964 <sbrk_aligned>
 80089e6:	1c43      	adds	r3, r0, #1
 80089e8:	4604      	mov	r4, r0
 80089ea:	d158      	bne.n	8008a9e <_malloc_r+0xf6>
 80089ec:	f8d8 4000 	ldr.w	r4, [r8]
 80089f0:	4627      	mov	r7, r4
 80089f2:	2f00      	cmp	r7, #0
 80089f4:	d143      	bne.n	8008a7e <_malloc_r+0xd6>
 80089f6:	2c00      	cmp	r4, #0
 80089f8:	d04b      	beq.n	8008a92 <_malloc_r+0xea>
 80089fa:	6823      	ldr	r3, [r4, #0]
 80089fc:	4639      	mov	r1, r7
 80089fe:	4630      	mov	r0, r6
 8008a00:	eb04 0903 	add.w	r9, r4, r3
 8008a04:	f000 f864 	bl	8008ad0 <_sbrk_r>
 8008a08:	4581      	cmp	r9, r0
 8008a0a:	d142      	bne.n	8008a92 <_malloc_r+0xea>
 8008a0c:	6821      	ldr	r1, [r4, #0]
 8008a0e:	1a6d      	subs	r5, r5, r1
 8008a10:	4629      	mov	r1, r5
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7ff ffa6 	bl	8008964 <sbrk_aligned>
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d03a      	beq.n	8008a92 <_malloc_r+0xea>
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	442b      	add	r3, r5
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	f8d8 3000 	ldr.w	r3, [r8]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	bb62      	cbnz	r2, 8008a84 <_malloc_r+0xdc>
 8008a2a:	f8c8 7000 	str.w	r7, [r8]
 8008a2e:	e00f      	b.n	8008a50 <_malloc_r+0xa8>
 8008a30:	6822      	ldr	r2, [r4, #0]
 8008a32:	1b52      	subs	r2, r2, r5
 8008a34:	d420      	bmi.n	8008a78 <_malloc_r+0xd0>
 8008a36:	2a0b      	cmp	r2, #11
 8008a38:	d917      	bls.n	8008a6a <_malloc_r+0xc2>
 8008a3a:	1961      	adds	r1, r4, r5
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	6025      	str	r5, [r4, #0]
 8008a40:	bf18      	it	ne
 8008a42:	6059      	strne	r1, [r3, #4]
 8008a44:	6863      	ldr	r3, [r4, #4]
 8008a46:	bf08      	it	eq
 8008a48:	f8c8 1000 	streq.w	r1, [r8]
 8008a4c:	5162      	str	r2, [r4, r5]
 8008a4e:	604b      	str	r3, [r1, #4]
 8008a50:	4630      	mov	r0, r6
 8008a52:	f000 f82f 	bl	8008ab4 <__malloc_unlock>
 8008a56:	f104 000b 	add.w	r0, r4, #11
 8008a5a:	1d23      	adds	r3, r4, #4
 8008a5c:	f020 0007 	bic.w	r0, r0, #7
 8008a60:	1ac2      	subs	r2, r0, r3
 8008a62:	bf1c      	itt	ne
 8008a64:	1a1b      	subne	r3, r3, r0
 8008a66:	50a3      	strne	r3, [r4, r2]
 8008a68:	e7af      	b.n	80089ca <_malloc_r+0x22>
 8008a6a:	6862      	ldr	r2, [r4, #4]
 8008a6c:	42a3      	cmp	r3, r4
 8008a6e:	bf0c      	ite	eq
 8008a70:	f8c8 2000 	streq.w	r2, [r8]
 8008a74:	605a      	strne	r2, [r3, #4]
 8008a76:	e7eb      	b.n	8008a50 <_malloc_r+0xa8>
 8008a78:	4623      	mov	r3, r4
 8008a7a:	6864      	ldr	r4, [r4, #4]
 8008a7c:	e7ae      	b.n	80089dc <_malloc_r+0x34>
 8008a7e:	463c      	mov	r4, r7
 8008a80:	687f      	ldr	r7, [r7, #4]
 8008a82:	e7b6      	b.n	80089f2 <_malloc_r+0x4a>
 8008a84:	461a      	mov	r2, r3
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	42a3      	cmp	r3, r4
 8008a8a:	d1fb      	bne.n	8008a84 <_malloc_r+0xdc>
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	6053      	str	r3, [r2, #4]
 8008a90:	e7de      	b.n	8008a50 <_malloc_r+0xa8>
 8008a92:	230c      	movs	r3, #12
 8008a94:	6033      	str	r3, [r6, #0]
 8008a96:	4630      	mov	r0, r6
 8008a98:	f000 f80c 	bl	8008ab4 <__malloc_unlock>
 8008a9c:	e794      	b.n	80089c8 <_malloc_r+0x20>
 8008a9e:	6005      	str	r5, [r0, #0]
 8008aa0:	e7d6      	b.n	8008a50 <_malloc_r+0xa8>
 8008aa2:	bf00      	nop
 8008aa4:	20000298 	.word	0x20000298

08008aa8 <__malloc_lock>:
 8008aa8:	4801      	ldr	r0, [pc, #4]	@ (8008ab0 <__malloc_lock+0x8>)
 8008aaa:	f000 b84b 	b.w	8008b44 <__retarget_lock_acquire_recursive>
 8008aae:	bf00      	nop
 8008ab0:	200003d8 	.word	0x200003d8

08008ab4 <__malloc_unlock>:
 8008ab4:	4801      	ldr	r0, [pc, #4]	@ (8008abc <__malloc_unlock+0x8>)
 8008ab6:	f000 b846 	b.w	8008b46 <__retarget_lock_release_recursive>
 8008aba:	bf00      	nop
 8008abc:	200003d8 	.word	0x200003d8

08008ac0 <memset>:
 8008ac0:	4402      	add	r2, r0
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d100      	bne.n	8008aca <memset+0xa>
 8008ac8:	4770      	bx	lr
 8008aca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ace:	e7f9      	b.n	8008ac4 <memset+0x4>

08008ad0 <_sbrk_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	4d06      	ldr	r5, [pc, #24]	@ (8008aec <_sbrk_r+0x1c>)
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	4608      	mov	r0, r1
 8008ada:	602b      	str	r3, [r5, #0]
 8008adc:	f7fa fc42 	bl	8003364 <_sbrk>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_sbrk_r+0x1a>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_sbrk_r+0x1a>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	200003d4 	.word	0x200003d4

08008af0 <__errno>:
 8008af0:	4b01      	ldr	r3, [pc, #4]	@ (8008af8 <__errno+0x8>)
 8008af2:	6818      	ldr	r0, [r3, #0]
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	2000003c 	.word	0x2000003c

08008afc <__libc_init_array>:
 8008afc:	b570      	push	{r4, r5, r6, lr}
 8008afe:	4d0d      	ldr	r5, [pc, #52]	@ (8008b34 <__libc_init_array+0x38>)
 8008b00:	4c0d      	ldr	r4, [pc, #52]	@ (8008b38 <__libc_init_array+0x3c>)
 8008b02:	1b64      	subs	r4, r4, r5
 8008b04:	10a4      	asrs	r4, r4, #2
 8008b06:	2600      	movs	r6, #0
 8008b08:	42a6      	cmp	r6, r4
 8008b0a:	d109      	bne.n	8008b20 <__libc_init_array+0x24>
 8008b0c:	4d0b      	ldr	r5, [pc, #44]	@ (8008b3c <__libc_init_array+0x40>)
 8008b0e:	4c0c      	ldr	r4, [pc, #48]	@ (8008b40 <__libc_init_array+0x44>)
 8008b10:	f000 f864 	bl	8008bdc <_init>
 8008b14:	1b64      	subs	r4, r4, r5
 8008b16:	10a4      	asrs	r4, r4, #2
 8008b18:	2600      	movs	r6, #0
 8008b1a:	42a6      	cmp	r6, r4
 8008b1c:	d105      	bne.n	8008b2a <__libc_init_array+0x2e>
 8008b1e:	bd70      	pop	{r4, r5, r6, pc}
 8008b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b24:	4798      	blx	r3
 8008b26:	3601      	adds	r6, #1
 8008b28:	e7ee      	b.n	8008b08 <__libc_init_array+0xc>
 8008b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b2e:	4798      	blx	r3
 8008b30:	3601      	adds	r6, #1
 8008b32:	e7f2      	b.n	8008b1a <__libc_init_array+0x1e>
 8008b34:	08009a80 	.word	0x08009a80
 8008b38:	08009a80 	.word	0x08009a80
 8008b3c:	08009a80 	.word	0x08009a80
 8008b40:	08009a84 	.word	0x08009a84

08008b44 <__retarget_lock_acquire_recursive>:
 8008b44:	4770      	bx	lr

08008b46 <__retarget_lock_release_recursive>:
 8008b46:	4770      	bx	lr

08008b48 <_free_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4605      	mov	r5, r0
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	d041      	beq.n	8008bd4 <_free_r+0x8c>
 8008b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b54:	1f0c      	subs	r4, r1, #4
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	bfb8      	it	lt
 8008b5a:	18e4      	addlt	r4, r4, r3
 8008b5c:	f7ff ffa4 	bl	8008aa8 <__malloc_lock>
 8008b60:	4a1d      	ldr	r2, [pc, #116]	@ (8008bd8 <_free_r+0x90>)
 8008b62:	6813      	ldr	r3, [r2, #0]
 8008b64:	b933      	cbnz	r3, 8008b74 <_free_r+0x2c>
 8008b66:	6063      	str	r3, [r4, #4]
 8008b68:	6014      	str	r4, [r2, #0]
 8008b6a:	4628      	mov	r0, r5
 8008b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b70:	f7ff bfa0 	b.w	8008ab4 <__malloc_unlock>
 8008b74:	42a3      	cmp	r3, r4
 8008b76:	d908      	bls.n	8008b8a <_free_r+0x42>
 8008b78:	6820      	ldr	r0, [r4, #0]
 8008b7a:	1821      	adds	r1, r4, r0
 8008b7c:	428b      	cmp	r3, r1
 8008b7e:	bf01      	itttt	eq
 8008b80:	6819      	ldreq	r1, [r3, #0]
 8008b82:	685b      	ldreq	r3, [r3, #4]
 8008b84:	1809      	addeq	r1, r1, r0
 8008b86:	6021      	streq	r1, [r4, #0]
 8008b88:	e7ed      	b.n	8008b66 <_free_r+0x1e>
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	b10b      	cbz	r3, 8008b94 <_free_r+0x4c>
 8008b90:	42a3      	cmp	r3, r4
 8008b92:	d9fa      	bls.n	8008b8a <_free_r+0x42>
 8008b94:	6811      	ldr	r1, [r2, #0]
 8008b96:	1850      	adds	r0, r2, r1
 8008b98:	42a0      	cmp	r0, r4
 8008b9a:	d10b      	bne.n	8008bb4 <_free_r+0x6c>
 8008b9c:	6820      	ldr	r0, [r4, #0]
 8008b9e:	4401      	add	r1, r0
 8008ba0:	1850      	adds	r0, r2, r1
 8008ba2:	4283      	cmp	r3, r0
 8008ba4:	6011      	str	r1, [r2, #0]
 8008ba6:	d1e0      	bne.n	8008b6a <_free_r+0x22>
 8008ba8:	6818      	ldr	r0, [r3, #0]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	6053      	str	r3, [r2, #4]
 8008bae:	4408      	add	r0, r1
 8008bb0:	6010      	str	r0, [r2, #0]
 8008bb2:	e7da      	b.n	8008b6a <_free_r+0x22>
 8008bb4:	d902      	bls.n	8008bbc <_free_r+0x74>
 8008bb6:	230c      	movs	r3, #12
 8008bb8:	602b      	str	r3, [r5, #0]
 8008bba:	e7d6      	b.n	8008b6a <_free_r+0x22>
 8008bbc:	6820      	ldr	r0, [r4, #0]
 8008bbe:	1821      	adds	r1, r4, r0
 8008bc0:	428b      	cmp	r3, r1
 8008bc2:	bf04      	itt	eq
 8008bc4:	6819      	ldreq	r1, [r3, #0]
 8008bc6:	685b      	ldreq	r3, [r3, #4]
 8008bc8:	6063      	str	r3, [r4, #4]
 8008bca:	bf04      	itt	eq
 8008bcc:	1809      	addeq	r1, r1, r0
 8008bce:	6021      	streq	r1, [r4, #0]
 8008bd0:	6054      	str	r4, [r2, #4]
 8008bd2:	e7ca      	b.n	8008b6a <_free_r+0x22>
 8008bd4:	bd38      	pop	{r3, r4, r5, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20000298 	.word	0x20000298

08008bdc <_init>:
 8008bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bde:	bf00      	nop
 8008be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be2:	bc08      	pop	{r3}
 8008be4:	469e      	mov	lr, r3
 8008be6:	4770      	bx	lr

08008be8 <_fini>:
 8008be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bea:	bf00      	nop
 8008bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bee:	bc08      	pop	{r3}
 8008bf0:	469e      	mov	lr, r3
 8008bf2:	4770      	bx	lr
