// Seed: 1711391248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9;
  ;
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1,
    input  tri  id_2,
    output tri1 id_3,
    output tri1 id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4 = -1;
  logic id_7;
  always @(-1 or posedge id_0) begin : LABEL_0
    deassign id_1;
  end
endmodule
