# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../multi_cfsm_tb.srcs/sources_1/imports/hardware_module" --include "../../../../multi_cfsm_tb.srcs/sim_1/imports/multi_cycle" \
"../../../../multi_cfsm_tb.srcs/sources_1/imports/hardware_module/main_control_fsm.sv" \
"../../../../multi_cfsm_tb.srcs/sim_1/imports/multi_cycle/tb_main_control_fsm.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
