<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Kalluru Ravi Kiran - VLSI Engineer</title>
    <link rel="stylesheet" href="style.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <!-- Header -->
    <header class="header">
        <nav class="nav container">
            <div class="nav-brand">
                <h2>Kalluru Ravi Kiran</h2>
            </div>
            <button class="nav-toggle" aria-label="Toggle navigation">
                <span class="hamburger"></span>
            </button>
            <ul class="nav-links">
                <li><a href="#about">About</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#education">Education</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </nav>
    </header>

    <!-- Hero Section -->
    <section class="hero">
        <div class="container">
            <div class="hero-content">
                <h1 class="hero-title">Kalluru Ravi Kiran</h1>
                <h2 class="hero-subtitle">RTL Design & Design Verification Engineer</h2>
                <p class="hero-description">
                    Enthusiastic VLSI professional specializing in ASIC/FPGA design and verification using 
                    SystemVerilog, UVM, and advanced EDA tools.
                </p>
                <div class="hero-buttons">
                    <a href="#projects" class="btn btn-primary">
                        <i class="fas fa-code"></i> View Projects
                    </a>
                    <a href="#contact" class="btn btn-secondary">
                        <i class="fas fa-envelope"></i> Contact Me
                    </a>
                </div>
                <div class="hero-contact">
                    <span><i class="fas fa-envelope"></i> krk5679@gmail.com</span>
                    <span><i class="fas fa-phone"></i> +91 9618649353</span>
                    <span><i class="fas fa-map-marker-alt"></i> Srikakulam, Andhra Pradesh</span>
                </div>
            </div>
        </div>
    </section>

    <!-- About Section -->
    <section id="about" class="section">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <div class="about-text">
                    <p class="about-description">
                        Enthusiastic and detail-oriented undergraduate in Electronics and Communication Engineering 
                        with expertise in Verilog HDL, SystemVerilog, and ASIC/FPGA. Seeking a challenging role in 
                        the semiconductor industry to apply and expand my skills in VLSI, EDA tools, and digital circuit design.
                    </p>
                    
                    <div class="training-item">
                        <h3>Professional Training</h3>
                        <div class="training-card">
                            <h4>Advanced VLSI Design & Verification Course</h4>
                            <div class="training-meta">
                                <span class="training-org">Maven Silicon, Bangalore</span>
                                <span class="training-date">Sep 2024 – May 2025</span>
                            </div>
                            <ul class="training-features">
                                <li>Developed expertise in designing and verifying digital systems for complex applications</li>
                                <li>Proficient in Verilog, SystemVerilog, UVM, and functional verification using EDA tools</li>
                                <li>Implemented UVM-based testbenches for complex RTL designs</li>
                            </ul>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="section">
        <div class="container">
            <h2 class="section-title">Projects</h2>
            <div class="projects-grid">
                <!-- Project 1 -->
                <div class="project-card">
                    <div class="project-header">
                        <h3 class="project-title">UART – RTL Design (Verilog)</h3>
                        <span class="project-badge">Verilog</span>
                    </div>
                    <p class="project-description">
                        Designed UART transmitter and receiver modules for serial data communication with comprehensive testbench.
                    </p>
                    <ul class="project-features">
                        <li>Developed testbench for simplex, half-duplex, and full-duplex modes</li>
                        <li>Simulated and debugged design for UART protocol compliance</li>
                    </ul>
                </div>

                <!-- Project 2 -->
                <div class="project-card">
                    <div class="project-header">
                        <h3 class="project-title">APB to AHB Bridge – Design Verification (UVM)</h3>
                        <span class="project-badge">UVM</span>
                    </div>
                    <p class="project-description">
                        Built a UVM-based verification environment for APB to AHB bridge protocol conversion.
                    </p>
                    <ul class="project-features">
                        <li>Created reusable components including sequences, drivers, monitors, and scoreboard</li>
                        <li>Verified functional correctness under multiple scenarios and corner cases</li>
                    </ul>
                </div>

                <!-- Project 3 -->
                <div class="project-card">
                    <div class="project-header">
                        <h3 class="project-title">Router Verification Using UVM</h3>
                        <span class="project-badge">UVM</span>
                    </div>
                    <p class="project-description">
                        Verified router design using UVM methodology with comprehensive coverage analysis.
                    </p>
                    <ul class="project-features">
                        <li>Achieved 96% functional coverage with corner-case verification</li>
                        <li>Developed reusable UVM environment for modular verification</li>
                        <li>Implemented coverage collection and assertion checks</li>
                    </ul>
                </div>

                <!-- Project 4 -->
                <div class="project-card">
                    <div class="project-header">
                        <h3 class="project-title">Router Design Using Verilog</h3>
                        <span class="project-badge">Verilog</span>
                    </div>
                    <p class="project-description">
                        Designed a functional router with packet switching logic and address decoding.
                    </p>
                    <ul class="project-features">
                        <li>Implemented FIFO buffers for efficient data handling and latency reduction</li>
                        <li>Verified router functionality through simulation using self-checking testbenches</li>
                    </ul>
                </div>

                <!-- Project 5 -->
                <div class="project-card">
                    <div class="project-header">
                        <h3 class="project-title">Up Down Counter Design and Verification</h3>
                        <span class="project-badge">SystemVerilog</span>
                    </div>
                    <p class="project-description">
                        Verified counter functionality with comprehensive assertion-based verification.
                    </p>
                    <ul class="project-features">
                        <li>Verified counter functionality, reset behavior, and clock synchronization using assertions</li>
                        <li>Achieved 100% assertion coverage</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills" class="section">
        <div class="container">
            <h2 class="section-title">Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3><i class="fas fa-microchip"></i> VLSI Design</h3>
                    <div class="skill-items">
                        <span class="skill-tag">Verilog</span>
                        <span class="skill-tag">SystemVerilog</span>
                        <span class="skill-tag">FSM</span>
                        <span class="skill-tag">CMOS</span>
                        <span class="skill-tag">DFT</span>
                        <span class="skill-tag">Static Timing Analysis</span>
                    </div>
                </div>

                <div class="skill-category">
                    <h3><i class="fas fa-check-circle"></i> Verification</h3>
                    <div class="skill-items">
                        <span class="skill-tag">UVM</span>
                        <span class="skill-tag">SVA</span>
                        <span class="skill-tag">Assertion-based Verification</span>
                        <span class="skill-tag">Coverage-driven Verification</span>
                    </div>
                </div>

                <div class="skill-category">
                    <h3><i class="fas fa-tools"></i> EDA Tools</h3>
                    <div class="skill-items">
                        <span class="skill-tag">Questasim</span>
                        <span class="skill-tag">VCS</span>
                        <span class="skill-tag">Vivado</span>
                        <span class="skill-tag">Design Compiler</span>
                        <span class="skill-tag">Spyglass</span>
                    </div>
                </div>

                <div class="skill-category">
                    <h3><i class="fas fa-code"></i> Programming</h3>
                    <div class="skill-items">
                        <span class="skill-tag">C (Data Structures)</span>
                        <span class="skill-tag">Java (OOPs)</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Education Section -->
    <section id="education" class="section">
        <div class="container">
            <h2 class="section-title">Education & Certifications</h2>
            <div class="education-grid">
                <div class="education-card">
                    <h3>Education</h3>
                    <div class="education-item">
                        <h4>Raghu Engineering College</h4>
                        <p>B.Tech Electronics and Communication Engineering</p>
                    </div>
                    <div class="education-item">
                        <h4>Sri Chaitanya Junior College</h4>
                        <p>Intermediate (MPC)</p>
                    </div>
                    <div class="education-item">
                        <h4>Sarvani Vidyalaya</h4>
                        <p>SSC</p>
                    </div>
                </div>

                <div class="education-card">
                    <h3>Certifications</h3>
                    <div class="cert-item">
                        <h4>Maven Silicon – VLSI Design Verification</h4>
                    </div>
                    <div class="cert-item">
                        <h4>System Design through Verilog – Udemy</h4>
                    </div>
                    <div class="cert-item">
                        <h4>Assertions in SystemVerilog – Udemy</h4>
                    </div>
                </div>

                <div class="education-card">
                    <h3>Workshops</h3>
                    <div class="workshop-item">
                        <h4>SystemVerilog Testbench Development</h4>
                        <p>3-day hands-on workshop at Prov Logic</p>
                    </div>
                    <div class="workshop-item">
                        <h4>Protocol Verification Training</h4>
                        <p>SoC and IP levels training</p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="section">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <div class="contact-content">
                <div class="contact-info">
                    <div class="contact-item">
                        <i class="fas fa-envelope"></i>
                        <div>
                            <h3>Email</h3>
                            <p>krk5679@gmail.com</p>
                        </div>
                    </div>
                    <div class="contact-item">
                        <i class="fas fa-phone"></i>
                        <div>
                            <h3>Phone</h3>
                            <p>+91 9618649353</p>
                        </div>
                    </div>
                    <div class="contact-item">
                        <i class="fas fa-map-marker-alt"></i>
                        <div>
                            <h3>Location</h3>
                            <p>Srikakulam, Andhra Pradesh</p>
                        </div>
                    </div>
                    <div class="contact-item">
                        <i class="fab fa-linkedin"></i>
                        <div>
                            <h3>LinkedIn</h3>
                            <p>linkedin.com/in/kalluru-ravi-kiran-b02338217</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="footer">
        <div class="container">
            <p>&copy; 2024 Kalluru Ravi Kiran. All rights reserved.</p>
        </div>
    </footer>

    <script src="script.js">
        // Mobile Navigation Toggle
const navToggle = document.querySelector('.nav-toggle');
const navLinks = document.querySelector('.nav-links');

navToggle.addEventListener('click', () => {
    navLinks.classList.toggle('active');
    navToggle.classList.toggle('active');
});

// Smooth scrolling for navigation links
document.querySelectorAll('a[href^="#"]').forEach(anchor => {
    anchor.addEventListener('click', function (e) {
        e.preventDefault();
        const target = document.querySelector(this.getAttribute('href'));
        if (target) {
            target.scrollIntoView({
                behavior: 'smooth',
                block: 'start'
            });
            // Close mobile menu if open
            navLinks.classList.remove('active');
        }
    });
});

// Header background on scroll
window.addEventListener('scroll', () => {
    const header = document.querySelector('.header');
    if (window.scrollY > 100) {
        header.style.background = 'rgba(22, 27, 34, 0.95)';
        header.style.backdropFilter = 'blur(10px)';
    } else {
        header.style.background = 'var(--bg-secondary)';
        header.style.backdropFilter = 'none';
    }
});

// Add loading animation
window.addEventListener('load', () => {
    document.body.classList.add('loaded');
});

// Intersection Observer for fade-in animations
const observerOptions = {
    threshold: 0.1,
    rootMargin: '0px 0px -50px 0px'
};

const observer = new IntersectionObserver((entries) => {
    entries.forEach(entry => {
        if (entry.isIntersecting) {
            entry.target.classList.add('fade-in');
        }
    });
}, observerOptions);

// Observe all sections for animation
document.querySelectorAll('.section, .project-card, .skill-category').forEach(el => {
    observer.observe(el);
});

// Add CSS for fade-in animation
const style = document.createElement('style');
style.textContent = `
    .section, .project-card, .skill-category {
        opacity: 0;
        transform: translateY(30px);
        transition: opacity 0.6s ease, transform 0.6s ease;
    }
    
    .fade-in {
        opacity: 1;
        transform: translateY(0);
    }
`;
document.head.appendChild(style);
    </script>
</body>
</html>