
import sys
from pathlib import Path

parent_dir = Path(__file__).resolve().parents[3]

sys.path.append(str(parent_dir))
from simulator.base_class import ForwardingIF, LatchIF, Stage, PredRequest, DecodeType
from dataclasses import dataclass, field
from typing import Any, Dict, List, Optional
from bitstring import Bits 

from common.custom_enums_multi import Instr_Type, R_Op, I_Op, F_Op, S_Op, B_Op, U_Op, J_Op, P_Op, H_Op, C_Op
from common.custom_enums import Op

global_cycle = 0


# at top of the file, after imports / decode_opcode
FUST_CLASSES = {"ADD", "SUB", "MUL", "DIV", "SQRT", "LDST", "BRANCH"}

def classify_fust_unit(op) -> Optional[str]:
    """
    Map an Op (or R_Op/I_Op/F_Op/...) to a FUST class:
    one of {"ADD", "SUB", "MUL", "DIV", "SQRT", "LDST", "BRANCH"} or None.
    Adjust the name checks to match your actual enum names.
    """
    if op is None:
        return None

    name = getattr(op, "name", str(op))

    # Branch unit
    if isinstance(op, B_Op) or "BRANCH" in name or name.startswith("B"):
        return "BRANCH"

    # Load / Store
    if isinstance(op, S_Op) or name.startswith("LD") or name.startswith("ST"):
        return "LDST"

    # Mul / Div / Sqrt (could be integer or FP)
    if "MUL" in name:
        return "MUL"
    if "DIV" in name:
        return "DIV"
    if "SQRT" in name:
        return "SQRT"

    # Generic ALU: ADD/SUB or “everything else” mapped to ADD lane
    if "SUB" in name:
        return "SUB"
    if "ADD" in name:
        return "ADD"

    # Fallback: treat as ADD-lane ALU
    return "ADD"

def decode_opcode(bits7: Bits):
    """
    Map a 7-bit opcode Bits to an Op enum (preferred) or the
    underlying R_Op/I_Op/... enum as a fallback.
    """
    for enum_cls in (R_Op, I_Op, F_Op, S_Op, B_Op, U_Op, J_Op, P_Op, H_Op):
        for member in enum_cls:
            if member.value == bits7:
                # Prefer unified Op enum if it has the same name
                try:
                    return Op[member.name]
                except KeyError:
                    return member       # fallback: R_Op / I_Op / ...
    # Default: NOP or None
    try:
        return Op.NOP
    except Exception:
        return None


class DecodeStage(Stage):
    """Decode stage that directly uses the Stage base class."""

    def __init__(
        self,
        name: str,
        behind_latch: Optional[LatchIF],
        ahead_latch: Optional[LatchIF],
        prf,
        forward_ifs_read: Optional[Dict[str, ForwardingIF]] = None,
        forward_ifs_write: Optional[Dict[str, ForwardingIF]] = None,
    ):
        super().__init__(
            name=name,
            behind_latch=behind_latch,
            ahead_latch=ahead_latch,
            forward_ifs_read=forward_ifs_read or {},
            forward_ifs_write=forward_ifs_write or {},
        )
        self.prf = prf  # predicate register file reference
        self.inflight: list[PredRequest] = [] # current request being serviced by the pred reg file
    
    def _age_inflight(self) -> None:
        for req in self.inflight:
            req.remaining -= 1

    def _push_instruction_to_next_stage(self, inst):
        if self.ahead_latch.ready_for_push:
            self.ahead_latch.push(inst)
        else:
            print("[Decode] Stalling due to ahead latch not being ready.")
        
        return
    
    def _lookup_after_one_cycle_for_predication(self):

        for req in list(self.inflight):
            if req.remaining > 0:
                continue
            
            mostly_filled_instruction = getattr(req, "inst", None)

            pred_mask = self.prf.read_predicate(
                prf_rd_en=req.rd_en,
                prf_rd_wsel=req.rd_wrp_sel,
                prf_rd_psel=req.rd_pred_sel,
                prf_neg=req.prf_neg
            )

            if pred_mask is None:
                pred_mask = [True] * 32

            mostly_filled_instruction.predicate = pred_mask

            self._push_instruction_to_next_stage(mostly_filled_instruction)

            return

    def _service_the_incoming_instruction(self) -> None:
        
        inst = None
        if not self.behind_latch.valid:
                print("[Decode] Received nothing valid yet!")
                return inst
        else:
            # pop whatever you need..
            inst = self.behind_latch.pop()
        
        if self.forward_ifs_read["ICache_Decode_Ihit"].pop() is False:
            print("[Decode] Stalling Pipeline due to Icache Miss")
            return inst 


        raw_bits = inst.packet
        print(f"[Decode]: Received Raw Instruction Data: {raw_bits}")
        raw = raw_bits.uint

        # bits [6:0]
        opcode7 = raw & 0x7F
        opcode_bits = Bits(uint=opcode7, length=7)

        # ---- decode opcode: match against enum members that store full 7-bit values ----
        decoded_opcode = None
        decoded_family = None  # will hold the enum class (R_Op, I_Op, ...)

        # c_op is left cooked for now
        for enum_cls in (R_Op, I_Op, F_Op, C_Op, S_Op, B_Op, U_Op, J_Op, P_Op, H_Op):
            for member in enum_cls:
                if member.value == opcode_bits:
                    decoded_opcode = member
                    decoded_family = enum_cls
                    break
            if decoded_opcode is not None:
                break

        inst.opcode = decoded_opcode

        # Optional debug:
        # print(f"[Decode] opcode7=0x{opcode7:02x} opcode_bits={opcode_bits.bin} op={decoded_opcode} fam={decoded_family}")

        # ---- derive instruction type from upper 4 bits (optional, but useful) ----
        upper4_bits = Bits(uint=((opcode7 >> 3) & 0xF), length=4)
        instr_type = None
        for t in Instr_Type:
            # MultiValueEnum: membership check works with `in t.values`
            if upper4_bits in t.values:
                instr_type = t
                break

        # ---------------------------------------------------------
        # Field presence rules
        # Use decoded_family (most direct) or instr_type (equivalent).
        # ---------------------------------------------------------

        is_R = (decoded_family is R_Op)
        is_I = (decoded_family is I_Op)
        is_F = (decoded_family is F_Op)
        is_S = (decoded_family is S_Op)
        is_B = (decoded_family is B_Op)
        is_U = (decoded_family is U_Op)
        is_C = (decoded_family is C_Op)
        is_J = (decoded_family is J_Op)
        is_P = (decoded_family is P_Op)
        is_H = (decoded_family is H_Op)

        # rd present for R/I/F/U/J/P (per your intent)
        if is_R or is_I or is_F or is_U or is_J or is_P:
            inst.rd = Bits(uint=((raw >> 7) & 0x3F), length=6)

            # Your special P-type rule using LOWER 3 bits of opcode7
            opcode_lower = opcode7 & 0x7
            if is_P and opcode_lower != 0x0:
                inst.rd = None
        else:
            inst.rd = None

        # rs1 present for R/I/F/S/B/P
        if is_R or is_I or is_F or is_S or is_B or is_P:
            inst.rs1 = (raw >> 13) & 0x3F

            opcode_lower = opcode7 & 0x7
            if is_P and opcode_lower not in (0x4, 0x5):
                inst.rs1 = None
        else:
            inst.rs1 = None

        # rs2 present for R/S/B
        if is_R or is_S or is_B:
            inst.rs2 = (raw >> 19) & 0x3F
        else:
            inst.rs2 = None

        # src_pred present for R/I/F/S/U/B (your original intent)
        if is_R or is_I or is_F or is_S or is_U or is_B:
            inst.src_pred = (raw >> 25) & 0x1F
        else:
            inst.src_pred = None

        # dest_pred for B-type (FIXED '=')
        if is_B:
            inst.dest_pred = (raw >> 7) & 0x3F
        else:
            inst.dest_pred = None

        # imm extraction: keep your rules but fix Bits constructors
        if is_I:
            inst.imm = Bits(uint=((raw >> 19) & 0x3F), length=6).int
        elif is_S:
            inst.imm = Bits(uint=((raw >> 7) & 0x3F), length=6).int
        elif is_U:
            inst.imm = Bits(uint=((raw >> 13) & 0xFFF), length=12).int
        elif is_J:
            imm = (raw >> 13) & 0xFFF
            inst.imm = Bits(uint=imm, length=17).int
        elif is_P:
            inst.imm = Bits(uint=((raw >> 13) & 0x7FF), length=11).int
        elif is_H:
            inst.imm = Bits(uint=0xFFFFFF, length=23).int
        else:
            inst.imm = None

        inst.intended_FU = classify_fust_unit(inst.opcode)

        EOP_bit     = (raw >> 31) & 0x1
        EOS_bit     = (raw >> 30) & 0x1

        packet_marker = None
        if decoded_opcode == H_Op:
            packet_marker = DecodeType.halt
        elif EOP_bit == 1:
            packet_marker = DecodeType.EOP
        elif EOS_bit == 1:
            packet_marker = DecodeType.EOS

        # the  forwarding happens immediately
        if packet_marker is not None:
            push_pkt = {"type": packet_marker, "warp_id": inst.warp_id, "pc": inst.pc}
            self.forward_ifs_write["Decode_Scheduler_Pckt"].push(push_pkt)
        # -------------------------------------------------------
        # 6) Predicate register file lookup
        # ---------------------------------------------------------
        # indexed by thread id in the teal card?
        pred_req = None
        if inst.src_pred is not None:
            pred_req = PredRequest(
                rd_en=1,
                rd_wrp_sel=inst.warp_id,
                rd_pred_sel=inst.src_pred,
                prf_neg=0,
                remaining=1
            )
            pred_req.inst = inst
            self.inflight.append(pred_req)

            print("[Decode] Initiating one-cycle PRF lookup")
            return 1 #return back here so its serviced in the next cycle
        else:
            # this should only be true for te following instruction types:
            # For J,P,H types
            # nothing is appended then, so we can just push to the next stage and keep on going
            self._push_instruction_to_next_stage(inst)
            return 0
    
    def compute(self, input_data: Optional[Any] = None):
        """Decode the raw instruction word coming from behind_latch."""
        # this isnt that crazy it just sets the counter down on the request

        # so the fuckass counter decreases I guess
        self._age_inflight()   

        # then try to service an inflight request to the pred reg file as needed
        # pred delay tells us whether the instruction was pushed to the next stage or not
        # if its serviced (0), then we by pass the look after one cycle stage
        pred_delay = self._service_the_incoming_instruction()
        
        if (pred_delay):                                                    
            self._lookup_after_one_cycle_for_predication()


       
        
        

