<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="351" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="169" />
   <name preferredWidth="353" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals,Project,Library/Processors and Peripherals/Embedded Processors,Library" />
 <window width="1920" height="1032" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation
   synthesis="VHDL"
   path="C:/Users/Kevin/Documents/HDL48/LAB2/Quartus_part" />
</preferences>
