[ START MERGED ]
reset_in_c_i reset_in_c
[ END MERGED ]
[ START CLIPPED ]
cog0/acog_mem/GND
cog0/acog_mem/mem/VCC
cog0/acog_mem/mem/GND
cog0/wback/GND
cog0/alu/GND
cog0/alu/addsub/GND
cog0/alu/cmpsx/GND
cog0/alu/sumxx/GND
cog1/acog_mem/GND
cog1/acog_mem/mem/VCC
cog1/acog_mem/mem/GND
cog1/wback/GND
cog1/alu/GND
cog1/alu/addsub/GND
cog1/alu/cmpsx/GND
cog1/alu/sumxx/GND
VCC
GND
cog0/acog_mem/CNT_s_0_S1[31]
cog0/acog_mem/CNT_s_0_COUT[31]
cog0/acog_mem/s_data_neg_o_1_cry_0_0_S1_0
cog0/acog_mem/s_data_neg_o_1_cry_0_0_S0_0
cog0/acog_mem/s_data_neg_o_1_s_31_0_S1_0
cog0/acog_mem/s_data_neg_o_1_s_31_0_COUT_0
cog0/acog_mem/N_1049_i
cog0/acog_mem/port_peq_pina_o_0_I_1_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_9_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_9_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_51_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_51_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_33_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_33_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_27_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_27_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_57_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_57_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_21_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_21_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_81_0_S1
cog0/acog_mem/port_peq_pina_o_0_I_81_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_45_0_S0
cog0/acog_mem/port_peq_pina_o_0_I_45_0_COUT
cog0/acog_mem/N_1048_i
cog0/acog_mem/port_cnt_eq_d_o_0_I_1_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_9_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_9_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_51_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_51_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_33_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_33_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_27_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_27_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_57_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_57_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_21_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_21_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_81_0_S1
cog0/acog_mem/port_cnt_eq_d_o_0_I_81_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_45_0_S0
cog0/acog_mem/port_cnt_eq_d_o_0_I_45_0_COUT
cog0/acog_mem/mem/mem_1_mem_0_3_DOB8_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOB7_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOB6_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOB5_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOA8_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOA7_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOA6_0
cog0/acog_mem/mem/mem_1_mem_0_3_DOA5_0
cog0/acog_mem/CNT_cry_0_S0[0]
cog0/wback/pc_plus_1_o_cry_0_0_S1_0
cog0/wback/pc_plus_1_o_cry_0_0_S0_0
cog0/wback/pc_plus_1_o_cry_7_0_COUT_0
cog0/alu/acog_d_from_mem_i[0]
cog0/alu/q_djnz_cry_0_0_S0_0
cog0/alu/q_djnz_cry_31_0_COUT_0
cog0/alu/un29_q_o_cry_0_S1[0]
cog0/alu/un29_q_o_cry_0_S0[0]
cog0/alu/un29_q_o_cry_0_S1[1]
cog0/alu/un29_q_o_cry_0_S0[1]
cog0/alu/un29_q_o_cry_0_S1[3]
cog0/alu/un29_q_o_cry_0_S0[3]
cog0/alu/un29_q_o_cry_0_S1[5]
cog0/alu/un29_q_o_cry_0_S0[5]
cog0/alu/un29_q_o_cry_0_S1[7]
cog0/alu/un29_q_o_cry_0_S0[7]
cog0/alu/un29_q_o_cry_0_S1[9]
cog0/alu/un29_q_o_cry_0_S0[9]
cog0/alu/un29_q_o_cry_0_S1[11]
cog0/alu/un29_q_o_cry_0_S0[11]
cog0/alu/un29_q_o_cry_0_S1[13]
cog0/alu/un29_q_o_cry_0_S0[13]
cog0/alu/un29_q_o_cry_0_S1[15]
cog0/alu/un29_q_o_cry_0_S0[15]
cog0/alu/un29_q_o_cry_0_S1[18]
cog0/alu/un29_q_o_cry_0_S0[18]
cog0/alu/un29_q_o_cry_0_S1[22]
cog0/alu/un29_q_o_cry_0_S0[22]
cog0/alu/un29_q_o_cry_0_S1[26]
cog0/alu/un29_q_o_cry_0_S0[26]
cog0/alu/un29_q_o_cry_0_S0[30]
cog0/alu/un29_q_o_cry_0_COUT[30]
cog0/alu/flag_c_o_8_cry_0_S1[0]
cog0/alu/flag_c_o_8_cry_0_S0[0]
cog0/alu/flag_c_o_8_cry_0_S1[1]
cog0/alu/flag_c_o_8_cry_0_S0[1]
cog0/alu/flag_c_o_8_cry_0_S1[3]
cog0/alu/flag_c_o_8_cry_0_S0[3]
cog0/alu/flag_c_o_8_cry_0_S1[5]
cog0/alu/flag_c_o_8_cry_0_S0[5]
cog0/alu/flag_c_o_8_cry_0_S1[7]
cog0/alu/flag_c_o_8_cry_0_S0[7]
cog0/alu/flag_c_o_8_cry_0_S1[9]
cog0/alu/flag_c_o_8_cry_0_S0[9]
cog0/alu/flag_c_o_8_cry_0_S1[11]
cog0/alu/flag_c_o_8_cry_0_S0[11]
cog0/alu/flag_c_o_8_cry_0_S1[13]
cog0/alu/flag_c_o_8_cry_0_S0[13]
cog0/alu/flag_c_o_8_cry_0_S1[15]
cog0/alu/flag_c_o_8_cry_0_S0[15]
cog0/alu/flag_c_o_8_cry_0_S1[18]
cog0/alu/flag_c_o_8_cry_0_S0[18]
cog0/alu/flag_c_o_8_cry_0_S1[22]
cog0/alu/flag_c_o_8_cry_0_S0[22]
cog0/alu/flag_c_o_8_cry_0_S1[26]
cog0/alu/flag_c_o_8_cry_0_S0[26]
cog0/alu/flag_c_o_8_cry_0_S0[30]
cog0/alu/flag_c_o_8_cry_0_COUT[30]
cog0/alu/addsub/q_o_0_cry_0_0_S0_0
cog0/alu/addsub/q_o_0_s_31_0_S1_0
cog0/alu/addsub/q_o_0_s_31_0_COUT_0
cog0/alu/addsub/partial_add_cry_0_0_S1_0
cog0/alu/addsub/partial_add_cry_0_0_S0_0
cog0/alu/addsub/partial_add_cry_31_0_COUT_0
cog0/alu/addsub/partial_sub_cry_0_0_S1_0
cog0/alu/addsub/partial_sub_cry_0_0_S0_0
cog0/alu/addsub/partial_sub_cry_31_0_COUT_0
cog0/alu/addsub/partial_add_x_cry_0_0_S0_0
cog0/alu/addsub/partial_add_x_cry_31_0_COUT_0
cog0/alu/addsub/partial_sub_x_cry_0_0_S1_0
cog0/alu/addsub/partial_sub_x_cry_0_0_S0_0
cog0/alu/addsub/partial_sub_x_cry_31_0_COUT_0
cog0/alu/cmpsx/partial_d_minus_s_cry_0_0_S1_0
cog0/alu/cmpsx/partial_d_minus_s_cry_0_0_S0_0
cog0/alu/cmpsx/partial_d_minus_s_cry_31_0_COUT_0
cog0/alu/cmpsx/q_o_1_cry_0_0_S1_0
cog0/alu/cmpsx/q_o_1_cry_0_0_S0_0
cog0/alu/cmpsx/q_o_1_cry_31_0_COUT_0
cog0/alu/sumxx/q_sum_cry_0_0_S1_0
cog0/alu/sumxx/q_sum_cry_0_0_S0_0
cog0/alu/sumxx/q_sum_s_31_0_S1_0
cog0/alu/sumxx/q_sum_s_31_0_COUT_0
cog0/alu/sumxx/q_sum_n_cry_0_0_S1_0
cog0/alu/sumxx/q_sum_n_cry_0_0_S0_0
cog0/alu/sumxx/q_sum_n_s_31_0_S1_0
cog0/alu/sumxx/q_sum_n_s_31_0_COUT_0
cog1/acog_mem/s_data_neg_o_1_cry_0_0_S1
cog1/acog_mem/s_data_neg_o_1_cry_0_0_S0
cog1/acog_mem/s_data_neg_o_1_s_31_0_S1
cog1/acog_mem/s_data_neg_o_1_s_31_0_COUT
cog1/acog_mem/N_1049_i
cog1/acog_mem/port_peq_pina_o_0_I_1_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_9_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_9_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_51_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_51_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_33_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_33_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_27_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_27_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_57_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_57_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_21_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_21_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_81_0_S1_0
cog1/acog_mem/port_peq_pina_o_0_I_81_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_45_0_S0_0
cog1/acog_mem/port_peq_pina_o_0_I_45_0_COUT_0
cog1/acog_mem/N_1048_i
cog1/acog_mem/port_cnt_eq_d_o_0_I_1_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_9_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_9_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_51_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_51_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_33_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_33_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_27_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_27_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_57_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_57_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_21_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_21_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_81_0_S1_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_81_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_45_0_S0_0
cog1/acog_mem/port_cnt_eq_d_o_0_I_45_0_COUT_0
cog1/acog_mem/mem/mem_1_mem_0_3_DOB8
cog1/acog_mem/mem/mem_1_mem_0_3_DOB7
cog1/acog_mem/mem/mem_1_mem_0_3_DOB6
cog1/acog_mem/mem/mem_1_mem_0_3_DOB5
cog1/acog_mem/mem/mem_1_mem_0_3_DOA8
cog1/acog_mem/mem/mem_1_mem_0_3_DOA7
cog1/acog_mem/mem/mem_1_mem_0_3_DOA6
cog1/acog_mem/mem/mem_1_mem_0_3_DOA5
cog1/wback/pc_plus_1_o_cry_0_0_S1
cog1/wback/pc_plus_1_o_cry_0_0_S0
cog1/wback/pc_plus_1_o_cry_7_0_COUT
cog1/alu/acog_d_from_mem_i[0]
cog1/alu/q_djnz_cry_0_0_S0
cog1/alu/q_djnz_cry_31_0_COUT
cog1/alu/un29_q_o_cry_0_S1_0[0]
cog1/alu/un29_q_o_cry_0_S0_0[0]
cog1/alu/un29_q_o_cry_0_S1_0[1]
cog1/alu/un29_q_o_cry_0_S0_0[1]
cog1/alu/un29_q_o_cry_0_S1_0[3]
cog1/alu/un29_q_o_cry_0_S0_0[3]
cog1/alu/un29_q_o_cry_0_S1_0[5]
cog1/alu/un29_q_o_cry_0_S0_0[5]
cog1/alu/un29_q_o_cry_0_S1_0[7]
cog1/alu/un29_q_o_cry_0_S0_0[7]
cog1/alu/un29_q_o_cry_0_S1_0[9]
cog1/alu/un29_q_o_cry_0_S0_0[9]
cog1/alu/un29_q_o_cry_0_S1_0[11]
cog1/alu/un29_q_o_cry_0_S0_0[11]
cog1/alu/un29_q_o_cry_0_S1_0[13]
cog1/alu/un29_q_o_cry_0_S0_0[13]
cog1/alu/un29_q_o_cry_0_S1_0[15]
cog1/alu/un29_q_o_cry_0_S0_0[15]
cog1/alu/un29_q_o_cry_0_S1_0[18]
cog1/alu/un29_q_o_cry_0_S0_0[18]
cog1/alu/un29_q_o_cry_0_S1_0[22]
cog1/alu/un29_q_o_cry_0_S0_0[22]
cog1/alu/un29_q_o_cry_0_S1_0[26]
cog1/alu/un29_q_o_cry_0_S0_0[26]
cog1/alu/un29_q_o_cry_0_S0_0[30]
cog1/alu/un29_q_o_cry_0_COUT_0[30]
cog1/alu/flag_c_o_8_cry_0_S1_0[0]
cog1/alu/flag_c_o_8_cry_0_S0_0[0]
cog1/alu/flag_c_o_8_cry_0_S1_0[1]
cog1/alu/flag_c_o_8_cry_0_S0_0[1]
cog1/alu/flag_c_o_8_cry_0_S1_0[3]
cog1/alu/flag_c_o_8_cry_0_S0_0[3]
cog1/alu/flag_c_o_8_cry_0_S1_0[5]
cog1/alu/flag_c_o_8_cry_0_S0_0[5]
cog1/alu/flag_c_o_8_cry_0_S1_0[7]
cog1/alu/flag_c_o_8_cry_0_S0_0[7]
cog1/alu/flag_c_o_8_cry_0_S1_0[9]
cog1/alu/flag_c_o_8_cry_0_S0_0[9]
cog1/alu/flag_c_o_8_cry_0_S1_0[11]
cog1/alu/flag_c_o_8_cry_0_S0_0[11]
cog1/alu/flag_c_o_8_cry_0_S1_0[13]
cog1/alu/flag_c_o_8_cry_0_S0_0[13]
cog1/alu/flag_c_o_8_cry_0_S1_0[15]
cog1/alu/flag_c_o_8_cry_0_S0_0[15]
cog1/alu/flag_c_o_8_cry_0_S1_0[18]
cog1/alu/flag_c_o_8_cry_0_S0_0[18]
cog1/alu/flag_c_o_8_cry_0_S1_0[22]
cog1/alu/flag_c_o_8_cry_0_S0_0[22]
cog1/alu/flag_c_o_8_cry_0_S1_0[26]
cog1/alu/flag_c_o_8_cry_0_S0_0[26]
cog1/alu/flag_c_o_8_cry_0_S0_0[30]
cog1/alu/flag_c_o_8_cry_0_COUT_0[30]
cog1/alu/addsub/q_o_0_cry_0_0_S0
cog1/alu/addsub/q_o_0_s_31_0_S1
cog1/alu/addsub/q_o_0_s_31_0_COUT
cog1/alu/addsub/partial_add_cry_0_0_S1
cog1/alu/addsub/partial_add_cry_0_0_S0
cog1/alu/addsub/partial_add_cry_31_0_COUT
cog1/alu/addsub/partial_sub_cry_0_0_S1
cog1/alu/addsub/partial_sub_cry_0_0_S0
cog1/alu/addsub/partial_sub_cry_31_0_COUT
cog1/alu/addsub/partial_add_x_cry_0_0_S0
cog1/alu/addsub/partial_add_x_cry_31_0_COUT
cog1/alu/addsub/partial_sub_x_cry_0_0_S1
cog1/alu/addsub/partial_sub_x_cry_0_0_S0
cog1/alu/addsub/partial_sub_x_cry_31_0_COUT
cog1/alu/cmpsx/partial_d_minus_s_cry_0_0_S1
cog1/alu/cmpsx/partial_d_minus_s_cry_0_0_S0
cog1/alu/cmpsx/partial_d_minus_s_cry_31_0_COUT
cog1/alu/cmpsx/q_o_1_cry_0_0_S1
cog1/alu/cmpsx/q_o_1_cry_0_0_S0
cog1/alu/cmpsx/q_o_1_cry_31_0_COUT
cog1/alu/sumxx/q_sum_cry_0_0_S1
cog1/alu/sumxx/q_sum_cry_0_0_S0
cog1/alu/sumxx/q_sum_s_31_0_S1
cog1/alu/sumxx/q_sum_s_31_0_COUT
cog1/alu/sumxx/q_sum_n_cry_0_0_S1
cog1/alu/sumxx/q_sum_n_cry_0_0_S0
cog1/alu/sumxx/q_sum_n_s_31_0_S1
cog1/alu/sumxx/q_sum_n_s_31_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond Version 2.1.0.103 -- WARNING: Map write only section -- Wed Mar 19 11:19:22 2014

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
