#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 26 11:37:51 2023
# Process ID: 58369
# Current directory: /home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1
# Command line: vivado -log main_pll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_pll.tcl
# Log file: /home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/main_pll.vds
# Journal file: /home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/vivado.jou
# Running On: PC-Sten-Linux, OS: Linux, CPU Frequency: 3501.021 MHz, CPU Physical cores: 4, Host memory: 16632 MB
#-----------------------------------------------------------
source main_pll.tcl -notrace
Command: synth_design -top main_pll -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58393
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2609.320 ; gain = 0.000 ; free physical = 2146 ; free virtual = 8457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_pll' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/top.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/.Xil/Vivado-58369-PC-Sten-Linux/realtime/clk_wiz_0_stub.v:5' bound to instance 'MCMM' of component 'clk_wiz_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/top.vhd:65]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/.Xil/Vivado-58369-PC-Sten-Linux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/.Xil/Vivado-58369-PC-Sten-Linux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'audiosystem' declared at '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:9' bound to instance 'audiomodule' of component 'audiosystem' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'audiosystem' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:26]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/i2s_rxtx.vhd:12' bound to instance 'rxtx' of component 'i2s_rxtx' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:124]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'IIR' declared at '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/iir.vhd:10' bound to instance 'iir_lp' of component 'IIR' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:149]
INFO: [Synth 8-638] synthesizing module 'IIR' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/iir.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'IIR' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/iir.vhd:33]
INFO: [Synth 8-3491] module 'IIR' declared at '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/iir.vhd:10' bound to instance 'iir_hp' of component 'IIR' [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'audiosystem' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/audiosystem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'main_pll' (0#1) [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.320 ; gain = 0.000 ; free physical = 3236 ; free virtual = 9547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.320 ; gain = 0.000 ; free physical = 3238 ; free virtual = 9549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.320 ; gain = 0.000 ; free physical = 3238 ; free virtual = 9549
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2609.320 ; gain = 0.000 ; free physical = 3238 ; free virtual = 9549
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MCMM'
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MCMM'
Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/sten/Desktop/Digital-Systems-Development/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sten/Desktop/Digital-Systems-Development/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.352 ; gain = 0.000 ; free physical = 3144 ; free virtual = 9455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.352 ; gain = 0.000 ; free physical = 3144 ; free virtual = 9455
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3210 ; free virtual = 9521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3210 ; free virtual = 9521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for MCMM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3210 ; free virtual = 9521
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'in_shift_reg' and it is trimmed from '64' to '63' bits. [/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/FPGA-Audio-IIR-master/i2s_rxtx.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3189 ; free virtual = 9501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 2     
	   3 Input   40 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_a_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_b_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_in_a_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_hp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_hp/mult_in_b_reg is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: register audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: operator audiomodule/iir_hp/mult_out0 is absorbed into DSP audiomodule/iir_hp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_a_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_b_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_in_a_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: A2*B2.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: Generating DSP audiomodule/iir_lp/mult_out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register audiomodule/iir_lp/mult_in_b_reg is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: register audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
DSP Report: operator audiomodule/iir_lp/mult_out0 is absorbed into DSP audiomodule/iir_lp/mult_out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3186 ; free virtual = 9502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main_pll    | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3052 ; free virtual = 9368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3035 ; free virtual = 9352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3030 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main_pll    | audiomodule/rxtx/in_shift_reg[39] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main_pll    | audiomodule/rxtx/in_shift_reg[7]  | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main_pll    | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | PCIN>>17+A*B'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|main_pll    | PCIN>>17+A*B'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    64|
|3     |DSP48E1 |     8|
|4     |LUT1    |     5|
|5     |LUT2    |   268|
|6     |LUT3    |    67|
|7     |LUT4    |    25|
|8     |LUT5    |    19|
|9     |LUT6    |   196|
|10    |SRL16E  |     2|
|11    |FDRE    |   515|
|12    |FDSE    |    14|
|13    |IBUF    |     1|
|14    |OBUF    |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3023 ; free virtual = 9339
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.352 ; gain = 0.000 ; free physical = 3096 ; free virtual = 9412
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3096 ; free virtual = 9412
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.352 ; gain = 0.000 ; free physical = 3182 ; free virtual = 9499
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.352 ; gain = 0.000 ; free physical = 3130 ; free virtual = 9446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dfd3a69b
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2673.352 ; gain = 64.031 ; free physical = 3342 ; free virtual = 9658
INFO: [Common 17-1381] The checkpoint '/home/sten/Desktop/Digital-Systems-Development/Labo 1-3/Sten_Hulsbergen_DSP_FPGA/Sten_Hulsbergen_DSP_FPGA.runs/synth_1/main_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_pll_utilization_synth.rpt -pb main_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 11:38:35 2023...
