Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 10 16:40:43 2025
| Host         : RaviAcer running 64-bit major release  (build 9200)
| Command      : report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_4 -file {E:/0aCrashedHP/0a_ResumePreparation2020/00a2024/pixxel/assignment/vfiles/dsp/reports generated by XilinxVivado/clock_interaction.txt}
| Design       : top2
| Device       : 7a200t-sbv484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                            WNS                            TNS Failing  TNS Total    WNS Path         WHS                            THS Failing  THS Total    WHS Path         Clock-Pair           Inter-Clock          
From Clock    To Clock      Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Clock Edges  WHS(ns)  THS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints          
------------  ------------  -----------  -------  -------  -----------  -----------  ---------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -------------------  
clk_100mhz    clk_100mhz    rise - rise    0.061    0.000            0          250           10.000  rise - rise    0.099    0.000            0          250            0.000  Clean                Timed                
clk_100mhz    clk_200mhz                                             0           10                                                            0           10                   Ignored              Asynchronous Groups  
clk_200mhz    clk_100mhz                                             0           11                                                            0           11                   Ignored              Asynchronous Groups  
clk_200mhz    clk_200mhz    rise - rise    0.094    0.000            0        10626            5.000  rise - rise    0.113    0.000            0        10626            0.000  Clean                Partial False Path   


