Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 14:50:06 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IMU_top_timing_summary_routed.rpt -rpx IMU_top_timing_summary_routed.rpx
| Design       : IMU_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     52.358        0.000                      0                   55        0.070        0.000                      0                   55        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0_1   {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0     {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0_1        52.362        0.000                      0                   55        0.187        0.000                      0                   55       55.056        0.000                       0                    34  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0          52.358        0.000                      0                   55        0.187        0.000                      0                   55       55.056        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10M_clk_wiz_0    clk_10M_clk_wiz_0_1       52.358        0.000                      0                   55        0.070        0.000                      0                   55  
clk_10M_clk_wiz_0_1  clk_10M_clk_wiz_0         52.358        0.000                      0                   55        0.070        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       52.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.362ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.031ns (33.396%)  route 2.056ns (66.604%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 f  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 f  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 f  current_state[1]_i_3/O
                         net (fo=2, routed)           0.449     1.979    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.332     2.311 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.311    current_state[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.113    54.641    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.032    54.673    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.673    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 52.362    

Slack (MET) :             52.367ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.031ns (33.428%)  route 2.053ns (66.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 r  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 r  current_state[1]_i_3/O
                         net (fo=2, routed)           0.446     1.976    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.332     2.308 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    current_state[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.113    54.641    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.034    54.675    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.675    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 52.367    

Slack (MET) :             52.933ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_offset_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.960ns (37.183%)  route 1.622ns (62.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 f  get_magn_data_i_2/O
                         net (fo=2, routed)           0.966     1.453    get_magn_data_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.352     1.805 r  get_magn_offset_i_1/O
                         net (fo=1, routed)           0.000     1.805    get_magn_offset_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.113    54.641    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.097    54.738    get_magn_offset_reg
  -------------------------------------------------------------------
                         required time                         54.738    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 52.933    

Slack (MET) :             52.967ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.113   110.196    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.991    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.991    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.967    

Slack (MET) :             52.967ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.113   110.196    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.991    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.991    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.967    

Slack (MET) :             53.084ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_data_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.934ns (38.663%)  route 1.482ns (61.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 r  get_magn_data_i_2/O
                         net (fo=2, routed)           0.826     1.313    get_magn_data_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.326     1.639 r  get_magn_data_i_1/O
                         net (fo=1, routed)           0.000     1.639    get_magn_data_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.113    54.641    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.082    54.723    get_magn_data_reg
  -------------------------------------------------------------------
                         required time                         54.723    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 53.084    

Slack (MET) :             53.103ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.247ns  (logic 0.583ns (25.941%)  route 1.664ns (74.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 r  current_state_reg[0]/Q
                         net (fo=22, routed)          1.084    56.322    current_state[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124    56.446 r  bitsOut[5]_i_1/O
                         net (fo=7, routed)           0.580    57.026    bitsOut[5]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y3           FDRE                                         r  independence_reg/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.113   110.196    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067   110.129    independence_reg
  -------------------------------------------------------------------
                         required time                        110.129    
                         arrival time                         -57.026    
  -------------------------------------------------------------------
                         slack                                 53.103    

Slack (MET) :             53.207ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.113   110.196    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.767    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.767    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.207    

Slack (MET) :             53.207ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.113   110.196    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.767    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.767    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.207    

Slack (MET) :             53.350ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            status_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.704ns (32.725%)  route 1.447ns (67.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     0.460 f  status_reg_i_3/O
                         net (fo=1, routed)           0.791     1.251    status_reg_i_3_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.375 r  status_reg_i_1/O
                         net (fo=1, routed)           0.000     1.375    status_reg_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.113    54.641    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.084    54.725    status_reg_reg
  -------------------------------------------------------------------
                         required time                         54.725    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                 53.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SPI_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X0Y6           FDCE                                         r  SPI_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  SPI_counter_reg[4]/Q
                         net (fo=5, routed)           0.083    -0.308    SPI_counter_reg__0[4]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  SPI_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    p_0_in[6]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/C
                         clock pessimism              0.249    -0.543    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.092    -0.451    SPI_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 transferVal_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.133    55.133 r  transferVal_reg[8]/Q
                         net (fo=1, routed)           0.054    55.187    transferVal[8]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.099    55.286 r  transferVal[9]_i_1/O
                         net (fo=1, routed)           0.000    55.286    transferVal[9]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.098    55.098    transferVal_reg[9]
  -------------------------------------------------------------------
                         required time                        -55.098    
                         arrival time                          55.286    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 status_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.320ns  (logic 0.212ns (66.152%)  route 0.108ns (33.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.167    55.167 f  status_reg_reg/Q
                         net (fo=10, routed)          0.108    55.275    status_reg
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.045    55.320 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    55.320    transferVal[11]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.098    55.111    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -55.111    
                         arrival time                          55.320    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bitsOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.335ns  (logic 0.249ns (74.438%)  route 0.086ns (25.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.151    55.151 r  bitsOut_reg[4]/Q
                         net (fo=5, routed)           0.086    55.236    bitsOut_reg__0[4]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.098    55.334 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.334    bitsOut0[5]
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.125    55.125    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.125    
                         arrival time                          55.334    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 get_magn_offset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.150%)  route 0.118ns (35.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  get_magn_offset_reg/Q
                         net (fo=8, routed)           0.118    55.285    get_magn_offset
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045    55.330 r  transferVal[10]_i_1/O
                         net (fo=1, routed)           0.000    55.330    transferVal[10]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.099    55.112    transferVal_reg[10]
  -------------------------------------------------------------------
                         required time                        -55.112    
                         arrival time                          55.330    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            ctrl_reg3_n_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.112%)  route 0.183ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.146    55.146 r  current_state_reg[1]/Q
                         net (fo=22, routed)          0.183    55.329    current_state[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.045    55.374 r  ctrl_reg3_n_i_1/O
                         net (fo=1, routed)           0.000    55.374    ctrl_reg3_n_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.252    55.016    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.125    55.141    ctrl_reg3_n_reg
  -------------------------------------------------------------------
                         required time                        -55.141    
                         arrival time                          55.374    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.146    55.146 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.158    55.304    transferVal[11]
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.045    55.349 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    55.349    transferVal[12]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.099    55.099    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -55.099    
                         arrival time                          55.349    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.235    SPI_counter_reg__0[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.042    -0.193 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in[1]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.107    -0.449    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.233    inVal_reg_n_0_[0]
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066    -0.490    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bitsOut_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[0]/Q
                         net (fo=8, routed)           0.186    55.353    bitsOut_reg__0[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.043    55.396 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    55.396    bitsOut0[2]
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.137    55.137    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -55.137    
                         arrival time                          55.396    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X1Y4       inVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X1Y4       inVal_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y5       ctrl_reg3_n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y5       current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y5       current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y4       get_magn_data_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       52.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.358ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.031ns (33.396%)  route 2.056ns (66.604%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 f  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 f  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 f  current_state[1]_i_3/O
                         net (fo=2, routed)           0.449     1.979    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.332     2.311 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.311    current_state[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.032    54.669    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.669    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 52.358    

Slack (MET) :             52.363ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.031ns (33.428%)  route 2.053ns (66.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 r  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 r  current_state[1]_i_3/O
                         net (fo=2, routed)           0.446     1.976    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.332     2.308 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    current_state[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.034    54.671    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.671    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 52.363    

Slack (MET) :             52.928ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_offset_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.960ns (37.183%)  route 1.622ns (62.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 f  get_magn_data_i_2/O
                         net (fo=2, routed)           0.966     1.453    get_magn_data_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.352     1.805 r  get_magn_offset_i_1/O
                         net (fo=1, routed)           0.000     1.805    get_magn_offset_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.097    54.734    get_magn_offset_reg
  -------------------------------------------------------------------
                         required time                         54.734    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 52.928    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             53.079ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_data_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.934ns (38.663%)  route 1.482ns (61.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 r  get_magn_data_i_2/O
                         net (fo=2, routed)           0.826     1.313    get_magn_data_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.326     1.639 r  get_magn_data_i_1/O
                         net (fo=1, routed)           0.000     1.639    get_magn_data_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.082    54.719    get_magn_data_reg
  -------------------------------------------------------------------
                         required time                         54.719    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 53.079    

Slack (MET) :             53.099ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.247ns  (logic 0.583ns (25.941%)  route 1.664ns (74.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 r  current_state_reg[0]/Q
                         net (fo=22, routed)          1.084    56.322    current_state[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124    56.446 r  bitsOut[5]_i_1/O
                         net (fo=7, routed)           0.580    57.026    bitsOut[5]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y3           FDRE                                         r  independence_reg/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067   110.125    independence_reg
  -------------------------------------------------------------------
                         required time                        110.125    
                         arrival time                         -57.026    
  -------------------------------------------------------------------
                         slack                                 53.099    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.346ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            status_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.704ns (32.725%)  route 1.447ns (67.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     0.460 f  status_reg_i_3/O
                         net (fo=1, routed)           0.791     1.251    status_reg_i_3_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.375 r  status_reg_i_1/O
                         net (fo=1, routed)           0.000     1.375    status_reg_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.084    54.721    status_reg_reg
  -------------------------------------------------------------------
                         required time                         54.721    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                 53.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SPI_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X0Y6           FDCE                                         r  SPI_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  SPI_counter_reg[4]/Q
                         net (fo=5, routed)           0.083    -0.308    SPI_counter_reg__0[4]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  SPI_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    p_0_in[6]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/C
                         clock pessimism              0.249    -0.543    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.092    -0.451    SPI_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 transferVal_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.133    55.133 r  transferVal_reg[8]/Q
                         net (fo=1, routed)           0.054    55.187    transferVal[8]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.099    55.286 r  transferVal[9]_i_1/O
                         net (fo=1, routed)           0.000    55.286    transferVal[9]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.098    55.098    transferVal_reg[9]
  -------------------------------------------------------------------
                         required time                        -55.098    
                         arrival time                          55.286    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 status_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.320ns  (logic 0.212ns (66.152%)  route 0.108ns (33.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.167    55.167 f  status_reg_reg/Q
                         net (fo=10, routed)          0.108    55.275    status_reg
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.045    55.320 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    55.320    transferVal[11]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.098    55.111    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -55.111    
                         arrival time                          55.320    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bitsOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.335ns  (logic 0.249ns (74.438%)  route 0.086ns (25.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.151    55.151 r  bitsOut_reg[4]/Q
                         net (fo=5, routed)           0.086    55.236    bitsOut_reg__0[4]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.098    55.334 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.334    bitsOut0[5]
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.125    55.125    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.125    
                         arrival time                          55.334    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 get_magn_offset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.150%)  route 0.118ns (35.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  get_magn_offset_reg/Q
                         net (fo=8, routed)           0.118    55.285    get_magn_offset
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045    55.330 r  transferVal[10]_i_1/O
                         net (fo=1, routed)           0.000    55.330    transferVal[10]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.099    55.112    transferVal_reg[10]
  -------------------------------------------------------------------
                         required time                        -55.112    
                         arrival time                          55.330    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            ctrl_reg3_n_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.112%)  route 0.183ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.146    55.146 r  current_state_reg[1]/Q
                         net (fo=22, routed)          0.183    55.329    current_state[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.045    55.374 r  ctrl_reg3_n_i_1/O
                         net (fo=1, routed)           0.000    55.374    ctrl_reg3_n_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.252    55.016    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.125    55.141    ctrl_reg3_n_reg
  -------------------------------------------------------------------
                         required time                        -55.141    
                         arrival time                          55.374    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.146    55.146 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.158    55.304    transferVal[11]
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.045    55.349 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    55.349    transferVal[12]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.099    55.099    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -55.099    
                         arrival time                          55.349    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.235    SPI_counter_reg__0[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.042    -0.193 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in[1]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.107    -0.449    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.233    inVal_reg_n_0_[0]
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066    -0.490    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bitsOut_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[0]/Q
                         net (fo=8, routed)           0.186    55.353    bitsOut_reg__0[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.043    55.396 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    55.396    bitsOut0[2]
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.137    55.137    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -55.137    
                         arrival time                          55.396    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y6       SPI_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y6       SPI_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       SPI_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y6       SPI_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X1Y4       inVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X1Y4       inVal_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y3       bitsOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y4       bitsOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y5       ctrl_reg3_n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y5       current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y5       current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y4       get_magn_data_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       52.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.358ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.031ns (33.396%)  route 2.056ns (66.604%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 f  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 f  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 f  current_state[1]_i_3/O
                         net (fo=2, routed)           0.449     1.979    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.332     2.311 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.311    current_state[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.032    54.669    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.669    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 52.358    

Slack (MET) :             52.363ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.031ns (33.428%)  route 2.053ns (66.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 r  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 r  current_state[1]_i_3/O
                         net (fo=2, routed)           0.446     1.976    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.332     2.308 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    current_state[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.034    54.671    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.671    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 52.363    

Slack (MET) :             52.928ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_offset_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.960ns (37.183%)  route 1.622ns (62.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 f  get_magn_data_i_2/O
                         net (fo=2, routed)           0.966     1.453    get_magn_data_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.352     1.805 r  get_magn_offset_i_1/O
                         net (fo=1, routed)           0.000     1.805    get_magn_offset_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.097    54.734    get_magn_offset_reg
  -------------------------------------------------------------------
                         required time                         54.734    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 52.928    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             53.079ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_data_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.934ns (38.663%)  route 1.482ns (61.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 r  get_magn_data_i_2/O
                         net (fo=2, routed)           0.826     1.313    get_magn_data_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.326     1.639 r  get_magn_data_i_1/O
                         net (fo=1, routed)           0.000     1.639    get_magn_data_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.082    54.719    get_magn_data_reg
  -------------------------------------------------------------------
                         required time                         54.719    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 53.079    

Slack (MET) :             53.099ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        2.247ns  (logic 0.583ns (25.941%)  route 1.664ns (74.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 r  current_state_reg[0]/Q
                         net (fo=22, routed)          1.084    56.322    current_state[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124    56.446 r  bitsOut[5]_i_1/O
                         net (fo=7, routed)           0.580    57.026    bitsOut[5]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y3           FDRE                                         r  independence_reg/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067   110.125    independence_reg
  -------------------------------------------------------------------
                         required time                        110.125    
                         arrival time                         -57.026    
  -------------------------------------------------------------------
                         slack                                 53.099    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.346ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            status_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.704ns (32.725%)  route 1.447ns (67.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     0.460 f  status_reg_i_3/O
                         net (fo=1, routed)           0.791     1.251    status_reg_i_3_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.375 r  status_reg_i_1/O
                         net (fo=1, routed)           0.000     1.375    status_reg_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.084    54.721    status_reg_reg
  -------------------------------------------------------------------
                         required time                         54.721    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                 53.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SPI_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X0Y6           FDCE                                         r  SPI_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  SPI_counter_reg[4]/Q
                         net (fo=5, routed)           0.083    -0.308    SPI_counter_reg__0[4]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  SPI_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    p_0_in[6]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/C
                         clock pessimism              0.249    -0.543    
                         clock uncertainty            0.117    -0.425    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.092    -0.333    SPI_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 transferVal_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.133    55.133 r  transferVal_reg[8]/Q
                         net (fo=1, routed)           0.054    55.187    transferVal[8]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.099    55.286 r  transferVal[9]_i_1/O
                         net (fo=1, routed)           0.000    55.286    transferVal[9]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.098    55.215    transferVal_reg[9]
  -------------------------------------------------------------------
                         required time                        -55.215    
                         arrival time                          55.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 status_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.320ns  (logic 0.212ns (66.152%)  route 0.108ns (33.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.167    55.167 f  status_reg_reg/Q
                         net (fo=10, routed)          0.108    55.275    status_reg
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.045    55.320 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    55.320    transferVal[11]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
                         clock uncertainty            0.117    55.130    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.098    55.228    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -55.228    
                         arrival time                          55.320    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bitsOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.335ns  (logic 0.249ns (74.438%)  route 0.086ns (25.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.151    55.151 r  bitsOut_reg[4]/Q
                         net (fo=5, routed)           0.086    55.236    bitsOut_reg__0[4]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.098    55.334 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.334    bitsOut0[5]
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.125    55.242    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.242    
                         arrival time                          55.334    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 get_magn_offset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.150%)  route 0.118ns (35.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  get_magn_offset_reg/Q
                         net (fo=8, routed)           0.118    55.285    get_magn_offset
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045    55.330 r  transferVal[10]_i_1/O
                         net (fo=1, routed)           0.000    55.330    transferVal[10]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
                         clock uncertainty            0.117    55.130    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.099    55.229    transferVal_reg[10]
  -------------------------------------------------------------------
                         required time                        -55.229    
                         arrival time                          55.330    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            ctrl_reg3_n_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.112%)  route 0.183ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.146    55.146 r  current_state_reg[1]/Q
                         net (fo=22, routed)          0.183    55.329    current_state[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.045    55.374 r  ctrl_reg3_n_i_1/O
                         net (fo=1, routed)           0.000    55.374    ctrl_reg3_n_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.252    55.016    
                         clock uncertainty            0.117    55.133    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.125    55.258    ctrl_reg3_n_reg
  -------------------------------------------------------------------
                         required time                        -55.258    
                         arrival time                          55.374    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.146    55.146 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.158    55.304    transferVal[11]
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.045    55.349 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    55.349    transferVal[12]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.099    55.216    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -55.216    
                         arrival time                          55.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.235    SPI_counter_reg__0[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.042    -0.193 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in[1]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.556    
                         clock uncertainty            0.117    -0.438    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.107    -0.331    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.233    inVal_reg_n_0_[0]
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.236    -0.556    
                         clock uncertainty            0.117    -0.438    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066    -0.372    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bitsOut_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[0]/Q
                         net (fo=8, routed)           0.186    55.353    bitsOut_reg__0[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.043    55.396 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    55.396    bitsOut0[2]
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.137    55.254    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -55.254    
                         arrival time                          55.396    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       52.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.358ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.031ns (33.396%)  route 2.056ns (66.604%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 f  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 f  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 f  current_state[1]_i_3/O
                         net (fo=2, routed)           0.449     1.979    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.332     2.311 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.311    current_state[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.032    54.669    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.669    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 52.358    

Slack (MET) :             52.363ns  (required time - arrival time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            current_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.031ns (33.428%)  route 2.053ns (66.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           1.153     0.832    SPI_counter_reg__0[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     0.956 r  SPI_counter[7]_i_3/O
                         net (fo=3, routed)           0.454     1.411    SPI_counter[7]_i_3_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     1.530 r  current_state[1]_i_3/O
                         net (fo=2, routed)           0.446     1.976    current_state[1]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.332     2.308 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    current_state[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.034    54.671    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.671    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 52.363    

Slack (MET) :             52.928ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_offset_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.960ns (37.183%)  route 1.622ns (62.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 f  get_magn_data_i_2/O
                         net (fo=2, routed)           0.966     1.453    get_magn_data_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.352     1.805 r  get_magn_offset_i_1/O
                         net (fo=1, routed)           0.000     1.805    get_magn_offset_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.097    54.734    get_magn_offset_reg
  -------------------------------------------------------------------
                         required time                         54.734    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 52.928    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             52.963ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.245ns  (logic 0.583ns (25.966%)  route 1.662ns (74.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[1]/Q
                         net (fo=22, routed)          0.883    56.120    current_state[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124    56.244 r  inVal[31]_i_2/O
                         net (fo=2, routed)           0.780    57.024    inVal[31]_i_2_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205   109.987    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.987    
                         arrival time                         -57.024    
  -------------------------------------------------------------------
                         slack                                 52.963    

Slack (MET) :             53.079ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            get_magn_data_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.934ns (38.663%)  route 1.482ns (61.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.152     0.488 r  get_magn_data_i_2/O
                         net (fo=2, routed)           0.826     1.313    get_magn_data_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.326     1.639 r  get_magn_data_i_1/O
                         net (fo=1, routed)           0.000     1.639    get_magn_data_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  get_magn_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.082    54.719    get_magn_data_reg
  -------------------------------------------------------------------
                         required time                         54.719    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 53.079    

Slack (MET) :             53.099ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            independence_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        2.247ns  (logic 0.583ns (25.941%)  route 1.664ns (74.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 r  current_state_reg[0]/Q
                         net (fo=22, routed)          1.084    56.322    current_state[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124    56.446 r  bitsOut[5]_i_1/O
                         net (fo=7, routed)           0.580    57.026    bitsOut[5]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  independence_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y3           FDRE                                         r  independence_reg/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067   110.125    independence_reg
  -------------------------------------------------------------------
                         required time                        110.125    
                         arrival time                         -57.026    
  -------------------------------------------------------------------
                         slack                                 53.099    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[0]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.202ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        1.782ns  (logic 0.583ns (32.722%)  route 1.199ns (67.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.694 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 54.779 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    54.779    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.459    55.238 f  current_state_reg[0]/Q
                         net (fo=22, routed)          0.840    56.078    current_state[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124    56.202 r  inVal[31]_i_1/O
                         net (fo=8, routed)           0.359    56.561    inVal[31]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656   109.694    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.616   110.310    
                         clock uncertainty           -0.117   110.192    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429   109.763    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.763    
                         arrival time                         -56.561    
  -------------------------------------------------------------------
                         slack                                 53.202    

Slack (MET) :             53.346ns  (required time - arrival time)
  Source:                 inVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            status_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.704ns (32.725%)  route 1.447ns (67.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 54.138 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.835    -0.777    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  inVal_reg[1]/Q
                         net (fo=2, routed)           0.656     0.336    inVal_reg_n_0_[1]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     0.460 f  status_reg_i_3/O
                         net (fo=1, routed)           0.791     1.251    status_reg_i_3_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.375 r  status_reg_i_1/O
                         net (fo=1, routed)           0.000     1.375    status_reg_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    56.975 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.137    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    50.700 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    52.391    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.482 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          1.656    54.138    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.616    54.754    
                         clock uncertainty           -0.117    54.637    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.084    54.721    status_reg_reg
  -------------------------------------------------------------------
                         required time                         54.721    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                 53.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SPI_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X0Y6           FDCE                                         r  SPI_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  SPI_counter_reg[4]/Q
                         net (fo=5, routed)           0.083    -0.308    SPI_counter_reg__0[4]
    SLICE_X1Y6           LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  SPI_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    p_0_in[6]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[6]/C
                         clock pessimism              0.249    -0.543    
                         clock uncertainty            0.117    -0.425    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.092    -0.333    SPI_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 transferVal_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.286ns  (logic 0.232ns (81.003%)  route 0.054ns (18.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.133    55.133 r  transferVal_reg[8]/Q
                         net (fo=1, routed)           0.054    55.187    transferVal[8]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.099    55.286 r  transferVal[9]_i_1/O
                         net (fo=1, routed)           0.000    55.286    transferVal[9]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.098    55.215    transferVal_reg[9]
  -------------------------------------------------------------------
                         required time                        -55.215    
                         arrival time                          55.286    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 status_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.320ns  (logic 0.212ns (66.152%)  route 0.108ns (33.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y4           FDRE                                         r  status_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.167    55.167 f  status_reg_reg/Q
                         net (fo=10, routed)          0.108    55.275    status_reg
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.045    55.320 r  transferVal[11]_i_1/O
                         net (fo=1, routed)           0.000    55.320    transferVal[11]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
                         clock uncertainty            0.117    55.130    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.098    55.228    transferVal_reg[11]
  -------------------------------------------------------------------
                         required time                        -55.228    
                         arrival time                          55.320    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bitsOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.335ns  (logic 0.249ns (74.438%)  route 0.086ns (25.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.151    55.151 r  bitsOut_reg[4]/Q
                         net (fo=5, routed)           0.086    55.236    bitsOut_reg__0[4]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.098    55.334 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.334    bitsOut0[5]
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y4           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.125    55.242    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.242    
                         arrival time                          55.334    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 get_magn_offset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.150%)  route 0.118ns (35.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X2Y5           FDRE                                         r  get_magn_offset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  get_magn_offset_reg/Q
                         net (fo=8, routed)           0.118    55.285    get_magn_offset
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045    55.330 r  transferVal[10]_i_1/O
                         net (fo=1, routed)           0.000    55.330    transferVal[10]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y5           FDRE                                         r  transferVal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.249    55.013    
                         clock uncertainty            0.117    55.130    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.099    55.229    transferVal_reg[10]
  -------------------------------------------------------------------
                         required time                        -55.229    
                         arrival time                          55.330    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            ctrl_reg3_n_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.112%)  route 0.183ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X1Y5           FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.146    55.146 r  current_state_reg[1]/Q
                         net (fo=22, routed)          0.183    55.329    current_state[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.045    55.374 r  ctrl_reg3_n_i_1/O
                         net (fo=1, routed)           0.000    55.374    ctrl_reg3_n_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X2Y5           FDRE                                         r  ctrl_reg3_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.252    55.016    
                         clock uncertainty            0.117    55.133    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.125    55.258    ctrl_reg3_n_reg
  -------------------------------------------------------------------
                         required time                        -55.258    
                         arrival time                          55.374    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 transferVal_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.146    55.146 r  transferVal_reg[11]/Q
                         net (fo=1, routed)           0.158    55.304    transferVal[11]
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.045    55.349 r  transferVal[12]_i_1/O
                         net (fo=1, routed)           0.000    55.349    transferVal[12]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X3Y4           FDRE                                         r  transferVal_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.099    55.216    transferVal_reg[12]
  -------------------------------------------------------------------
                         required time                        -55.216    
                         arrival time                          55.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.235    SPI_counter_reg__0[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.042    -0.193 r  SPI_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in[1]
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y6           FDCE                                         r  SPI_counter_reg[1]/C
                         clock pessimism              0.236    -0.556    
                         clock uncertainty            0.117    -0.438    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.107    -0.331    SPI_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    -0.556    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.233    inVal_reg_n_0_[0]
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    -0.792    clk_10M
    SLICE_X1Y4           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.236    -0.556    
                         clock uncertainty            0.117    -0.438    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066    -0.372    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bitsOut_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 54.764 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.623    55.000    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[0]/Q
                         net (fo=8, routed)           0.186    55.353    bitsOut_reg__0[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.043    55.396 r  bitsOut[2]_i_1/O
                         net (fo=1, routed)           0.000    55.396    bitsOut0[2]
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=33, routed)          0.893    54.764    clk_10M
    SLICE_X0Y3           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    55.000    
                         clock uncertainty            0.117    55.117    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.137    55.254    bitsOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -55.254    
                         arrival time                          55.396    
  -------------------------------------------------------------------
                         slack                                  0.142    





