[13:57:12.380] <TB3>     INFO: *** Welcome to pxar ***
[13:57:12.380] <TB3>     INFO: *** Today: 2016/04/01
[13:57:12.387] <TB3>     INFO: *** Version: b2a7-dirty
[13:57:12.387] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:12.387] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:12.387] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//defaultMaskFile.dat
[13:57:12.387] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters_C15.dat
[13:57:12.464] <TB3>     INFO:         clk: 4
[13:57:12.464] <TB3>     INFO:         ctr: 4
[13:57:12.464] <TB3>     INFO:         sda: 19
[13:57:12.464] <TB3>     INFO:         tin: 9
[13:57:12.464] <TB3>     INFO:         level: 15
[13:57:12.464] <TB3>     INFO:         triggerdelay: 0
[13:57:12.464] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:57:12.464] <TB3>     INFO: Log level: DEBUG
[13:57:12.474] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:57:12.490] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:57:12.493] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:57:12.495] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:57:14.062] <TB3>     INFO: DUT info: 
[13:57:14.062] <TB3>     INFO: The DUT currently contains the following objects:
[13:57:14.062] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:57:14.062] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:57:14.062] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:57:14.062] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:57:14.062] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.062] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:57:14.063] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:57:14.064] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:14.065] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29863936
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x19e6f20
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x195d770
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc849d94010
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc84ffff510
[13:57:14.071] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29929472 fPxarMemory = 0x7fc849d94010
[13:57:14.072] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:57:14.073] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[13:57:14.073] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[13:57:14.073] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:57:14.474] <TB3>     INFO: enter 'restricted' command line mode
[13:57:14.474] <TB3>     INFO: enter test to run
[13:57:14.474] <TB3>     INFO:   test: FPIXTest no parameter change
[13:57:14.474] <TB3>     INFO:   running: fpixtest
[13:57:14.474] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:57:14.477] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:57:14.477] <TB3>     INFO: ######################################################################
[13:57:14.477] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:57:14.477] <TB3>     INFO: ######################################################################
[13:57:14.480] <TB3>     INFO: ######################################################################
[13:57:14.480] <TB3>     INFO: PixTestPretest::doTest()
[13:57:14.480] <TB3>     INFO: ######################################################################
[13:57:14.483] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:14.483] <TB3>     INFO:    PixTestPretest::programROC() 
[13:57:14.483] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:32.499] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:57:32.499] <TB3>     INFO: IA differences per ROC:  16.9 16.9 17.7 17.7 18.5 18.5 17.7 19.3 18.5 19.3 19.3 16.9 19.3 17.7 18.5 19.3
[13:57:32.566] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:32.566] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:57:32.566] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:32.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:57:32.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[13:57:32.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[13:57:32.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  86 Ia 23.8187 mA
[13:57:33.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  87 Ia 24.6187 mA
[13:57:33.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[13:57:33.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[13:57:33.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  86 Ia 24.6187 mA
[13:57:33.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 23.8187 mA
[13:57:33.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 23.8187 mA
[13:57:33.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.8187 mA
[13:57:33.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  86 Ia 23.8187 mA
[13:57:33.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  87 Ia 24.6187 mA
[13:57:33.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[13:57:34.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 23.8187 mA
[13:57:34.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  90 Ia 24.6187 mA
[13:57:34.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  87 Ia 24.6187 mA
[13:57:34.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[13:57:34.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[13:57:34.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  86 Ia 23.8187 mA
[13:57:34.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  87 Ia 24.6187 mA
[13:57:34.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[13:57:34.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[13:57:34.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 23.8187 mA
[13:57:35.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 24.6187 mA
[13:57:35.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:57:35.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[13:57:35.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[13:57:35.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[13:57:35.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 23.8187 mA
[13:57:35.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 24.6187 mA
[13:57:35.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[13:57:35.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[13:57:35.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 23.8187 mA
[13:57:36.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  84 Ia 24.6187 mA
[13:57:36.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[13:57:36.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[13:57:36.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:57:36.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[13:57:36.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[13:57:36.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  87 Ia 24.6187 mA
[13:57:36.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[13:57:36.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[13:57:36.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[13:57:37.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 24.6187 mA
[13:57:37.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[13:57:37.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[13:57:37.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.6187 mA
[13:57:37.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[13:57:37.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[13:57:37.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[13:57:37.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[13:57:37.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[13:57:38.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[13:57:38.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[13:57:38.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[13:57:38.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[13:57:38.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[13:57:38.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[13:57:38.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 23.8187 mA
[13:57:38.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 23.8187 mA
[13:57:38.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:57:38.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 25.4188 mA
[13:57:39.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 23.0188 mA
[13:57:39.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.6187 mA
[13:57:39.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 23.8187 mA
[13:57:39.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 24.6187 mA
[13:57:39.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.8187 mA
[13:57:39.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  79 Ia 23.8187 mA
[13:57:39.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  80 Ia 24.6187 mA
[13:57:39.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  77 Ia 23.8187 mA
[13:57:39.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.8187 mA
[13:57:39.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.8187 mA
[13:57:40.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[13:57:40.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[13:57:40.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  86 Ia 24.6187 mA
[13:57:40.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 23.8187 mA
[13:57:40.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  84 Ia 23.8187 mA
[13:57:40.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 24.6187 mA
[13:57:40.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.8187 mA
[13:57:40.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.8187 mA
[13:57:40.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[13:57:40.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.8187 mA
[13:57:41.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  86 Ia 24.6187 mA
[13:57:41.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 23.8187 mA
[13:57:41.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:57:41.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:57:41.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:57:41.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:57:41.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:57:41.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[13:57:41.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[13:57:41.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[13:57:42.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[13:57:42.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[13:57:42.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[13:57:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[13:57:42.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:57:42.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 23.8187 mA
[13:57:42.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  85 Ia 24.6187 mA
[13:57:42.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[13:57:42.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[13:57:42.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.6187 mA
[13:57:43.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[13:57:43.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:57:43.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[13:57:43.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  84 Ia 24.6187 mA
[13:57:43.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.8187 mA
[13:57:43.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[13:57:43.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:57:43.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:57:43.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[13:57:43.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:57:44.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:57:44.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:57:44.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 25.4188 mA
[13:57:44.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  73 Ia 23.0188 mA
[13:57:44.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.8187 mA
[13:57:44.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.6187 mA
[13:57:44.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  77 Ia 23.8187 mA
[13:57:44.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  78 Ia 23.8187 mA
[13:57:44.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:57:44.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:57:45.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:57:45.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[13:57:45.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[13:57:45.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[13:57:45.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 23.8187 mA
[13:57:45.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 24.6187 mA
[13:57:45.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[13:57:45.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[13:57:45.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 23.8187 mA
[13:57:45.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 24.6187 mA
[13:57:46.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 20.6188 mA
[13:57:46.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  98 Ia 25.4188 mA
[13:57:46.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  91 Ia 23.8187 mA
[13:57:46.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  92 Ia 23.8187 mA
[13:57:46.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  93 Ia 23.8187 mA
[13:57:46.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  94 Ia 24.6187 mA
[13:57:46.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 23.8187 mA
[13:57:46.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  92 Ia 23.8187 mA
[13:57:46.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  93 Ia 24.6187 mA
[13:57:46.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  90 Ia 23.8187 mA
[13:57:47.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 23.8187 mA
[13:57:47.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  92 Ia 23.8187 mA
[13:57:47.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:57:47.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[13:57:47.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.8187 mA
[13:57:47.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 24.6187 mA
[13:57:47.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.0188 mA
[13:57:47.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 24.6187 mA
[13:57:47.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  81 Ia 24.6187 mA
[13:57:47.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  78 Ia 23.8187 mA
[13:57:48.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 23.8187 mA
[13:57:48.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 23.8187 mA
[13:57:48.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  81 Ia 24.6187 mA
[13:57:48.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  78 Ia 23.0188 mA
[13:57:48.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[13:57:48.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 23.8187 mA
[13:57:48.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  90 Ia 24.6187 mA
[13:57:48.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  87 Ia 23.8187 mA
[13:57:48.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  88 Ia 23.8187 mA
[13:57:48.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  89 Ia 23.8187 mA
[13:57:49.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  90 Ia 24.6187 mA
[13:57:49.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  87 Ia 23.8187 mA
[13:57:49.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  88 Ia 23.8187 mA
[13:57:49.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  89 Ia 23.8187 mA
[13:57:49.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  90 Ia 24.6187 mA
[13:57:49.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 23.8187 mA
[13:57:49.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[13:57:49.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[13:57:49.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[13:57:50.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 23.8187 mA
[13:57:50.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.6187 mA
[13:57:50.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[13:57:50.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[13:57:50.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  82 Ia 24.6187 mA
[13:57:50.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  79 Ia 23.0188 mA
[13:57:50.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 24.6187 mA
[13:57:50.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  82 Ia 24.6187 mA
[13:57:50.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 23.0188 mA
[13:57:50.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[13:57:51.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[13:57:51.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[13:57:51.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.8187 mA
[13:57:51.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  82 Ia 24.6187 mA
[13:57:51.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[13:57:51.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[13:57:51.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[13:57:51.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[13:57:51.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[13:57:51.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 23.8187 mA
[13:57:52.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 24.6187 mA
[13:57:52.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  87
[13:57:52.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[13:57:52.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[13:57:52.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[13:57:52.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  92
[13:57:52.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:57:52.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[13:57:52.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[13:57:52.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[13:57:53.880] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:57:53.880] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  19.3  20.1  18.5  18.5  19.3  18.5  19.3
[13:57:53.911] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:53.911] <TB3>     INFO:    PixTestPretest::findTiming() 
[13:57:53.911] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:53.911] <TB3>     INFO: PixTestCmd::init()
[13:57:53.911] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:57:54.506] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:59:42.517] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:59:42.546] <TB3>     INFO: TBM phases:  160MHz: 0, 400MHz: 4, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:59:42.546] <TB3>     INFO: (success/tries = 100/100), width = 5
[13:59:42.546] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x10 to 0x10
[13:59:42.546] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:59:42.546] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:59:42.546] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:59:42.546] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:59:42.550] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:42.550] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:42.550] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:42.686] <TB3>     INFO: Expecting 231680 events.
[13:59:47.298] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:59:47.301] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:59:49.928] <TB3>     INFO: 231680 events read in total (6527ms).
[13:59:49.935] <TB3>     INFO: Test took 7383ms.
[13:59:50.270] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:59:50.273] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:59:50.277] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 101 and Delta(CalDel) = 64
[13:59:50.280] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 103 and Delta(CalDel) = 60
[13:59:50.284] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 131 and Delta(CalDel) = 61
[13:59:50.287] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:59:50.291] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:59:50.294] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:59:50.297] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:59:50.301] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:59:50.305] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:59:50.308] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 109 and Delta(CalDel) = 59
[13:59:50.312] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:59:50.315] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:59:50.319] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:59:50.322] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 115 and Delta(CalDel) = 67
[13:59:50.364] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:50.398] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:50.398] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:50.398] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:50.535] <TB3>     INFO: Expecting 231680 events.
[13:59:58.739] <TB3>     INFO: 231680 events read in total (7489ms).
[13:59:58.744] <TB3>     INFO: Test took 8342ms.
[13:59:58.767] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[13:59:59.081] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:59:59.085] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32
[13:59:59.088] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:59:59.092] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:59:59.096] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:59:59.099] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:59:59.103] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[13:59:59.106] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:59:59.110] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[13:59:59.114] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[13:59:59.117] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[13:59:59.121] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:59:59.125] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:59:59.129] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:59:59.133] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 34.5
[13:59:59.166] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:59.166] <TB3>     INFO: CalDel:      160   142   152   138   128   134   144   133   129   133   120   124   142   142   143   152
[13:59:59.166] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:59:59.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:59.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:59.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:59.172] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:59.172] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:59.172] <TB3>     INFO: PixTestPretest::doTest() done, duration: 164 seconds
[13:59:59.172] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:59.231] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:59:59.231] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:59:59.234] <TB3>     INFO: ######################################################################
[13:59:59.234] <TB3>     INFO: PixTestAlive::doTest()
[13:59:59.234] <TB3>     INFO: ######################################################################
[13:59:59.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:59.236] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:59.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:59.238] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:59.581] <TB3>     INFO: Expecting 41600 events.
[14:00:03.689] <TB3>     INFO: 41600 events read in total (3393ms).
[14:00:03.690] <TB3>     INFO: Test took 4452ms.
[14:00:03.698] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:03.698] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:00:03.698] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:00:04.072] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:00:04.072] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:04.072] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:04.075] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:04.075] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:00:04.075] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:04.077] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:00:04.423] <TB3>     INFO: Expecting 41600 events.
[14:00:07.412] <TB3>     INFO: 41600 events read in total (2274ms).
[14:00:07.412] <TB3>     INFO: Test took 3335ms.
[14:00:07.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:07.412] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:00:07.412] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:00:07.414] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:00:07.819] <TB3>     INFO: PixTestAlive::maskTest() done
[14:00:07.819] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:07.822] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:07.822] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:00:07.823] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:07.824] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:00:08.170] <TB3>     INFO: Expecting 41600 events.
[14:00:12.256] <TB3>     INFO: 41600 events read in total (3371ms).
[14:00:12.257] <TB3>     INFO: Test took 4433ms.
[14:00:12.265] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:12.265] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:00:12.265] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:00:12.639] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:00:12.639] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:12.639] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:00:12.639] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:00:12.647] <TB3>     INFO: ######################################################################
[14:00:12.647] <TB3>     INFO: PixTestTrim::doTest()
[14:00:12.647] <TB3>     INFO: ######################################################################
[14:00:12.650] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:12.650] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:00:12.650] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:12.727] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:00:12.727] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:00:12.751] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:12.751] <TB3>     INFO:     run 1 of 1
[14:00:12.751] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:13.094] <TB3>     INFO: Expecting 5025280 events.
[14:00:58.203] <TB3>     INFO: 1380576 events read in total (44394ms).
[14:01:42.505] <TB3>     INFO: 2745192 events read in total (88697ms).
[14:02:25.881] <TB3>     INFO: 4117824 events read in total (132073ms).
[14:02:56.420] <TB3>     INFO: 5025280 events read in total (162611ms).
[14:02:56.466] <TB3>     INFO: Test took 163715ms.
[14:02:56.530] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:56.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:58.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:59.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:00.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:02.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:03.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:05.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:06.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:08.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:09.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:10.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:12.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:13.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:15.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:16.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:17.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:19.276] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277102592
[14:03:19.280] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2311 minThrLimit = 95.1865 minThrNLimit = 126.036 -> result = 95.2311 -> 95
[14:03:19.280] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4533 minThrLimit = 96.4373 minThrNLimit = 118.607 -> result = 96.4533 -> 96
[14:03:19.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4335 minThrLimit = 95.4297 minThrNLimit = 122.706 -> result = 95.4335 -> 95
[14:03:19.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5875 minThrLimit = 99.5873 minThrNLimit = 125.726 -> result = 99.5875 -> 99
[14:03:19.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.585 minThrLimit = 107.527 minThrNLimit = 137.425 -> result = 107.585 -> 107
[14:03:19.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.381 minThrLimit = 100.35 minThrNLimit = 126.196 -> result = 100.381 -> 100
[14:03:19.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9508 minThrLimit = 98.9495 minThrNLimit = 125.723 -> result = 98.9508 -> 98
[14:03:19.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2853 minThrLimit = 93.2744 minThrNLimit = 117.742 -> result = 93.2853 -> 93
[14:03:19.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8147 minThrLimit = 96.8059 minThrNLimit = 120.015 -> result = 96.8147 -> 96
[14:03:19.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.246 minThrLimit = 100.219 minThrNLimit = 122.872 -> result = 100.246 -> 100
[14:03:19.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.157 minThrLimit = 105.078 minThrNLimit = 132.165 -> result = 105.157 -> 105
[14:03:19.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6292 minThrLimit = 90.6171 minThrNLimit = 121 -> result = 90.6292 -> 90
[14:03:19.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0712 minThrLimit = 96.0557 minThrNLimit = 120.898 -> result = 96.0712 -> 96
[14:03:19.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.805 minThrLimit = 103.77 minThrNLimit = 131.173 -> result = 103.805 -> 103
[14:03:19.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3264 minThrLimit = 91.217 minThrNLimit = 114.728 -> result = 91.3264 -> 91
[14:03:19.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.444 minThrLimit = 106.427 minThrNLimit = 132.489 -> result = 106.444 -> 106
[14:03:19.286] <TB3>     INFO: ROC 0 VthrComp = 95
[14:03:19.286] <TB3>     INFO: ROC 1 VthrComp = 96
[14:03:19.286] <TB3>     INFO: ROC 2 VthrComp = 95
[14:03:19.287] <TB3>     INFO: ROC 3 VthrComp = 99
[14:03:19.287] <TB3>     INFO: ROC 4 VthrComp = 107
[14:03:19.287] <TB3>     INFO: ROC 5 VthrComp = 100
[14:03:19.287] <TB3>     INFO: ROC 6 VthrComp = 98
[14:03:19.287] <TB3>     INFO: ROC 7 VthrComp = 93
[14:03:19.287] <TB3>     INFO: ROC 8 VthrComp = 96
[14:03:19.287] <TB3>     INFO: ROC 9 VthrComp = 100
[14:03:19.287] <TB3>     INFO: ROC 10 VthrComp = 105
[14:03:19.287] <TB3>     INFO: ROC 11 VthrComp = 90
[14:03:19.287] <TB3>     INFO: ROC 12 VthrComp = 96
[14:03:19.287] <TB3>     INFO: ROC 13 VthrComp = 103
[14:03:19.287] <TB3>     INFO: ROC 14 VthrComp = 91
[14:03:19.288] <TB3>     INFO: ROC 15 VthrComp = 106
[14:03:19.288] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:03:19.288] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:03:19.306] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:19.306] <TB3>     INFO:     run 1 of 1
[14:03:19.306] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:19.649] <TB3>     INFO: Expecting 5025280 events.
[14:03:55.828] <TB3>     INFO: 884256 events read in total (35464ms).
[14:04:31.466] <TB3>     INFO: 1766608 events read in total (71102ms).
[14:05:07.052] <TB3>     INFO: 2647800 events read in total (106689ms).
[14:05:42.408] <TB3>     INFO: 3519848 events read in total (142044ms).
[14:06:17.117] <TB3>     INFO: 4388104 events read in total (176753ms).
[14:06:43.448] <TB3>     INFO: 5025280 events read in total (203084ms).
[14:06:43.520] <TB3>     INFO: Test took 204215ms.
[14:06:43.699] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:44.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:45.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:47.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:48.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:50.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:51.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:53.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:54.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:56.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:58.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:59.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:01.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:02.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:04.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:05.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:07.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:09.061] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240242688
[14:07:09.064] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.2479 for pixel 7/8 mean/min/max = 43.232/32.1251/54.3388
[14:07:09.064] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8479 for pixel 22/5 mean/min/max = 44.4749/32.7413/56.2085
[14:07:09.065] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3192 for pixel 31/10 mean/min/max = 44.2195/33.0956/55.3435
[14:07:09.065] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.3301 for pixel 25/1 mean/min/max = 43.3405/32.2051/54.4759
[14:07:09.065] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.0708 for pixel 13/37 mean/min/max = 46.9498/33.8207/60.0788
[14:07:09.066] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5392 for pixel 0/15 mean/min/max = 44.2145/31.6712/56.7579
[14:07:09.066] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2586 for pixel 0/61 mean/min/max = 43.9195/32.5223/55.3167
[14:07:09.067] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.8478 for pixel 15/11 mean/min/max = 45.4801/33.0564/57.9039
[14:07:09.067] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5226 for pixel 5/49 mean/min/max = 44.3542/33.118/55.5904
[14:07:09.067] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7275 for pixel 23/19 mean/min/max = 44.9609/32.1092/57.8127
[14:07:09.068] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.384 for pixel 7/0 mean/min/max = 45.5758/34.6981/56.4536
[14:07:09.068] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.5496 for pixel 12/0 mean/min/max = 44.6027/33.5159/55.6894
[14:07:09.068] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.2478 for pixel 23/38 mean/min/max = 44.6285/31.9361/57.3208
[14:07:09.069] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.6507 for pixel 0/24 mean/min/max = 45.6541/32.6396/58.6685
[14:07:09.069] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.46 for pixel 6/0 mean/min/max = 44.9824/33.2786/56.6861
[14:07:09.069] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.9253 for pixel 5/3 mean/min/max = 47.6669/33.3648/61.969
[14:07:09.070] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:07:09.202] <TB3>     INFO: Expecting 411648 events.
[14:07:16.933] <TB3>     INFO: 411648 events read in total (7016ms).
[14:07:16.941] <TB3>     INFO: Expecting 411648 events.
[14:07:24.563] <TB3>     INFO: 411648 events read in total (6963ms).
[14:07:24.573] <TB3>     INFO: Expecting 411648 events.
[14:07:32.226] <TB3>     INFO: 411648 events read in total (6994ms).
[14:07:32.239] <TB3>     INFO: Expecting 411648 events.
[14:07:39.850] <TB3>     INFO: 411648 events read in total (6957ms).
[14:07:39.867] <TB3>     INFO: Expecting 411648 events.
[14:07:47.504] <TB3>     INFO: 411648 events read in total (6985ms).
[14:07:47.522] <TB3>     INFO: Expecting 411648 events.
[14:07:55.138] <TB3>     INFO: 411648 events read in total (6968ms).
[14:07:55.158] <TB3>     INFO: Expecting 411648 events.
[14:08:02.725] <TB3>     INFO: 411648 events read in total (6913ms).
[14:08:02.747] <TB3>     INFO: Expecting 411648 events.
[14:08:10.328] <TB3>     INFO: 411648 events read in total (6927ms).
[14:08:10.351] <TB3>     INFO: Expecting 411648 events.
[14:08:17.969] <TB3>     INFO: 411648 events read in total (6965ms).
[14:08:17.995] <TB3>     INFO: Expecting 411648 events.
[14:08:25.664] <TB3>     INFO: 411648 events read in total (7023ms).
[14:08:25.695] <TB3>     INFO: Expecting 411648 events.
[14:08:33.291] <TB3>     INFO: 411648 events read in total (6960ms).
[14:08:33.324] <TB3>     INFO: Expecting 411648 events.
[14:08:40.930] <TB3>     INFO: 411648 events read in total (6966ms).
[14:08:40.970] <TB3>     INFO: Expecting 411648 events.
[14:08:48.511] <TB3>     INFO: 411648 events read in total (6916ms).
[14:08:48.549] <TB3>     INFO: Expecting 411648 events.
[14:08:56.170] <TB3>     INFO: 411648 events read in total (6988ms).
[14:08:56.210] <TB3>     INFO: Expecting 411648 events.
[14:09:03.795] <TB3>     INFO: 411648 events read in total (6946ms).
[14:09:03.840] <TB3>     INFO: Expecting 411648 events.
[14:09:11.470] <TB3>     INFO: 411648 events read in total (7005ms).
[14:09:11.515] <TB3>     INFO: Test took 122445ms.
[14:09:12.049] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0655 < 35 for itrim = 114; old thr = 34.6225 ... break
[14:09:12.086] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2294 < 35 for itrim = 106; old thr = 34.3087 ... break
[14:09:12.135] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.155 < 35 for itrim = 109; old thr = 33.84 ... break
[14:09:12.180] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.281 < 35 for itrim = 97; old thr = 34.1855 ... break
[14:09:12.184] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 255 < 35 for itrim+1 = 212; old thr = 16.1596 ... break
[14:09:12.219] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2725 < 35 for itrim+1 = 107; old thr = 34.9778 ... break
[14:09:12.250] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7878 < 35 for itrim+1 = 92; old thr = 34.9191 ... break
[14:09:12.282] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0958 < 35 for itrim = 101; old thr = 34.4885 ... break
[14:09:12.313] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.247 < 35 for itrim = 101; old thr = 34.2593 ... break
[14:09:12.352] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0898 < 35 for itrim = 111; old thr = 34.8299 ... break
[14:09:12.395] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2439 < 35 for itrim+1 = 103; old thr = 34.73 ... break
[14:09:12.446] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1763 < 35 for itrim = 104; old thr = 34.6696 ... break
[14:09:12.485] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0598 < 35 for itrim = 100; old thr = 34.1388 ... break
[14:09:12.517] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5692 < 35 for itrim = 103; old thr = 33.8738 ... break
[14:09:12.556] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2053 < 35 for itrim = 104; old thr = 34.5154 ... break
[14:09:12.595] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0015 < 35 for itrim+1 = 122; old thr = 34.3328 ... break
[14:09:12.675] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:09:12.685] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:12.685] <TB3>     INFO:     run 1 of 1
[14:09:12.686] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:13.028] <TB3>     INFO: Expecting 5025280 events.
[14:09:49.034] <TB3>     INFO: 865976 events read in total (35292ms).
[14:10:24.508] <TB3>     INFO: 1730792 events read in total (70765ms).
[14:10:59.960] <TB3>     INFO: 2595208 events read in total (106217ms).
[14:11:35.484] <TB3>     INFO: 3453040 events read in total (141741ms).
[14:12:10.150] <TB3>     INFO: 4307776 events read in total (176407ms).
[14:12:40.842] <TB3>     INFO: 5025280 events read in total (207099ms).
[14:12:40.931] <TB3>     INFO: Test took 208245ms.
[14:12:41.119] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:41.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:42.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:44.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:46.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:47.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:49.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:50.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:52.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:53.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:55.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:56.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:58.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:59.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:01.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:02.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:04.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:05.893] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270626816
[14:13:05.895] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[14:13:05.970] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:13:05.980] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:05.980] <TB3>     INFO:     run 1 of 1
[14:13:05.981] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:06.325] <TB3>     INFO: Expecting 8486400 events.
[14:13:40.523] <TB3>     INFO: 825776 events read in total (33483ms).
[14:14:14.825] <TB3>     INFO: 1651232 events read in total (67785ms).
[14:14:48.727] <TB3>     INFO: 2477008 events read in total (101687ms).
[14:15:23.027] <TB3>     INFO: 3302320 events read in total (135987ms).
[14:15:57.555] <TB3>     INFO: 4127960 events read in total (170515ms).
[14:16:31.995] <TB3>     INFO: 4952168 events read in total (204955ms).
[14:17:07.125] <TB3>     INFO: 5774296 events read in total (240085ms).
[14:17:41.809] <TB3>     INFO: 6595968 events read in total (274769ms).
[14:18:17.603] <TB3>     INFO: 7416912 events read in total (310563ms).
[14:18:52.034] <TB3>     INFO: 8238248 events read in total (344994ms).
[14:19:02.185] <TB3>     INFO: 8486400 events read in total (355145ms).
[14:19:02.305] <TB3>     INFO: Test took 356325ms.
[14:19:02.638] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:03.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:05.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:07.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:08.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:10.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:12.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:14.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:16.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:18.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:20.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:21.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:23.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:25.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:27.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:29.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:31.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:33.142] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365514752
[14:19:33.229] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.738058 .. 45.181337
[14:19:33.303] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:19:33.313] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:33.313] <TB3>     INFO:     run 1 of 1
[14:19:33.313] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:33.656] <TB3>     INFO: Expecting 1664000 events.
[14:20:15.457] <TB3>     INFO: 1159056 events read in total (41077ms).
[14:20:33.332] <TB3>     INFO: 1664000 events read in total (58952ms).
[14:20:33.347] <TB3>     INFO: Test took 60034ms.
[14:20:33.382] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:33.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:34.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:35.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:36.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:37.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:38.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:39.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:40.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:41.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:42.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:43.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:44.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:45.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:46.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:47.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:48.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:48.984] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294772736
[14:20:49.069] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.796427 .. 42.304899
[14:20:49.144] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:20:49.154] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:49.155] <TB3>     INFO:     run 1 of 1
[14:20:49.155] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:49.501] <TB3>     INFO: Expecting 1364480 events.
[14:21:33.500] <TB3>     INFO: 1143104 events read in total (43284ms).
[14:21:41.753] <TB3>     INFO: 1364480 events read in total (51538ms).
[14:21:41.774] <TB3>     INFO: Test took 52620ms.
[14:21:41.809] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:41.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:42.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:43.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:44.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:45.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:46.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:47.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:48.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:49.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:50.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:51.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:52.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:53.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:54.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:55.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:56.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:57.463] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268902400
[14:21:57.545] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.703647 .. 41.416853
[14:21:57.621] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:21:57.631] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:57.631] <TB3>     INFO:     run 1 of 1
[14:21:57.631] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:57.974] <TB3>     INFO: Expecting 1231360 events.
[14:22:39.807] <TB3>     INFO: 1129240 events read in total (41119ms).
[14:22:43.863] <TB3>     INFO: 1231360 events read in total (45175ms).
[14:22:43.873] <TB3>     INFO: Test took 46242ms.
[14:22:43.901] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:43.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:44.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:45.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:46.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:47.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:48.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:49.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:50.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:51.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:52.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:53.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:54.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:55.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:56.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:57.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:58.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:59.026] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245514240
[14:22:59.111] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:59.111] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:59.121] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:59.121] <TB3>     INFO:     run 1 of 1
[14:22:59.121] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:59.464] <TB3>     INFO: Expecting 1364480 events.
[14:23:39.675] <TB3>     INFO: 1075312 events read in total (39497ms).
[14:23:50.843] <TB3>     INFO: 1364480 events read in total (50665ms).
[14:23:50.860] <TB3>     INFO: Test took 51739ms.
[14:23:50.895] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:50.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:51.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:52.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:53.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:54.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:55.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:56.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:57.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:58.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:59.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:00.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:01.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:02.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:03.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:04.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:05.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:06.437] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253165568
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C0.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C1.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C2.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C3.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C4.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C5.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C6.dat
[14:24:06.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C7.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C8.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C9.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C10.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C11.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C12.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C13.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C14.dat
[14:24:06.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C15.dat
[14:24:06.474] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C0.dat
[14:24:06.482] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C1.dat
[14:24:06.490] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C2.dat
[14:24:06.497] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C3.dat
[14:24:06.504] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C4.dat
[14:24:06.512] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C5.dat
[14:24:06.519] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C6.dat
[14:24:06.527] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C7.dat
[14:24:06.534] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C8.dat
[14:24:06.541] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C9.dat
[14:24:06.548] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C10.dat
[14:24:06.556] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C11.dat
[14:24:06.564] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C12.dat
[14:24:06.571] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C13.dat
[14:24:06.578] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C14.dat
[14:24:06.586] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C15.dat
[14:24:06.593] <TB3>     INFO: PixTestTrim::trimTest() done
[14:24:06.593] <TB3>     INFO: vtrim:     114 106 109  97 212 107  92 101 101 111 103 104 100 103 104 122 
[14:24:06.593] <TB3>     INFO: vthrcomp:   95  96  95  99 107 100  98  93  96 100 105  90  96 103  91 106 
[14:24:06.593] <TB3>     INFO: vcal mean:  34.98  35.01  34.98  34.95  34.91  34.94  34.97  34.99  34.99  34.95  34.99  34.99  34.96  34.96  34.93  35.01 
[14:24:06.593] <TB3>     INFO: vcal RMS:    0.77   0.81   0.79   0.79   1.41   0.81   0.78   0.82   0.81   0.87   0.79   0.75   0.84   0.84   0.80   0.87 
[14:24:06.593] <TB3>     INFO: bits mean:  10.42   9.84   9.89  10.25  11.56   9.61   9.78   9.28  10.08   9.73   9.03   9.62  10.14   9.25   9.47   9.02 
[14:24:06.593] <TB3>     INFO: bits RMS:    2.38   2.57   2.49   2.45   1.49   2.84   2.63   2.69   2.40   2.68   2.58   2.51   2.49   2.73   2.58   2.58 
[14:24:06.603] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:06.603] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:24:06.603] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:06.606] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:24:06.606] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:24:06.617] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:06.617] <TB3>     INFO:     run 1 of 1
[14:24:06.617] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:06.962] <TB3>     INFO: Expecting 4160000 events.
[14:24:52.385] <TB3>     INFO: 1136855 events read in total (44709ms).
[14:25:38.023] <TB3>     INFO: 2261760 events read in total (90347ms).
[14:26:23.153] <TB3>     INFO: 3374465 events read in total (135477ms).
[14:26:54.632] <TB3>     INFO: 4160000 events read in total (166956ms).
[14:26:54.690] <TB3>     INFO: Test took 168073ms.
[14:26:54.821] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:55.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:57.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:59.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:01.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:03.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:05.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:07.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:08.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:10.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:12.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:14.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:16.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:18.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:20.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:22.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:24.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:25.912] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290328576
[14:27:25.913] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:27:25.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:27:25.986] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:27:25.997] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:25.997] <TB3>     INFO:     run 1 of 1
[14:27:25.997] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:26.339] <TB3>     INFO: Expecting 3598400 events.
[14:28:13.893] <TB3>     INFO: 1176525 events read in total (46839ms).
[14:29:00.563] <TB3>     INFO: 2334990 events read in total (93509ms).
[14:29:47.769] <TB3>     INFO: 3484790 events read in total (140716ms).
[14:29:52.649] <TB3>     INFO: 3598400 events read in total (145595ms).
[14:29:52.705] <TB3>     INFO: Test took 146708ms.
[14:29:52.821] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:53.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:54.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:56.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:58.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:00.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:01.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:03.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:05.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:07.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:08.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:10.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:12.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:13.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:15.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:17.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:19.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:20.937] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292487168
[14:30:20.938] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:30:21.011] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:30:21.011] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:30:21.022] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:21.022] <TB3>     INFO:     run 1 of 1
[14:30:21.022] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:21.368] <TB3>     INFO: Expecting 3348800 events.
[14:31:10.741] <TB3>     INFO: 1225850 events read in total (48658ms).
[14:31:58.283] <TB3>     INFO: 2427805 events read in total (96200ms).
[14:32:35.033] <TB3>     INFO: 3348800 events read in total (132950ms).
[14:32:35.073] <TB3>     INFO: Test took 134051ms.
[14:32:35.156] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:35.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:37.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:38.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:40.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:42.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:43.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:45.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:47.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:48.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:50.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:52.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:53.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:55.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:57.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:59.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:01.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:02.934] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369917952
[14:33:02.936] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:33:03.015] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:33:03.015] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:33:03.034] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:03.034] <TB3>     INFO:     run 1 of 1
[14:33:03.034] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:03.419] <TB3>     INFO: Expecting 3348800 events.
[14:33:52.252] <TB3>     INFO: 1225705 events read in total (48118ms).
[14:34:39.915] <TB3>     INFO: 2426990 events read in total (95781ms).
[14:35:16.595] <TB3>     INFO: 3348800 events read in total (132461ms).
[14:35:16.637] <TB3>     INFO: Test took 133604ms.
[14:35:16.721] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:16.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:18.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:20.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:21.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:23.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:25.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:26.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:28.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:30.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:31.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:33.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:35.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:36.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:38.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:40.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:41.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:43.539] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375717888
[14:35:43.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:43.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:43.613] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:35:43.624] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:43.624] <TB3>     INFO:     run 1 of 1
[14:35:43.624] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:43.972] <TB3>     INFO: Expecting 3328000 events.
[14:36:33.217] <TB3>     INFO: 1229805 events read in total (48530ms).
[14:37:21.037] <TB3>     INFO: 2434840 events read in total (96350ms).
[14:37:56.708] <TB3>     INFO: 3328000 events read in total (132021ms).
[14:37:56.744] <TB3>     INFO: Test took 133120ms.
[14:37:56.825] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:56.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:58.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:00.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:01.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:03.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:05.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:06.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:08.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:10.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:11.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:13.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:15.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:16.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:18.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:20.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:21.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:23.277] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375967744
[14:38:23.278] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.11948, thr difference RMS: 1.27724
[14:38:23.278] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.77047, thr difference RMS: 1.61203
[14:38:23.279] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.66945, thr difference RMS: 1.34666
[14:38:23.279] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.82397, thr difference RMS: 1.44378
[14:38:23.279] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.80761, thr difference RMS: 1.33427
[14:38:23.279] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.88366, thr difference RMS: 1.68279
[14:38:23.279] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75478, thr difference RMS: 1.54961
[14:38:23.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.78992, thr difference RMS: 1.56181
[14:38:23.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.51517, thr difference RMS: 1.60522
[14:38:23.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.3782, thr difference RMS: 1.70742
[14:38:23.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.58702, thr difference RMS: 1.67363
[14:38:23.280] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.90845, thr difference RMS: 1.30008
[14:38:23.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.32445, thr difference RMS: 1.58735
[14:38:23.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.87411, thr difference RMS: 1.67391
[14:38:23.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.89011, thr difference RMS: 1.49528
[14:38:23.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.78625, thr difference RMS: 1.25035
[14:38:23.281] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.08753, thr difference RMS: 1.26893
[14:38:23.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.73188, thr difference RMS: 1.60699
[14:38:23.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60538, thr difference RMS: 1.35765
[14:38:23.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.89257, thr difference RMS: 1.4322
[14:38:23.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.77396, thr difference RMS: 1.3203
[14:38:23.282] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.84313, thr difference RMS: 1.66838
[14:38:23.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.82805, thr difference RMS: 1.54897
[14:38:23.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.81722, thr difference RMS: 1.55193
[14:38:23.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.49824, thr difference RMS: 1.58323
[14:38:23.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.40671, thr difference RMS: 1.72514
[14:38:23.283] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.58177, thr difference RMS: 1.67195
[14:38:23.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.91022, thr difference RMS: 1.29912
[14:38:23.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.44911, thr difference RMS: 1.58592
[14:38:23.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.89769, thr difference RMS: 1.67924
[14:38:23.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.82734, thr difference RMS: 1.5176
[14:38:23.284] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.82378, thr difference RMS: 1.24789
[14:38:23.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.10869, thr difference RMS: 1.25609
[14:38:23.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.76948, thr difference RMS: 1.59092
[14:38:23.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.49356, thr difference RMS: 1.35233
[14:38:23.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.98877, thr difference RMS: 1.42491
[14:38:23.285] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.81621, thr difference RMS: 1.32038
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.96154, thr difference RMS: 1.66612
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.01014, thr difference RMS: 1.53854
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.93902, thr difference RMS: 1.56135
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.6421, thr difference RMS: 1.59741
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.52254, thr difference RMS: 1.71694
[14:38:23.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.6461, thr difference RMS: 1.66876
[14:38:23.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.09556, thr difference RMS: 1.29623
[14:38:23.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.63888, thr difference RMS: 1.58152
[14:38:23.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.99757, thr difference RMS: 1.6666
[14:38:23.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.82215, thr difference RMS: 1.50162
[14:38:23.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.96425, thr difference RMS: 1.22197
[14:38:23.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.18989, thr difference RMS: 1.25774
[14:38:23.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.80376, thr difference RMS: 1.60027
[14:38:23.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.43681, thr difference RMS: 1.3314
[14:38:23.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.16838, thr difference RMS: 1.43124
[14:38:23.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.84411, thr difference RMS: 1.31144
[14:38:23.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.14215, thr difference RMS: 1.67036
[14:38:23.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.155, thr difference RMS: 1.54074
[14:38:23.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.10944, thr difference RMS: 1.52395
[14:38:23.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.75045, thr difference RMS: 1.58512
[14:38:23.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.66429, thr difference RMS: 1.71602
[14:38:23.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.71282, thr difference RMS: 1.65817
[14:38:23.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.14737, thr difference RMS: 1.26068
[14:38:23.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.79241, thr difference RMS: 1.54698
[14:38:23.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.1878, thr difference RMS: 1.66497
[14:38:23.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.94183, thr difference RMS: 1.49674
[14:38:23.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.0554, thr difference RMS: 1.2256
[14:38:23.393] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:38:23.396] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2290 seconds
[14:38:23.396] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:38:24.102] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:38:24.102] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:38:24.105] <TB3>     INFO: ######################################################################
[14:38:24.105] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:38:24.105] <TB3>     INFO: ######################################################################
[14:38:24.105] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:24.105] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:38:24.105] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:24.106] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:38:24.116] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:38:24.116] <TB3>     INFO:     run 1 of 1
[14:38:24.117] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:24.459] <TB3>     INFO: Expecting 59072000 events.
[14:38:54.144] <TB3>     INFO: 1073200 events read in total (28970ms).
[14:39:22.720] <TB3>     INFO: 2141400 events read in total (57546ms).
[14:39:51.166] <TB3>     INFO: 3211000 events read in total (85992ms).
[14:40:20.251] <TB3>     INFO: 4282200 events read in total (115077ms).
[14:40:49.103] <TB3>     INFO: 5350800 events read in total (143929ms).
[14:41:17.626] <TB3>     INFO: 6420200 events read in total (172452ms).
[14:41:46.642] <TB3>     INFO: 7491800 events read in total (201468ms).
[14:42:15.124] <TB3>     INFO: 8560200 events read in total (229950ms).
[14:42:43.795] <TB3>     INFO: 9629800 events read in total (258621ms).
[14:43:12.905] <TB3>     INFO: 10701400 events read in total (287731ms).
[14:43:41.450] <TB3>     INFO: 11770200 events read in total (316276ms).
[14:44:10.274] <TB3>     INFO: 12841400 events read in total (345100ms).
[14:44:39.061] <TB3>     INFO: 13911400 events read in total (373887ms).
[14:45:07.751] <TB3>     INFO: 14979600 events read in total (402577ms).
[14:45:36.583] <TB3>     INFO: 16050200 events read in total (431409ms).
[14:46:05.407] <TB3>     INFO: 17120600 events read in total (460233ms).
[14:46:34.156] <TB3>     INFO: 18189000 events read in total (488982ms).
[14:47:02.910] <TB3>     INFO: 19260000 events read in total (517736ms).
[14:47:31.630] <TB3>     INFO: 20329800 events read in total (546456ms).
[14:48:00.366] <TB3>     INFO: 21398600 events read in total (575192ms).
[14:48:29.319] <TB3>     INFO: 22471600 events read in total (604145ms).
[14:48:58.318] <TB3>     INFO: 23540200 events read in total (633144ms).
[14:49:27.215] <TB3>     INFO: 24608600 events read in total (662041ms).
[14:49:56.133] <TB3>     INFO: 25680600 events read in total (690959ms).
[14:50:25.080] <TB3>     INFO: 26749600 events read in total (719906ms).
[14:50:53.988] <TB3>     INFO: 27818800 events read in total (748814ms).
[14:51:23.023] <TB3>     INFO: 28890800 events read in total (777849ms).
[14:51:51.899] <TB3>     INFO: 29958800 events read in total (806725ms).
[14:52:20.808] <TB3>     INFO: 31027400 events read in total (835634ms).
[14:52:49.701] <TB3>     INFO: 32099800 events read in total (864527ms).
[14:53:18.780] <TB3>     INFO: 33168600 events read in total (893606ms).
[14:53:47.758] <TB3>     INFO: 34236800 events read in total (922584ms).
[14:54:16.786] <TB3>     INFO: 35308600 events read in total (951612ms).
[14:54:45.812] <TB3>     INFO: 36377000 events read in total (980638ms).
[14:55:14.706] <TB3>     INFO: 37444600 events read in total (1009532ms).
[14:55:43.706] <TB3>     INFO: 38515600 events read in total (1038532ms).
[14:56:12.616] <TB3>     INFO: 39584800 events read in total (1067442ms).
[14:56:41.480] <TB3>     INFO: 40652600 events read in total (1096306ms).
[14:57:10.446] <TB3>     INFO: 41721600 events read in total (1125272ms).
[14:57:39.317] <TB3>     INFO: 42792200 events read in total (1154143ms).
[14:58:08.074] <TB3>     INFO: 43859800 events read in total (1182900ms).
[14:58:36.897] <TB3>     INFO: 44927800 events read in total (1211723ms).
[14:59:05.565] <TB3>     INFO: 45999200 events read in total (1240391ms).
[14:59:33.632] <TB3>     INFO: 47068200 events read in total (1268458ms).
[15:00:01.967] <TB3>     INFO: 48136000 events read in total (1296793ms).
[15:00:30.389] <TB3>     INFO: 49205400 events read in total (1325215ms).
[15:00:58.714] <TB3>     INFO: 50276200 events read in total (1353540ms).
[15:01:27.247] <TB3>     INFO: 51344000 events read in total (1382073ms).
[15:01:55.858] <TB3>     INFO: 52412000 events read in total (1410684ms).
[15:02:24.347] <TB3>     INFO: 53482800 events read in total (1439173ms).
[15:02:52.837] <TB3>     INFO: 54552200 events read in total (1467663ms).
[15:03:21.312] <TB3>     INFO: 55620400 events read in total (1496138ms).
[15:03:49.944] <TB3>     INFO: 56690000 events read in total (1524770ms).
[15:04:18.405] <TB3>     INFO: 57759800 events read in total (1553231ms).
[15:04:46.948] <TB3>     INFO: 58828400 events read in total (1581774ms).
[15:04:53.702] <TB3>     INFO: 59072000 events read in total (1588528ms).
[15:04:53.723] <TB3>     INFO: Test took 1589606ms.
[15:04:53.780] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:53.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:53.916] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:55.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:55.077] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:56.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:56.247] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:57.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:57.397] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:58.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:58.547] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:59.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:59.708] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:00.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:00.874] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:02.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:02.028] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:03.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:03.220] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:04.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:04.457] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:05.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:05.704] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:06.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:06.926] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:08.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:08.140] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:09.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:09.312] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:10.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:10.474] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:11.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:11.645] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:12.829] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494542848
[15:05:12.862] <TB3>     INFO: PixTestScurves::scurves() done 
[15:05:12.862] <TB3>     INFO: Vcal mean:  35.07  35.12  35.06  35.05  35.05  35.03  35.08  35.09  35.11  35.10  35.09  35.08  35.06  35.09  35.07  35.11 
[15:05:12.862] <TB3>     INFO: Vcal RMS:    0.64   0.69   0.65   0.65   1.38   0.67   0.64   0.69   0.68   0.74   0.65   0.61   0.72   0.70   0.66   0.74 
[15:05:12.862] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:05:12.939] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:05:12.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:05:12.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:05:12.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:05:12.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:05:12.940] <TB3>     INFO: ######################################################################
[15:05:12.940] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:05:12.940] <TB3>     INFO: ######################################################################
[15:05:12.943] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:05:13.286] <TB3>     INFO: Expecting 41600 events.
[15:05:17.372] <TB3>     INFO: 41600 events read in total (3362ms).
[15:05:17.373] <TB3>     INFO: Test took 4430ms.
[15:05:17.381] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:17.381] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:05:17.381] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 43, 37] has eff 1/10
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 43, 37]
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 28, 47] has eff 0/10
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 28, 47]
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 40, 47] has eff 0/10
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 40, 47]
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 45, 61] has eff 0/10
[15:05:17.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 45, 61]
[15:05:17.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:05:17.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:05:17.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:05:17.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:05:17.729] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:18.074] <TB3>     INFO: Expecting 41600 events.
[15:05:22.218] <TB3>     INFO: 41600 events read in total (3429ms).
[15:05:22.219] <TB3>     INFO: Test took 4490ms.
[15:05:22.227] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:22.227] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:05:22.227] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:05:22.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.873
[15:05:22.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.141
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.99
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.565
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.789
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.29
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 194
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.592
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:05:22.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.81
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 179
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.559
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.255
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 159
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.962
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 180
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.86
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.044
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.322
[15:05:22.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 185
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.895
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.124
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:05:22.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:05:22.325] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:22.673] <TB3>     INFO: Expecting 41600 events.
[15:05:26.824] <TB3>     INFO: 41600 events read in total (3436ms).
[15:05:26.825] <TB3>     INFO: Test took 4500ms.
[15:05:26.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:26.833] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:05:26.833] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:05:26.836] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:05:26.837] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 9
[15:05:26.837] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9999
[15:05:26.837] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 75
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0958
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 70
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9415
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [17 ,44] phvalue 83
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6334
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 81
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7536
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 76
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.8921
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 89
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5797
[15:05:26.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 75
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0501
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 76
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.445
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.3112
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 49
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0024
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 79
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0379
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 79
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.1488
[15:05:26.839] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 54
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6951
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 70
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4602
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,31] phvalue 77
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.9049
[15:05:26.840] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 52
[15:05:26.841] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[15:05:27.251] <TB3>     INFO: Expecting 2560 events.
[15:05:28.209] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:28.209] <TB3>     INFO: Test took 1368ms.
[15:05:28.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:28.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[15:05:28.717] <TB3>     INFO: Expecting 2560 events.
[15:05:29.675] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:29.676] <TB3>     INFO: Test took 1466ms.
[15:05:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:29.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 17, 44, 2 2
[15:05:30.183] <TB3>     INFO: Expecting 2560 events.
[15:05:31.141] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:31.142] <TB3>     INFO: Test took 1466ms.
[15:05:31.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:31.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 3 3
[15:05:31.649] <TB3>     INFO: Expecting 2560 events.
[15:05:32.606] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:32.606] <TB3>     INFO: Test took 1464ms.
[15:05:32.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:32.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[15:05:33.114] <TB3>     INFO: Expecting 2560 events.
[15:05:34.071] <TB3>     INFO: 2560 events read in total (241ms).
[15:05:34.072] <TB3>     INFO: Test took 1465ms.
[15:05:34.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:34.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:05:34.580] <TB3>     INFO: Expecting 2560 events.
[15:05:35.539] <TB3>     INFO: 2560 events read in total (245ms).
[15:05:35.539] <TB3>     INFO: Test took 1466ms.
[15:05:35.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:35.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[15:05:36.047] <TB3>     INFO: Expecting 2560 events.
[15:05:37.005] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:37.005] <TB3>     INFO: Test took 1466ms.
[15:05:37.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:37.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 7 7
[15:05:37.513] <TB3>     INFO: Expecting 2560 events.
[15:05:38.471] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:38.471] <TB3>     INFO: Test took 1466ms.
[15:05:38.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:38.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:05:38.979] <TB3>     INFO: Expecting 2560 events.
[15:05:39.938] <TB3>     INFO: 2560 events read in total (244ms).
[15:05:39.938] <TB3>     INFO: Test took 1468ms.
[15:05:39.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:39.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 9 9
[15:05:40.446] <TB3>     INFO: Expecting 2560 events.
[15:05:41.405] <TB3>     INFO: 2560 events read in total (244ms).
[15:05:41.405] <TB3>     INFO: Test took 1465ms.
[15:05:41.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:41.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[15:05:41.913] <TB3>     INFO: Expecting 2560 events.
[15:05:42.869] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:42.870] <TB3>     INFO: Test took 1464ms.
[15:05:42.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:42.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 11 11
[15:05:43.378] <TB3>     INFO: Expecting 2560 events.
[15:05:44.337] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:44.338] <TB3>     INFO: Test took 1468ms.
[15:05:44.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:44.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 12 12
[15:05:44.845] <TB3>     INFO: Expecting 2560 events.
[15:05:45.803] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:45.803] <TB3>     INFO: Test took 1464ms.
[15:05:45.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:45.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 13 13
[15:05:46.311] <TB3>     INFO: Expecting 2560 events.
[15:05:47.268] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:47.269] <TB3>     INFO: Test took 1465ms.
[15:05:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 31, 14 14
[15:05:47.777] <TB3>     INFO: Expecting 2560 events.
[15:05:48.735] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:48.735] <TB3>     INFO: Test took 1466ms.
[15:05:48.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:48.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 15 15
[15:05:49.243] <TB3>     INFO: Expecting 2560 events.
[15:05:50.201] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:50.201] <TB3>     INFO: Test took 1465ms.
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:05:50.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:05:50.204] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:50.710] <TB3>     INFO: Expecting 655360 events.
[15:06:02.421] <TB3>     INFO: 655360 events read in total (10996ms).
[15:06:02.432] <TB3>     INFO: Expecting 655360 events.
[15:06:14.014] <TB3>     INFO: 655360 events read in total (11012ms).
[15:06:14.031] <TB3>     INFO: Expecting 655360 events.
[15:06:25.589] <TB3>     INFO: 655360 events read in total (10994ms).
[15:06:25.611] <TB3>     INFO: Expecting 655360 events.
[15:06:37.238] <TB3>     INFO: 655360 events read in total (11068ms).
[15:06:37.261] <TB3>     INFO: Expecting 655360 events.
[15:06:48.773] <TB3>     INFO: 655360 events read in total (10955ms).
[15:06:48.801] <TB3>     INFO: Expecting 655360 events.
[15:07:00.314] <TB3>     INFO: 655360 events read in total (10960ms).
[15:07:00.346] <TB3>     INFO: Expecting 655360 events.
[15:07:11.934] <TB3>     INFO: 655360 events read in total (11042ms).
[15:07:11.971] <TB3>     INFO: Expecting 655360 events.
[15:07:23.561] <TB3>     INFO: 655360 events read in total (11051ms).
[15:07:23.602] <TB3>     INFO: Expecting 655360 events.
[15:07:35.314] <TB3>     INFO: 655360 events read in total (11174ms).
[15:07:35.360] <TB3>     INFO: Expecting 655360 events.
[15:07:46.897] <TB3>     INFO: 655360 events read in total (11003ms).
[15:07:46.949] <TB3>     INFO: Expecting 655360 events.
[15:07:58.550] <TB3>     INFO: 655360 events read in total (11075ms).
[15:07:58.604] <TB3>     INFO: Expecting 655360 events.
[15:08:10.208] <TB3>     INFO: 655360 events read in total (11077ms).
[15:08:10.266] <TB3>     INFO: Expecting 655360 events.
[15:08:21.864] <TB3>     INFO: 655360 events read in total (11071ms).
[15:08:21.925] <TB3>     INFO: Expecting 655360 events.
[15:08:33.608] <TB3>     INFO: 655360 events read in total (11156ms).
[15:08:33.675] <TB3>     INFO: Expecting 655360 events.
[15:08:45.248] <TB3>     INFO: 655360 events read in total (11046ms).
[15:08:45.321] <TB3>     INFO: Expecting 655360 events.
[15:08:56.927] <TB3>     INFO: 655360 events read in total (11079ms).
[15:08:56.002] <TB3>     INFO: Test took 186798ms.
[15:08:57.096] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:57.403] <TB3>     INFO: Expecting 655360 events.
[15:09:09.151] <TB3>     INFO: 655360 events read in total (11033ms).
[15:09:09.162] <TB3>     INFO: Expecting 655360 events.
[15:09:20.594] <TB3>     INFO: 655360 events read in total (10872ms).
[15:09:20.614] <TB3>     INFO: Expecting 655360 events.
[15:09:31.970] <TB3>     INFO: 655360 events read in total (10798ms).
[15:09:31.990] <TB3>     INFO: Expecting 655360 events.
[15:09:43.388] <TB3>     INFO: 655360 events read in total (10843ms).
[15:09:43.412] <TB3>     INFO: Expecting 655360 events.
[15:09:54.763] <TB3>     INFO: 655360 events read in total (10797ms).
[15:09:54.791] <TB3>     INFO: Expecting 655360 events.
[15:10:06.091] <TB3>     INFO: 655360 events read in total (10748ms).
[15:10:06.123] <TB3>     INFO: Expecting 655360 events.
[15:10:17.413] <TB3>     INFO: 655360 events read in total (10742ms).
[15:10:17.451] <TB3>     INFO: Expecting 655360 events.
[15:10:29.090] <TB3>     INFO: 655360 events read in total (11103ms).
[15:10:29.131] <TB3>     INFO: Expecting 655360 events.
[15:10:40.762] <TB3>     INFO: 655360 events read in total (11101ms).
[15:10:40.808] <TB3>     INFO: Expecting 655360 events.
[15:10:52.388] <TB3>     INFO: 655360 events read in total (11053ms).
[15:10:52.436] <TB3>     INFO: Expecting 655360 events.
[15:11:03.746] <TB3>     INFO: 655360 events read in total (10777ms).
[15:11:03.800] <TB3>     INFO: Expecting 655360 events.
[15:11:15.385] <TB3>     INFO: 655360 events read in total (11057ms).
[15:11:15.463] <TB3>     INFO: Expecting 655360 events.
[15:11:27.108] <TB3>     INFO: 655360 events read in total (11105ms).
[15:11:27.171] <TB3>     INFO: Expecting 655360 events.
[15:11:38.871] <TB3>     INFO: 655360 events read in total (11174ms).
[15:11:38.938] <TB3>     INFO: Expecting 655360 events.
[15:11:50.600] <TB3>     INFO: 655360 events read in total (11136ms).
[15:11:50.670] <TB3>     INFO: Expecting 655360 events.
[15:12:02.325] <TB3>     INFO: 655360 events read in total (11128ms).
[15:12:02.399] <TB3>     INFO: Test took 185303ms.
[15:12:02.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:12:02.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:12:02.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:12:02.578] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:12:02.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:12:02.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:12:02.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.581] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:12:02.581] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.581] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:12:02.581] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:12:02.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:12:02.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:12:02.583] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:02.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:12:02.584] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.591] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.598] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:12:02.605] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:12:02.612] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:12:02.618] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:12:02.625] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.632] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:12:02.638] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.645] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.652] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.659] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.666] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.673] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.679] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:12:02.686] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:12:02.693] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:12:02.700] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:12:02.707] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:12:02.714] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:12:02.721] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:12:02.728] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.734] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.741] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.748] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.755] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.762] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.768] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:02.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:12:02.810] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:02.810] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:02.810] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:02.811] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:02.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:02.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:02.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:02.812] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:03.158] <TB3>     INFO: Expecting 41600 events.
[15:12:06.990] <TB3>     INFO: 41600 events read in total (3117ms).
[15:12:06.990] <TB3>     INFO: Test took 4174ms.
[15:12:07.644] <TB3>     INFO: Expecting 41600 events.
[15:12:11.478] <TB3>     INFO: 41600 events read in total (3119ms).
[15:12:11.479] <TB3>     INFO: Test took 4180ms.
[15:12:12.133] <TB3>     INFO: Expecting 41600 events.
[15:12:15.972] <TB3>     INFO: 41600 events read in total (3124ms).
[15:12:15.973] <TB3>     INFO: Test took 4186ms.
[15:12:16.281] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:16.413] <TB3>     INFO: Expecting 2560 events.
[15:12:17.369] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:17.370] <TB3>     INFO: Test took 1089ms.
[15:12:17.372] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:17.878] <TB3>     INFO: Expecting 2560 events.
[15:12:18.836] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:18.836] <TB3>     INFO: Test took 1464ms.
[15:12:18.838] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:19.344] <TB3>     INFO: Expecting 2560 events.
[15:12:20.305] <TB3>     INFO: 2560 events read in total (246ms).
[15:12:20.305] <TB3>     INFO: Test took 1468ms.
[15:12:20.307] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:20.813] <TB3>     INFO: Expecting 2560 events.
[15:12:21.770] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:21.770] <TB3>     INFO: Test took 1463ms.
[15:12:21.772] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:22.279] <TB3>     INFO: Expecting 2560 events.
[15:12:23.235] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:23.235] <TB3>     INFO: Test took 1463ms.
[15:12:23.237] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:23.745] <TB3>     INFO: Expecting 2560 events.
[15:12:24.713] <TB3>     INFO: 2560 events read in total (253ms).
[15:12:24.713] <TB3>     INFO: Test took 1476ms.
[15:12:24.715] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:25.222] <TB3>     INFO: Expecting 2560 events.
[15:12:26.180] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:26.181] <TB3>     INFO: Test took 1466ms.
[15:12:26.184] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:26.690] <TB3>     INFO: Expecting 2560 events.
[15:12:27.649] <TB3>     INFO: 2560 events read in total (245ms).
[15:12:27.649] <TB3>     INFO: Test took 1465ms.
[15:12:27.651] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:28.158] <TB3>     INFO: Expecting 2560 events.
[15:12:29.114] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:29.114] <TB3>     INFO: Test took 1463ms.
[15:12:29.116] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:29.623] <TB3>     INFO: Expecting 2560 events.
[15:12:30.581] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:30.582] <TB3>     INFO: Test took 1466ms.
[15:12:30.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:31.090] <TB3>     INFO: Expecting 2560 events.
[15:12:32.048] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:32.048] <TB3>     INFO: Test took 1464ms.
[15:12:32.050] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:32.557] <TB3>     INFO: Expecting 2560 events.
[15:12:33.515] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:33.516] <TB3>     INFO: Test took 1466ms.
[15:12:33.518] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:34.024] <TB3>     INFO: Expecting 2560 events.
[15:12:34.980] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:34.980] <TB3>     INFO: Test took 1462ms.
[15:12:34.982] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:35.489] <TB3>     INFO: Expecting 2560 events.
[15:12:36.448] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:36.449] <TB3>     INFO: Test took 1467ms.
[15:12:36.451] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:36.958] <TB3>     INFO: Expecting 2560 events.
[15:12:37.918] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:37.918] <TB3>     INFO: Test took 1467ms.
[15:12:37.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:38.426] <TB3>     INFO: Expecting 2560 events.
[15:12:39.383] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:39.383] <TB3>     INFO: Test took 1463ms.
[15:12:39.385] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:39.892] <TB3>     INFO: Expecting 2560 events.
[15:12:40.849] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:40.849] <TB3>     INFO: Test took 1464ms.
[15:12:40.851] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:41.357] <TB3>     INFO: Expecting 2560 events.
[15:12:42.314] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:42.315] <TB3>     INFO: Test took 1464ms.
[15:12:42.317] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:42.843] <TB3>     INFO: Expecting 2560 events.
[15:12:43.800] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:43.800] <TB3>     INFO: Test took 1483ms.
[15:12:43.802] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:44.308] <TB3>     INFO: Expecting 2560 events.
[15:12:45.266] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:45.266] <TB3>     INFO: Test took 1464ms.
[15:12:45.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:45.774] <TB3>     INFO: Expecting 2560 events.
[15:12:46.732] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:46.732] <TB3>     INFO: Test took 1464ms.
[15:12:46.734] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:47.270] <TB3>     INFO: Expecting 2560 events.
[15:12:48.226] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:48.226] <TB3>     INFO: Test took 1492ms.
[15:12:48.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:48.735] <TB3>     INFO: Expecting 2560 events.
[15:12:49.691] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:49.691] <TB3>     INFO: Test took 1462ms.
[15:12:49.693] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:50.200] <TB3>     INFO: Expecting 2560 events.
[15:12:51.160] <TB3>     INFO: 2560 events read in total (245ms).
[15:12:51.160] <TB3>     INFO: Test took 1467ms.
[15:12:51.162] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:51.668] <TB3>     INFO: Expecting 2560 events.
[15:12:52.625] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:52.626] <TB3>     INFO: Test took 1464ms.
[15:12:52.628] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:53.134] <TB3>     INFO: Expecting 2560 events.
[15:12:54.090] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:54.090] <TB3>     INFO: Test took 1462ms.
[15:12:54.092] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:54.598] <TB3>     INFO: Expecting 2560 events.
[15:12:55.555] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:55.556] <TB3>     INFO: Test took 1464ms.
[15:12:55.558] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:56.064] <TB3>     INFO: Expecting 2560 events.
[15:12:57.020] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:57.020] <TB3>     INFO: Test took 1462ms.
[15:12:57.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:57.529] <TB3>     INFO: Expecting 2560 events.
[15:12:58.487] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:58.488] <TB3>     INFO: Test took 1466ms.
[15:12:58.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:58.996] <TB3>     INFO: Expecting 2560 events.
[15:12:59.953] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:59.953] <TB3>     INFO: Test took 1463ms.
[15:12:59.955] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:00.462] <TB3>     INFO: Expecting 2560 events.
[15:13:01.418] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:01.418] <TB3>     INFO: Test took 1463ms.
[15:13:01.420] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:01.927] <TB3>     INFO: Expecting 2560 events.
[15:13:02.887] <TB3>     INFO: 2560 events read in total (245ms).
[15:13:02.888] <TB3>     INFO: Test took 1468ms.
[15:13:03.911] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:13:03.911] <TB3>     INFO: PH scale (per ROC):    81  80  80  80  74  82  79  78  82  77  77  80  84  82  72  77
[15:13:03.911] <TB3>     INFO: PH offset (per ROC):  173 177 166 165 176 159 173 174 176 197 172 167 188 175 175 192
[15:13:04.083] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:13:04.086] <TB3>     INFO: ######################################################################
[15:13:04.086] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:13:04.086] <TB3>     INFO: ######################################################################
[15:13:04.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:13:04.097] <TB3>     INFO: scanning low vcal = 10
[15:13:04.440] <TB3>     INFO: Expecting 41600 events.
[15:13:08.164] <TB3>     INFO: 41600 events read in total (3009ms).
[15:13:08.164] <TB3>     INFO: Test took 4068ms.
[15:13:08.166] <TB3>     INFO: scanning low vcal = 20
[15:13:08.674] <TB3>     INFO: Expecting 41600 events.
[15:13:12.392] <TB3>     INFO: 41600 events read in total (3003ms).
[15:13:12.393] <TB3>     INFO: Test took 4227ms.
[15:13:12.395] <TB3>     INFO: scanning low vcal = 30
[15:13:12.901] <TB3>     INFO: Expecting 41600 events.
[15:13:16.627] <TB3>     INFO: 41600 events read in total (3012ms).
[15:13:16.627] <TB3>     INFO: Test took 4232ms.
[15:13:16.629] <TB3>     INFO: scanning low vcal = 40
[15:13:17.133] <TB3>     INFO: Expecting 41600 events.
[15:13:21.384] <TB3>     INFO: 41600 events read in total (3536ms).
[15:13:21.385] <TB3>     INFO: Test took 4756ms.
[15:13:21.388] <TB3>     INFO: scanning low vcal = 50
[15:13:21.813] <TB3>     INFO: Expecting 41600 events.
[15:13:26.080] <TB3>     INFO: 41600 events read in total (3552ms).
[15:13:26.081] <TB3>     INFO: Test took 4693ms.
[15:13:26.084] <TB3>     INFO: scanning low vcal = 60
[15:13:26.507] <TB3>     INFO: Expecting 41600 events.
[15:13:30.772] <TB3>     INFO: 41600 events read in total (3550ms).
[15:13:30.772] <TB3>     INFO: Test took 4688ms.
[15:13:30.776] <TB3>     INFO: scanning low vcal = 70
[15:13:31.198] <TB3>     INFO: Expecting 41600 events.
[15:13:35.463] <TB3>     INFO: 41600 events read in total (3550ms).
[15:13:35.464] <TB3>     INFO: Test took 4688ms.
[15:13:35.467] <TB3>     INFO: scanning low vcal = 80
[15:13:35.888] <TB3>     INFO: Expecting 41600 events.
[15:13:40.165] <TB3>     INFO: 41600 events read in total (3562ms).
[15:13:40.165] <TB3>     INFO: Test took 4698ms.
[15:13:40.168] <TB3>     INFO: scanning low vcal = 90
[15:13:40.588] <TB3>     INFO: Expecting 41600 events.
[15:13:44.862] <TB3>     INFO: 41600 events read in total (3559ms).
[15:13:44.862] <TB3>     INFO: Test took 4694ms.
[15:13:44.866] <TB3>     INFO: scanning low vcal = 100
[15:13:45.289] <TB3>     INFO: Expecting 41600 events.
[15:13:49.693] <TB3>     INFO: 41600 events read in total (3689ms).
[15:13:49.694] <TB3>     INFO: Test took 4828ms.
[15:13:49.697] <TB3>     INFO: scanning low vcal = 110
[15:13:50.118] <TB3>     INFO: Expecting 41600 events.
[15:13:54.391] <TB3>     INFO: 41600 events read in total (3558ms).
[15:13:54.391] <TB3>     INFO: Test took 4694ms.
[15:13:54.394] <TB3>     INFO: scanning low vcal = 120
[15:13:54.816] <TB3>     INFO: Expecting 41600 events.
[15:13:59.089] <TB3>     INFO: 41600 events read in total (3559ms).
[15:13:59.090] <TB3>     INFO: Test took 4696ms.
[15:13:59.092] <TB3>     INFO: scanning low vcal = 130
[15:13:59.516] <TB3>     INFO: Expecting 41600 events.
[15:14:03.779] <TB3>     INFO: 41600 events read in total (3548ms).
[15:14:03.780] <TB3>     INFO: Test took 4688ms.
[15:14:03.783] <TB3>     INFO: scanning low vcal = 140
[15:14:04.206] <TB3>     INFO: Expecting 41600 events.
[15:14:08.490] <TB3>     INFO: 41600 events read in total (3569ms).
[15:14:08.490] <TB3>     INFO: Test took 4707ms.
[15:14:08.493] <TB3>     INFO: scanning low vcal = 150
[15:14:08.915] <TB3>     INFO: Expecting 41600 events.
[15:14:13.192] <TB3>     INFO: 41600 events read in total (3562ms).
[15:14:13.193] <TB3>     INFO: Test took 4700ms.
[15:14:13.196] <TB3>     INFO: scanning low vcal = 160
[15:14:13.617] <TB3>     INFO: Expecting 41600 events.
[15:14:17.887] <TB3>     INFO: 41600 events read in total (3555ms).
[15:14:17.888] <TB3>     INFO: Test took 4692ms.
[15:14:17.891] <TB3>     INFO: scanning low vcal = 170
[15:14:18.314] <TB3>     INFO: Expecting 41600 events.
[15:14:22.580] <TB3>     INFO: 41600 events read in total (3551ms).
[15:14:22.581] <TB3>     INFO: Test took 4690ms.
[15:14:22.585] <TB3>     INFO: scanning low vcal = 180
[15:14:23.005] <TB3>     INFO: Expecting 41600 events.
[15:14:27.275] <TB3>     INFO: 41600 events read in total (3555ms).
[15:14:27.275] <TB3>     INFO: Test took 4690ms.
[15:14:27.278] <TB3>     INFO: scanning low vcal = 190
[15:14:27.699] <TB3>     INFO: Expecting 41600 events.
[15:14:31.969] <TB3>     INFO: 41600 events read in total (3555ms).
[15:14:31.970] <TB3>     INFO: Test took 4692ms.
[15:14:31.973] <TB3>     INFO: scanning low vcal = 200
[15:14:32.394] <TB3>     INFO: Expecting 41600 events.
[15:14:36.669] <TB3>     INFO: 41600 events read in total (3560ms).
[15:14:36.670] <TB3>     INFO: Test took 4697ms.
[15:14:36.673] <TB3>     INFO: scanning low vcal = 210
[15:14:37.096] <TB3>     INFO: Expecting 41600 events.
[15:14:41.364] <TB3>     INFO: 41600 events read in total (3553ms).
[15:14:41.364] <TB3>     INFO: Test took 4691ms.
[15:14:41.367] <TB3>     INFO: scanning low vcal = 220
[15:14:41.788] <TB3>     INFO: Expecting 41600 events.
[15:14:46.045] <TB3>     INFO: 41600 events read in total (3542ms).
[15:14:46.045] <TB3>     INFO: Test took 4678ms.
[15:14:46.048] <TB3>     INFO: scanning low vcal = 230
[15:14:46.488] <TB3>     INFO: Expecting 41600 events.
[15:14:50.748] <TB3>     INFO: 41600 events read in total (3545ms).
[15:14:50.748] <TB3>     INFO: Test took 4700ms.
[15:14:50.751] <TB3>     INFO: scanning low vcal = 240
[15:14:51.185] <TB3>     INFO: Expecting 41600 events.
[15:14:55.447] <TB3>     INFO: 41600 events read in total (3547ms).
[15:14:55.447] <TB3>     INFO: Test took 4696ms.
[15:14:55.450] <TB3>     INFO: scanning low vcal = 250
[15:14:55.872] <TB3>     INFO: Expecting 41600 events.
[15:15:00.125] <TB3>     INFO: 41600 events read in total (3538ms).
[15:15:00.126] <TB3>     INFO: Test took 4676ms.
[15:15:00.130] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:15:00.553] <TB3>     INFO: Expecting 41600 events.
[15:15:04.833] <TB3>     INFO: 41600 events read in total (3565ms).
[15:15:04.833] <TB3>     INFO: Test took 4703ms.
[15:15:04.836] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:15:05.258] <TB3>     INFO: Expecting 41600 events.
[15:15:09.509] <TB3>     INFO: 41600 events read in total (3536ms).
[15:15:09.510] <TB3>     INFO: Test took 4674ms.
[15:15:09.513] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:15:09.935] <TB3>     INFO: Expecting 41600 events.
[15:15:14.214] <TB3>     INFO: 41600 events read in total (3564ms).
[15:15:14.214] <TB3>     INFO: Test took 4700ms.
[15:15:14.217] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:15:14.634] <TB3>     INFO: Expecting 41600 events.
[15:15:18.919] <TB3>     INFO: 41600 events read in total (3570ms).
[15:15:18.920] <TB3>     INFO: Test took 4703ms.
[15:15:18.923] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:15:19.347] <TB3>     INFO: Expecting 41600 events.
[15:15:23.624] <TB3>     INFO: 41600 events read in total (3563ms).
[15:15:23.624] <TB3>     INFO: Test took 4701ms.
[15:15:24.169] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:15:24.172] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:15:24.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:15:24.174] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:15:24.174] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:15:24.174] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:15:24.174] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:16:03.036] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:16:03.036] <TB3>     INFO: non-linearity mean:  0.959 0.969 0.961 0.966 0.964 0.962 0.962 0.955 0.972 0.965 0.962 0.955 0.967 0.962 0.951 0.960
[15:16:03.036] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.004 0.006 0.007 0.005 0.005 0.007 0.003 0.005 0.007 0.005 0.005 0.006 0.007 0.006
[15:16:03.036] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:16:03.059] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:16:03.082] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:16:03.104] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:16:03.127] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:16:03.150] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:16:03.172] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:16:03.195] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:16:03.217] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:16:03.240] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:16:03.263] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:16:03.286] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:16:03.309] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:16:03.331] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:16:03.354] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:16:03.376] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-40_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:16:03.399] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:16:03.399] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:16:03.406] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:16:03.406] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:16:03.409] <TB3>     INFO: ######################################################################
[15:16:03.409] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:16:03.409] <TB3>     INFO: ######################################################################
[15:16:03.412] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:16:03.421] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:03.421] <TB3>     INFO:     run 1 of 1
[15:16:03.421] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:03.764] <TB3>     INFO: Expecting 3120000 events.
[15:16:53.289] <TB3>     INFO: 1232025 events read in total (48810ms).
[15:17:42.197] <TB3>     INFO: 2457550 events read in total (97718ms).
[15:18:08.663] <TB3>     INFO: 3120000 events read in total (124184ms).
[15:18:08.704] <TB3>     INFO: Test took 125283ms.
[15:18:08.783] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:08.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:10.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:11.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:13.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:14.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:16.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:18.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:19.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:21.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:22.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:23.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:25.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:27.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:28.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:30.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:31.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:32.988] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426991616
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4552, RMS = 1.61021
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0851, RMS = 1.28173
[15:18:33.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1146, RMS = 1.31995
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7509, RMS = 1.7997
[15:18:33.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5693, RMS = 1.58731
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.658, RMS = 2.16496
[15:18:33.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6225, RMS = 1.38746
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9836, RMS = 1.43697
[15:18:33.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3014, RMS = 2.87161
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6162, RMS = 2.14929
[15:18:33.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8783, RMS = 1.63468
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5123, RMS = 1.74338
[15:18:33.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6439, RMS = 1.37681
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8925, RMS = 1.50251
[15:18:33.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0366, RMS = 1.2589
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5049, RMS = 1.92037
[15:18:33.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1513, RMS = 1.13239
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4073, RMS = 1.29237
[15:18:33.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0002, RMS = 1.84887
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5052, RMS = 1.30613
[15:18:33.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0581, RMS = 1.68281
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6084, RMS = 1.80653
[15:18:33.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0853, RMS = 0.975677
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6908, RMS = 1.13443
[15:18:33.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6213, RMS = 1.49995
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7744, RMS = 1.36057
[15:18:33.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:33.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:18:33.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6193, RMS = 1.65489
[15:18:33.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:18:33.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:18:33.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7438, RMS = 1.45505
[15:18:33.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7044, RMS = 1.62881
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5472, RMS = 1.98785
[15:18:33.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2978, RMS = 2.43319
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2556, RMS = 2.42978
[15:18:33.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:18:33.042] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 149 seconds
[15:18:33.042] <TB3>     INFO: number of dead bumps (per ROC):     0   13    0    1    1    0    0    1    2    0    2    1    1    0    0    0
[15:18:33.042] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:18:33.138] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:18:33.138] <TB3>     INFO: enter test to run
[15:18:33.138] <TB3>     INFO:   test:  no parameter change
[15:18:33.139] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:18:33.140] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:18:33.140] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:18:33.140] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:18:33.647] <TB3>    QUIET: Connection to board 24 closed.
[15:18:33.650] <TB3>     INFO: pXar: this is the end, my friend
[15:18:33.651] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
