{:input (genetic.crossover/dumb-crossover 1996381986 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif") (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_3, \\wire:missing_edge , \\wire4_:missing , wire5_38, wire8_46, \\wire10_:missing , wire11_25, wire12_28, wire14_20, wire15_20, wire16_45, wire17_48, wire18_52);\n  wire \\:missing_edge ;\n  output wire0_3;\n  wire wire0_3;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  output wire11_25;\n  wire wire11_25;\n  output wire12_28;\n  wire wire12_28;\n  output wire14_20;\n  wire wire14_20;\n  output wire15_20;\n  wire wire15_20;\n  output wire16_45;\n  wire wire16_45;\n  output wire17_48;\n  wire wire17_48;\n  output wire18_52;\n  wire wire18_52;\n  wire wire19;\n  wire wire2;\n  wire wire20_26;\n  wire \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  wire wire21_27;\n  wire wire21_29;\n  wire wire23_47;\n  wire wire23_49;\n  wire wire24_39;\n  wire wire27_28;\n  wire wire31_32;\n  wire wire32;\n  wire wire32_3;\n  wire wire32_33;\n  wire wire32_40;\n  wire wire32_41;\n  wire wire32_45;\n  wire wire32_49;\n  wire wire32_51;\n  wire wire32_53;\n  wire \\wire40_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire wire51_52;\n  wire wire53_54;\n  input wire5_38;\n  wire wire5_38;\n  input wire8_46;\n  wire wire8_46;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_54 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_20  = 4'h8 >> { wire20_26, \\wire:missing_edge  };\n  assign wire21_27 = 4'h8 >> { wire21_29, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire23_47 = 4'h8 >> { \\wire:missing_edge , wire23_49 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_39, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire2 = 1'h1;\n  assign wire19 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_54  = wire53_54;\n  assign wire53_54 = wire32_53;\n  assign wire18_52 = wire51_52;\n  assign wire51_52 = wire32_51;\n  assign \\wire:missing_edge  = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign wire23_49 = wire32_49;\n  assign wire17_48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_47;\n  assign \\wire:missing_edge  = wire8_46;\n  assign wire16_45 = wire32_45;\n  assign \\wire:missing_44  = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign \\wire:missing_43  = \\wire:missing_edge ;\n  assign \\wire:missing_42  = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign \\wire:missing_41  = wire32_41;\n  assign \\wire40_:missing  = wire32_40;\n  assign wire24_39 = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign \\wire:missing_edge  = wire5_38;\n  assign \\wire:missing_37  = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign \\wire:missing_36  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_34  = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign \\wire:missing_33  = wire32_33;\n  assign wire32 = wire31_32;\n  assign wire31_32 = \\wire:missing_edge ;\n  assign \\wire:missing_30  = \\wire:missing_edge ;\n  assign wire21_29 = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign wire12_28 = wire27_28;\n  assign wire27_28 = wire21_27;\n  assign wire20_26 = \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  assign wire11_25 = \\wire:missing_edge ;\n  assign wire0_3 = wire32_3;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/928D3A49.v:3.1-105.10\" *)\nmodule postsynth(wire0_3, \\wire:missing_edge , \\wire4_:missing , wire5_38, wire8_46, \\wire10_:missing , wire11_25, wire12_28, wire14_20, wire15_20, wire16_45, wire17_48, wire18_52);\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:5.10-5.17\" *)\n  output wire0_3;\n  wire wire0_3;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:7.9-7.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:9.10-9.19\" *)\n  output wire11_25;\n  wire wire11_25;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:11.10-11.19\" *)\n  output wire12_28;\n  wire wire12_28;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:13.10-13.19\" *)\n  output wire14_20;\n  wire wire14_20;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:15.10-15.19\" *)\n  output wire15_20;\n  wire wire15_20;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:17.10-17.19\" *)\n  output wire16_45;\n  wire wire16_45;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:19.10-19.19\" *)\n  output wire17_48;\n  wire wire17_48;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:21.10-21.19\" *)\n  output wire18_52;\n  wire wire18_52;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:23.8-23.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:24.8-24.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:25.8-25.17\" *)\n  wire wire20_26;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:26.8-26.48\" *)\n  wire \\wire20_39_50_29_44_34_:missing_26_42_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:27.8-27.17\" *)\n  wire wire21_27;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:28.8-28.17\" *)\n  wire wire21_29;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:29.8-29.17\" *)\n  wire wire23_47;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:31.8-31.17\" *)\n  wire wire24_39;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:32.8-32.17\" *)\n  wire wire27_28;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:33.8-33.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:34.8-34.14\" *)\n  wire wire32;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:35.8-35.16\" *)\n  wire wire32_3;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:39.8-39.17\" *)\n  wire wire32_45;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:41.8-41.17\" *)\n  wire wire32_51;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:44.9-44.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:46.8-46.17\" *)\n  wire wire51_52;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:48.9-48.17\" *)\n  input wire5_38;\n  wire wire5_38;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:50.9-50.17\" *)\n  input wire8_46;\n  wire wire8_46;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:52.8-52.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:53.8-53.24\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:55.8-55.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:56.8-56.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:57.8-57.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:59.8-59.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:60.8-60.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:61.8-61.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/928D3A49.v:63.9-63.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_3 = 1'hx;\n  assign wire11_25 = 1'h0;\n  assign wire12_28 = 1'h0;\n  assign wire14_20 = 1'hx;\n  assign wire15_20 = 1'hx;\n  assign wire16_45 = 1'hx;\n  assign wire17_48 = 1'h0;\n  assign wire18_52 = 1'hx;\n  assign wire19 = 1'h1;\n  assign wire2 = 1'h1;\n  assign wire20_26 = 1'h0;\n  assign \\wire20_39_50_29_44_34_:missing_26_42_37  = 1'h0;\n  assign wire21_27 = 1'h0;\n  assign wire21_29 = 1'h0;\n  assign wire23_47 = 1'h0;\n  assign wire24_39 = 1'h0;\n  assign wire27_28 = 1'h0;\n  assign wire31_32 = 1'h0;\n  assign wire32 = 1'h0;\n  assign wire32_3 = 1'hx;\n  assign wire32_45 = 1'hx;\n  assign wire32_51 = 1'hx;\n  assign wire51_52 = 1'hx;\n  assign wire5_38 = 1'h0;\n  assign wire8_46 = 1'h0;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_30  = 1'h0;\n  assign \\wire:missing_34  = 1'h0;\n  assign \\wire:missing_36  = 1'h0;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_44  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_/src/top.v'.\nSBY 23:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] Copy '/tmp/fuzzmount745B5940/928D3A49.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_/src/928D3A49.v'.\nSBY 23:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] Copy '/tmp/fuzzmount745B5940/928D3A49.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_/src/928D3A49.post.v'.\nSBY 23:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: abc pdr\nSBY 23:42:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: /tmp/fuzzmount745B5940/top.v:29: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/928D3A49.v:68$68_Y [0] between cell $shr$/tmp/fuzzmount745B5940/928D3A49.v:68$68.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire presynth.\\wire18_52 is used but has no driver.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire presynth.\\wire16_45 is used but has no driver.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire presynth.\\wire15_20 is used but has no driver.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire presynth.\\wire14_20 is used but has no driver.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire presynth.\\wire0_3 is used but has no driver.\nSBY 23:42:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:42:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] base: finished (returncode=0)\nSBY 23:42:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire presynth.\\wire18_52 is used but has no driver.\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire presynth.\\wire16_45 is used but has no driver.\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire presynth.\\wire15_20 is used but has no driver.\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire presynth.\\wire14_20 is used but has no driver.\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire presynth.\\wire0_3 is used but has no driver.\nSBY 23:42:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:42:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] aig: finished (returncode=0)\nSBY 23:42:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:42:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: Warning: The network has no constraints.\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: finished (returncode=0)\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] engine_0: Status returned by engine: FAIL\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_'.\nSBY 23:42:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjn0n2po_] DONE (FAIL, rc=2)\n", :err ""}}}