// Seed: 2818629040
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1),
      .id_1(id_3),
      .id_2(1 == id_1),
      .id_3((1)),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8((1'b0)),
      .id_9(1),
      .id_10(id_3),
      .id_11(id_2),
      .id_12(id_1 + 1 / 1),
      .id_13(id_1)
  );
  assign id_2 = 1 == id_2;
endmodule
module module_1 (
    input tri0 id_0
);
  always begin
    id_2 <= id_0 & 1;
    if (id_0) id_2 = 1;
  end
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3
  );
  wire id_4;
endmodule
