// Seed: 1631078734
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1
);
  wire id_3;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin
    {1} += 1;
    assume (1 | id_3);
  end
  module_0(
      id_1, id_1
  );
endmodule
