INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:18:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 buffer15/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            load0/data_tehb/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.104ns (21.378%)  route 4.060ns (78.622%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=597, unset)          0.508     0.508    buffer15/clk
    SLICE_X3Y137         FDRE                                         r  buffer15/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer15/outs_reg[3]/Q
                         net (fo=7, routed)           0.396     1.120    buffer15/buffer15_outs[3]
    SLICE_X2Y138         LUT2 (Prop_lut2_I0_O)        0.043     1.163 r  buffer15/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.163    cmpi0/S[1]
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.409 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    cmpi0/result0_carry_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.531 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=29, routed)          0.612     2.142    control_merge2/fork_valid/generateBlocks[0].regblock/transmitValue_i_2__10[0]
    SLICE_X14Y142        LUT6 (Prop_lut6_I2_O)        0.127     2.269 f  control_merge2/fork_valid/generateBlocks[0].regblock/fullReg_i_6__4/O
                         net (fo=5, routed)           0.331     2.601    control_merge0/tehb/control/fullReg_reg_7
    SLICE_X10Y143        LUT6 (Prop_lut6_I3_O)        0.043     2.644 f  control_merge0/tehb/control/fullReg_i_2__7/O
                         net (fo=17, routed)          0.503     3.147    control_merge1/tehb/control/transmitValue_reg_18
    SLICE_X7Y143         LUT5 (Prop_lut5_I0_O)        0.049     3.196 r  control_merge1/tehb/control/B_storeAddr[5]_INST_0_i_4/O
                         net (fo=28, routed)          0.306     3.502    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_reg_7
    SLICE_X7Y142         LUT6 (Prop_lut6_I3_O)        0.129     3.631 f  control_merge1/fork_valid/generateBlocks[1].regblock/A_loadEn_INST_0_i_3/O
                         net (fo=21, routed)          0.316     3.947    fork4/control/generateBlocks[2].regblock/B_storeEn
    SLICE_X7Y139         LUT5 (Prop_lut5_I2_O)        0.043     3.990 r  fork4/control/generateBlocks[2].regblock/B_storeEn_INST_0_i_2/O
                         net (fo=45, routed)          0.772     4.762    fork11/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X11Y133        LUT4 (Prop_lut4_I2_O)        0.043     4.805 r  fork11/control/generateBlocks[0].regblock/fullReg_i_4__1/O
                         net (fo=12, routed)          0.283     5.087    mem_controller1/read_arbiter/data/transmitValue_reg_16
    SLICE_X8Y135         LUT6 (Prop_lut6_I3_O)        0.043     5.130 r  mem_controller1/read_arbiter/data/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.542     5.672    load0/data_tehb/E[0]
    SLICE_X0Y133         FDRE                                         r  load0/data_tehb/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=597, unset)          0.483     9.183    load0/data_tehb/clk
    SLICE_X0Y133         FDRE                                         r  load0/data_tehb/dataReg_reg[20]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X0Y133         FDRE (Setup_fdre_C_CE)      -0.194     8.953    load0/data_tehb/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  3.281    




