Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: Sorter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sorter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sorter"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Sorter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/daalta/Rechnerarchitektur2015/Uebung 2/A1_Memory/memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <memory_impl> of entity <memory>.
Parsing VHDL file "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" into library work
Parsing entity <CachedMemory>.
Parsing architecture <Behavioral> of entity <cachedmemory>.
Parsing VHDL file "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" into library work
Parsing entity <Sorter>.
Parsing architecture <Behavioral> of entity <sorter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Sorter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 47: Using initial value '0' for mem_reset since it is never assigned

Elaborating entity <CachedMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memory> (architecture <memory_impl>) from library <work>.
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 388: buffer_cachefrommem_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 393: buffer_cachefrommem_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 394: buffer_cachefrommem_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 395: buffer_cachefrommem_d should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 396: buffer_cachefrommem_v should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 411: buffer_cachefrommain_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 436: buffer_cachefrommain_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 437: buffer_cachefrommain_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 438: buffer_cachefrommain_d should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 439: buffer_cachefrommain_v should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 74: addr_start should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Sorter>.
    Related source file is "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd".
    Found 8-bit register for signal <execute.pointer>.
    Found 1-bit register for signal <execute.isRunning>.
    Found 32-bit register for signal <execute.initDelay>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <execute.saveLastValuePreviousSort>.
    Found 1-bit register for signal <execute.internalDone>.
    Found 1-bit register for signal <mem_init>.
    Found 8-bit register for signal <mem_addr>.
    Found 1-bit register for signal <mem_we>.
    Found 1-bit register for signal <mem_re>.
    Found 1-bit register for signal <execute.getOutput>.
    Found 8-bit register for signal <execute.currentValue>.
    Found 1-bit register for signal <execute.currentValueValid>.
    Found 8-bit register for signal <execute.nextValue>.
    Found 1-bit register for signal <execute.nextValueValid>.
    Found 8-bit register for signal <mem_data_in>.
    Found 1-bit register for signal <execute.sortAgain>.
    Found 32-bit register for signal <execute.amountCorrectLastDigits>.
    Found 8-bit register for signal <execute.saveAddress>.
    Found 8-bit register for signal <execute.saveValue>.
    Found 1-bit register for signal <mem_dump>.
    Found 33-bit subtractor for signal <n0209> created at line 272.
    Found 8-bit adder for signal <n0253> created at line 1241.
    Found 8-bit adder for signal <execute.pointer[7]_GND_6_o_add_27_OUT> created at line 1241.
    Found 32-bit adder for signal <execute.amountCorrectLastDigits[31]_GND_6_o_add_30_OUT> created at line 276.
    Found 32-bit subtractor for signal <execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>> created at line 130.
    Found 32-bit comparator greater for signal <execute.initDelay[31]_GND_6_o_LessThan_5_o> created at line 128
    Found 8-bit comparator greater for signal <execute.nextValue[7]_execute.currentValue[7]_LessThan_24_o> created at line 233
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_30_o> created at line 272
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <Sorter> synthesized.

Synthesizing Unit <CachedMemory>.
    Related source file is "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd".
    Found 1-bit register for signal <buffer_mem_clk>.
    Found 1-bit register for signal <mem_init>.
    Found 1-bit register for signal <mem_dump>.
    Found 1-bit register for signal <mem_reset>.
    Found 1-bit register for signal <mem_re>.
    Found 1-bit register for signal <mem_we>.
    Found 8-bit register for signal <mem_addr>.
    Found 8-bit register for signal <mem_data_in>.
    Found 3-bit register for signal <memDriver.lastMemRequest>.
    Found 8-bit register for signal <memDriver.lastMemAddr>.
    Found 1-bit register for signal <memState>.
    Found 3-bit register for signal <memContentState>.
    Found 8-bit register for signal <buffer_cacheFromMem_addr>.
    Found 8-bit register for signal <buffer_cacheFromMem_data>.
    Found 1-bit register for signal <buffer_cacheFromMem_d>.
    Found 1-bit register for signal <buffer_cacheFromMem_v>.
    Found 3-bit register for signal <cacheRequestFromMem>.
    Found 1-bit register for signal <bufferAck>.
    Found 8-bit register for signal <bufferOut>.
    Found 3-bit register for signal <memRequest>.
    Found 3-bit register for signal <cacheRequestFromMain>.
    Found 8-bit register for signal <buffer_mem_addr>.
    Found 8-bit register for signal <buffer_cacheFromMain_addr>.
    Found 8-bit register for signal <buffer_cacheFromMain_data>.
    Found 1-bit register for signal <buffer_cacheFromMain_d>.
    Found 1-bit register for signal <buffer_cacheFromMain_v>.
    Found 32-bit register for signal <mem_clk_process.clkCnt>.
    Found 32-bit adder for signal <mem_clk_process.clkCnt[31]_GND_7_o_add_1_OUT> created at line 182.
    Found 8x3-bit Read Only RAM for signal <GND_7_o_GND_7_o_mux_71_OUT>
    Found 4-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_tag[3]_wide_mux_10_OUT> created at line 262.
    Found 8-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_data[7]_wide_mux_15_OUT> created at line 263.
    Found 4-bit 16-to-1 multiplexer for signal <buffer_mem_addr[3]_cache[15]_tag[3]_wide_mux_19_OUT> created at line 275.
    Found 8-bit 16-to-1 multiplexer for signal <buffer_mem_addr[3]_cache[15]_data[7]_wide_mux_24_OUT> created at line 276.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_v_Mux_458_o> created at line 557.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_d_Mux_468_o> created at line 604.
    Found 1-bit 4-to-1 multiplexer for signal <_n3230> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3238> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3246> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3254> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3262> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3270> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3278> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3286> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3294> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3302> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3310> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3318> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3326> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3334> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3342> created at line 414.
    Found 1-bit 4-to-1 multiplexer for signal <_n3350> created at line 414.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator equal for signal <n0121> created at line 384
    Found 3-bit comparator equal for signal <n0222> created at line 407
    Found 4-bit comparator equal for signal <addr[7]_INV_92_o> created at line 558
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred 230 Latch(s).
	inferred   3 Comparator(s).
	inferred 1357 Multiplexer(s).
Unit <CachedMemory> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "/home/daalta/Rechnerarchitektur2015/Uebung 2/A1_Memory/memory.vhd".
    Found 8-bit register for signal <reg<1>>.
    Found 8-bit register for signal <reg<2>>.
    Found 8-bit register for signal <reg<3>>.
    Found 8-bit register for signal <reg<4>>.
    Found 8-bit register for signal <reg<5>>.
    Found 8-bit register for signal <reg<6>>.
    Found 8-bit register for signal <reg<7>>.
    Found 8-bit register for signal <reg<8>>.
    Found 8-bit register for signal <reg<9>>.
    Found 8-bit register for signal <reg<10>>.
    Found 8-bit register for signal <reg<11>>.
    Found 8-bit register for signal <reg<12>>.
    Found 8-bit register for signal <reg<13>>.
    Found 8-bit register for signal <reg<14>>.
    Found 8-bit register for signal <reg<15>>.
    Found 8-bit register for signal <reg<16>>.
    Found 8-bit register for signal <reg<17>>.
    Found 8-bit register for signal <reg<18>>.
    Found 8-bit register for signal <reg<19>>.
    Found 8-bit register for signal <reg<20>>.
    Found 8-bit register for signal <reg<21>>.
    Found 8-bit register for signal <reg<22>>.
    Found 8-bit register for signal <reg<23>>.
    Found 8-bit register for signal <reg<24>>.
    Found 8-bit register for signal <reg<25>>.
    Found 8-bit register for signal <reg<26>>.
    Found 8-bit register for signal <reg<27>>.
    Found 8-bit register for signal <reg<28>>.
    Found 8-bit register for signal <reg<29>>.
    Found 8-bit register for signal <reg<30>>.
    Found 8-bit register for signal <reg<31>>.
    Found 8-bit register for signal <reg<32>>.
    Found 8-bit register for signal <reg<33>>.
    Found 8-bit register for signal <reg<34>>.
    Found 8-bit register for signal <reg<35>>.
    Found 8-bit register for signal <reg<36>>.
    Found 8-bit register for signal <reg<37>>.
    Found 8-bit register for signal <reg<38>>.
    Found 8-bit register for signal <reg<39>>.
    Found 8-bit register for signal <reg<40>>.
    Found 8-bit register for signal <reg<41>>.
    Found 8-bit register for signal <reg<42>>.
    Found 8-bit register for signal <reg<43>>.
    Found 8-bit register for signal <reg<44>>.
    Found 8-bit register for signal <reg<45>>.
    Found 8-bit register for signal <reg<46>>.
    Found 8-bit register for signal <reg<47>>.
    Found 8-bit register for signal <reg<48>>.
    Found 8-bit register for signal <reg<49>>.
    Found 8-bit register for signal <reg<50>>.
    Found 8-bit register for signal <reg<51>>.
    Found 8-bit register for signal <reg<52>>.
    Found 8-bit register for signal <reg<53>>.
    Found 8-bit register for signal <reg<54>>.
    Found 8-bit register for signal <reg<55>>.
    Found 8-bit register for signal <reg<56>>.
    Found 8-bit register for signal <reg<57>>.
    Found 8-bit register for signal <reg<58>>.
    Found 8-bit register for signal <reg<59>>.
    Found 8-bit register for signal <reg<60>>.
    Found 8-bit register for signal <reg<61>>.
    Found 8-bit register for signal <reg<62>>.
    Found 8-bit register for signal <reg<63>>.
    Found 8-bit register for signal <reg<64>>.
    Found 8-bit register for signal <reg<65>>.
    Found 8-bit register for signal <reg<66>>.
    Found 8-bit register for signal <reg<67>>.
    Found 8-bit register for signal <reg<68>>.
    Found 8-bit register for signal <reg<69>>.
    Found 8-bit register for signal <reg<70>>.
    Found 8-bit register for signal <reg<71>>.
    Found 8-bit register for signal <reg<72>>.
    Found 8-bit register for signal <reg<73>>.
    Found 8-bit register for signal <reg<74>>.
    Found 8-bit register for signal <reg<75>>.
    Found 8-bit register for signal <reg<76>>.
    Found 8-bit register for signal <reg<77>>.
    Found 8-bit register for signal <reg<78>>.
    Found 8-bit register for signal <reg<79>>.
    Found 8-bit register for signal <reg<80>>.
    Found 8-bit register for signal <bufferOut>.
    Found 8-bit register for signal <reg<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 81-to-1 multiplexer for signal <addr[7]_X_10_o_wide_mux_2_OUT> created at line 160.
    Found 8-bit comparator lessequal for signal <n0000> created at line 101
    Summary:
	inferred 656 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Registers                                            : 129
 1-bit register                                        : 23
 3-bit register                                        : 5
 32-bit register                                       : 3
 8-bit register                                        : 98
# Latches                                              : 230
 1-bit latch                                           : 230
# Comparators                                          : 7
 3-bit comparator equal                                : 2
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1405
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1232
 1-bit 4-to-1 multiplexer                              : 16
 3-bit 2-to-1 multiplexer                              : 47
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 16-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 81
 8-bit 81-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <buffer_cacheFromMain_v> in Unit <mem> is equivalent to the following FF/Latch, which will be removed : <buffer_cacheFromMain_d> 
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMem_v hinder the constant cleaning in the block mem.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_v hinder the constant cleaning in the block mem.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <CachedMemory>.
The following registers are absorbed into counter <mem_clk_process.clkCnt>: 1 register on signal <mem_clk_process.clkCnt>.
INFO:Xst:3231 - The small RAM <Mram_GND_7_o_GND_7_o_mux_71_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memDriver.lastMemRequest> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CachedMemory> synthesized (advanced).

Synthesizing (advanced) Unit <Sorter>.
The following registers are absorbed into counter <execute.amountCorrectLastDigits>: 1 register on signal <execute.amountCorrectLastDigits>.
Unit <Sorter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 32-bit subtractor                                     : 2
 8-bit adder                                           : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 854
 Flip-Flops                                            : 854
# Comparators                                          : 7
 3-bit comparator equal                                : 2
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1412
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1240
 1-bit 4-to-1 multiplexer                              : 16
 3-bit 2-to-1 multiplexer                              : 47
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 16-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 80
 8-bit 81-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMem_v hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_v hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_d hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <buffer_cacheFromMain_d> in Unit <CachedMemory> is equivalent to the following FF/Latch, which will be removed : <buffer_cacheFromMain_v> 
INFO:Xst:2261 - The FF/Latch <mem_dump> in Unit <Sorter> is equivalent to the following FF/Latch, which will be removed : <done> 
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cacheRequestFromMem_0> in Unit <CachedMemory> is equivalent to the following FF/Latch, which will be removed : <cacheRequestFromMem_1> 
INFO:Xst:2261 - The FF/Latch <cacheDriver.prevRequestFromMem_0> in Unit <CachedMemory> is equivalent to the following FF/Latch, which will be removed : <cacheDriver.prevRequestFromMem_1> 

Optimizing unit <Sorter> ...

Optimizing unit <CachedMemory> ...
WARNING:Xst:1293 - FF/Latch <buffer_mem_addr_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_mem_addr_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_mem_addr_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_mem_addr_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Memory> ...
WARNING:Xst:1710 - FF/Latch <reg_80_0> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_1> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_2> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_3> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_4> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_5> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_6> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_80_7> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem/mem_clk_process.clkCnt_27> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_26> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_25> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_24> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_23> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_22> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_21> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_20> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_19> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_18> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_17> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_16> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_15> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_14> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_13> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_12> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_11> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_10> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_9> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_8> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_7> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_6> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_5> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_4> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_3> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_2> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_9> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_10> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_11> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_12> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_13> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_14> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_15> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_16> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_17> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_18> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_19> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_20> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_21> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_22> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_23> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_24> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_25> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_26> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_27> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_28> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_29> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_30> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <execute.initDelay_31> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_31> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_30> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_29> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem/mem_clk_process.clkCnt_28> has a constant value of 0 in block <Sorter>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sorter, actual ratio is 3.
FlipFlop execute.isRunning has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 850
 Flip-Flops                                            : 850

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Sorter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1729
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 32
#      LUT2                        : 34
#      LUT3                        : 58
#      LUT4                        : 132
#      LUT5                        : 353
#      LUT6                        : 799
#      MUXCY                       : 114
#      MUXF7                       : 54
#      MUXF8                       : 26
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 1078
#      FD                          : 50
#      FDE                         : 117
#      FDR                         : 47
#      FDRE                        : 634
#      FDS                         : 2
#      LD                          : 224
#      LD_1                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 17
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1078  out of  126800     0%  
 Number of Slice LUTs:                 1435  out of  63400     2%  
    Number used as Logic:              1435  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1974
   Number with an unused Flip Flop:     896  out of   1974    45%  
   Number with an unused LUT:           539  out of   1974    27%  
   Number of fully used LUT-FF pairs:   539  out of   1974    27%  
   Number of unique control sets:       155

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                                                                                                                   | Clock buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
clk                                                                                                                                                                            | BUFGP                                         | 147   |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o11:O)  | NONE(*)(mem/cache[0]_data_0)                  | 12    |
mem/buffer_mem_clk                                                                                                                                                             | BUFG                                          | 703   |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o11:O)| NONE(*)(mem/cache[15]_tag_1)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o11:O)| NONE(*)(mem/cache[14]_tag_0)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o11:O)| NONE(*)(mem/cache[13]_tag_0)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o11:O)| NONE(*)(mem/cache[12]_tag_0)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o11:O)| NONE(*)(mem/cache[11]_tag_0)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o11:O)| NONE(*)(mem/cache[10]_tag_0)                  | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o11:O)| NONE(*)(mem/cache[9]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o11:O)| NONE(*)(mem/cache[8]_tag_1)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o11:O)| NONE(*)(mem/cache[7]_tag_1)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o11:O)| NONE(*)(mem/cache[6]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o11:O)| NONE(*)(mem/cache[5]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o11:O)| NONE(*)(mem/cache[4]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o11:O)| NONE(*)(mem/cache[3]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o11:O)  | NONE(*)(mem/cache[2]_tag_0)                   | 12    |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o11:O)  | NONE(*)(mem/cache[1]_tag_0)                   | 12    |
mem/n0121(mem/n012131:O)                                                                                                                                                       | NONE(*)(mem/cacheDriver.prevRequestFromMem_2) | 2     |
mem/n0222(mem/n022231:O)                                                                                                                                                       | NONE(*)(mem/cacheDriver.prevRequestFromMain_0)| 2     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2897_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2897_o11:O)                                                    | NONE(*)(mem/cache[14]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2728_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2728_o11:O)                                                    | NONE(*)(mem/cache[13]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_3066_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_3066_o11:O)                                                    | NONE(*)(mem/cache[15]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2390_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2390_o11:O)                                                    | NONE(*)(mem/cache[11]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2221_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2221_o11:O)                                                    | NONE(*)(mem/cache[10]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2559_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2559_o11:O)                                                    | NONE(*)(mem/cache[12]_v)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2052_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2052_o11:O)                                                    | NONE(*)(mem/cache[9]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1883_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1883_o11:O)                                                    | NONE(*)(mem/cache[8]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1714_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1714_o11:O)                                                    | NONE(*)(mem/cache[7]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1545_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1545_o11:O)                                                    | NONE(*)(mem/cache[6]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1207_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1207_o11:O)                                                    | NONE(*)(mem/cache[4]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1038_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1038_o11:O)                                                    | NONE(*)(mem/cache[3]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1376_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1376_o11:O)                                                    | NONE(*)(mem/cache[5]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_700_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_700_o11:O)                                                      | NONE(*)(mem/cache[1]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_531_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_531_o11:O)                                                      | NONE(*)(mem/cache[0]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_869_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_869_o11:O)                                                      | NONE(*)(mem/cache[2]_v)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3081_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3081_o11:O)| NONE(*)(mem/cache[15]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2912_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2912_o11:O)| NONE(*)(mem/cache[14]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2743_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2743_o11:O)| NONE(*)(mem/cache[13]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2574_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2574_o11:O)| NONE(*)(mem/cache[12]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2405_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2405_o11:O)| NONE(*)(mem/cache[11]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2236_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2236_o11:O)| NONE(*)(mem/cache[10]_d)                      | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2067_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2067_o11:O)| NONE(*)(mem/cache[9]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1898_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1898_o11:O)| NONE(*)(mem/cache[8]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1729_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1729_o11:O)| NONE(*)(mem/cache[7]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1560_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1560_o11:O)| NONE(*)(mem/cache[6]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1391_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1391_o11:O)| NONE(*)(mem/cache[5]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1222_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1222_o11:O)| NONE(*)(mem/cache[4]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1053_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1053_o11:O)| NONE(*)(mem/cache[3]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_884_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_884_o11:O)  | NONE(*)(mem/cache[2]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_715_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_715_o11:O)  | NONE(*)(mem/cache[1]_d)                       | 1     |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_546_o(mem/Mmux_cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_546_o11:O)  | NONE(*)(mem/cache[0]_d)                       | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 50 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.438ns (Maximum Frequency: 225.342MHz)
   Minimum input arrival time before clock: 4.304ns
   Maximum output required time after clock: 0.700ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.438ns (frequency: 225.342MHz)
  Total number of paths / destination ports: 146835 / 253
-------------------------------------------------------------------------
Delay:               4.438ns (Levels of Logic = 31)
  Source:            execute.initDelay_0 (FF)
  Destination:       execute.initDelay_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: execute.initDelay_0 to execute.initDelay_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.361   0.402  execute.initDelay_0 (execute.initDelay_0)
     LUT3:I1->O            1   0.097   0.000  Mmux_execute.initDelay[31]_GND_6_o_mux_1_OUT111 (Mmux_execute.initDelay[31]_GND_6_o_mux_1_OUT11)
     MUXCY:S->O            1   0.353   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<0> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<1> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<2> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<3> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<4> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<5> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<6> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<7> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<8> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<9> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<10> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<11> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<12> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<13> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<14> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<15> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<16> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<17> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<18> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<19> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<20> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<21> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<22> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<23> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<24> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<24>)
     XORCY:CI->O           5   0.370   0.530  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_xor<25> (execute.initDelay[31]_GND_6_o_sub_6_OUT<25>)
     LUT3:I0->O            3   0.097   0.693  execute.isRunning_GND_6_o_AND_806_o10 (execute.isRunning_GND_6_o_AND_806_o11)
     LUT6:I1->O            2   0.097   0.299  execute.isRunning_GND_6_o_AND_806_o12_1 (execute.isRunning_GND_6_o_AND_806_o12)
     LUT6:I5->O            2   0.097   0.383  Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT283 (Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT283)
     LUT5:I3->O            1   0.097   0.000  Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT284 (execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT<5>)
     FDS:D                     0.008          execute.initDelay_5
    ----------------------------------------
    Total                      4.438ns (2.129ns logic, 2.309ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[0]_data_0 (LATCH)
  Destination:       mem/cache[0]_data_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o falling

  Data Path: mem/cache[0]_data_0 to mem/cache[0]_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[0]_data_0 (mem/cache[0]_data_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[0]_data[7]_cache[0]_data[7]_MUX_682_o11 (mem/Mmux_cache[0]_data[7]_cache[0]_data[7]_MUX_682_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[0]_data[7]_cache[0]_data[7]_MUX_682_o12 (mem/cache[0]_data[7]_cache[0]_data[7]_MUX_682_o)
     LD:D                     -0.028          mem/cache[0]_data_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/buffer_mem_clk'
  Clock period: 3.855ns (frequency: 259.383MHz)
  Total number of paths / destination ports: 30530 / 1998
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 6)
  Source:            mem/mem_addr_0 (FF)
  Destination:       mem/mem/bufferOut_7 (FF)
  Source Clock:      mem/buffer_mem_clk rising
  Destination Clock: mem/buffer_mem_clk rising

  Data Path: mem/mem_addr_0 to mem/mem/bufferOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.683  mem/mem_addr_0 (mem/mem_addr_0)
     LUT5:I0->O          239   0.097   0.518  mem/mem/Mmux_addr[7]_GND_10_o_mux_1_OUT11 (mem/mem/addr[7]_GND_10_o_mux_1_OUT<0>)
     LUT6:I4->O            1   0.097   0.556  mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_144 (mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_144)
     LUT6:I2->O            1   0.097   0.556  mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_91 (mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_91)
     LUT6:I2->O            1   0.097   0.295  mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_4 (mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_4)
     LUT6:I5->O            1   0.097   0.295  mem/mem/Mmux_addr[7]_X_10_o_wide_mux_2_OUT_2_f7 (mem/mem/addr[7]_X_10_o_wide_mux_2_OUT<0>)
     LUT4:I3->O            1   0.097   0.000  mem/mem/bufferOut_0_glue_set (mem/mem/bufferOut_0_glue_set)
     FDR:D                     0.008          mem/mem/bufferOut_0
    ----------------------------------------
    Total                      3.855ns (0.951ns logic, 2.904ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[15]_tag_1 (LATCH)
  Destination:       mem/cache[15]_tag_1 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o falling

  Data Path: mem/cache[15]_tag_1 to mem/cache[15]_tag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[15]_tag_1 (mem/cache[15]_tag_1)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[15]_tag[3]_cache[15]_tag[3]_MUX_3109_o11 (mem/Mmux_cache[15]_tag[3]_cache[15]_tag[3]_MUX_3109_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[15]_tag[3]_cache[15]_tag[3]_MUX_3109_o12 (mem/cache[15]_tag[3]_cache[15]_tag[3]_MUX_3109_o)
     LD:D                     -0.028          mem/cache[15]_tag_1
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[14]_tag_0 (LATCH)
  Destination:       mem/cache[14]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o falling

  Data Path: mem/cache[14]_tag_0 to mem/cache[14]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[14]_tag_0 (mem/cache[14]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[14]_tag[3]_cache[14]_tag[3]_MUX_2952_o11 (mem/Mmux_cache[14]_tag[3]_cache[14]_tag[3]_MUX_2952_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[14]_tag[3]_cache[14]_tag[3]_MUX_2952_o12 (mem/cache[14]_tag[3]_cache[14]_tag[3]_MUX_2952_o)
     LD:D                     -0.028          mem/cache[14]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[13]_tag_0 (LATCH)
  Destination:       mem/cache[13]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o falling

  Data Path: mem/cache[13]_tag_0 to mem/cache[13]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[13]_tag_0 (mem/cache[13]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[13]_tag[3]_cache[13]_tag[3]_MUX_2783_o11 (mem/Mmux_cache[13]_tag[3]_cache[13]_tag[3]_MUX_2783_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[13]_tag[3]_cache[13]_tag[3]_MUX_2783_o12 (mem/cache[13]_tag[3]_cache[13]_tag[3]_MUX_2783_o)
     LD:D                     -0.028          mem/cache[13]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[12]_tag_0 (LATCH)
  Destination:       mem/cache[12]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o falling

  Data Path: mem/cache[12]_tag_0 to mem/cache[12]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[12]_tag_0 (mem/cache[12]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[12]_tag[3]_cache[12]_tag[3]_MUX_2614_o11 (mem/Mmux_cache[12]_tag[3]_cache[12]_tag[3]_MUX_2614_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[12]_tag[3]_cache[12]_tag[3]_MUX_2614_o12 (mem/cache[12]_tag[3]_cache[12]_tag[3]_MUX_2614_o)
     LD:D                     -0.028          mem/cache[12]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[11]_tag_0 (LATCH)
  Destination:       mem/cache[11]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o falling

  Data Path: mem/cache[11]_tag_0 to mem/cache[11]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[11]_tag_0 (mem/cache[11]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[11]_tag[3]_cache[11]_tag[3]_MUX_2445_o11 (mem/Mmux_cache[11]_tag[3]_cache[11]_tag[3]_MUX_2445_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[11]_tag[3]_cache[11]_tag[3]_MUX_2445_o12 (mem/cache[11]_tag[3]_cache[11]_tag[3]_MUX_2445_o)
     LD:D                     -0.028          mem/cache[11]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[10]_tag_0 (LATCH)
  Destination:       mem/cache[10]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o falling

  Data Path: mem/cache[10]_tag_0 to mem/cache[10]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[10]_tag_0 (mem/cache[10]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[10]_tag[3]_cache[10]_tag[3]_MUX_2276_o11 (mem/Mmux_cache[10]_tag[3]_cache[10]_tag[3]_MUX_2276_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[10]_tag[3]_cache[10]_tag[3]_MUX_2276_o12 (mem/cache[10]_tag[3]_cache[10]_tag[3]_MUX_2276_o)
     LD:D                     -0.028          mem/cache[10]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[9]_tag_0 (LATCH)
  Destination:       mem/cache[9]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o falling

  Data Path: mem/cache[9]_tag_0 to mem/cache[9]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[9]_tag_0 (mem/cache[9]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[9]_tag[3]_cache[9]_tag[3]_MUX_2107_o11 (mem/Mmux_cache[9]_tag[3]_cache[9]_tag[3]_MUX_2107_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[9]_tag[3]_cache[9]_tag[3]_MUX_2107_o12 (mem/cache[9]_tag[3]_cache[9]_tag[3]_MUX_2107_o)
     LD:D                     -0.028          mem/cache[9]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[8]_tag_1 (LATCH)
  Destination:       mem/cache[8]_tag_1 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o falling

  Data Path: mem/cache[8]_tag_1 to mem/cache[8]_tag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[8]_tag_1 (mem/cache[8]_tag_1)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[8]_tag[3]_cache[8]_tag[3]_MUX_1926_o11 (mem/Mmux_cache[8]_tag[3]_cache[8]_tag[3]_MUX_1926_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[8]_tag[3]_cache[8]_tag[3]_MUX_1926_o12 (mem/cache[8]_tag[3]_cache[8]_tag[3]_MUX_1926_o)
     LD:D                     -0.028          mem/cache[8]_tag_1
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[7]_tag_1 (LATCH)
  Destination:       mem/cache[7]_tag_1 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o falling

  Data Path: mem/cache[7]_tag_1 to mem/cache[7]_tag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[7]_tag_1 (mem/cache[7]_tag_1)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[7]_tag[3]_cache[7]_tag[3]_MUX_1757_o11 (mem/Mmux_cache[7]_tag[3]_cache[7]_tag[3]_MUX_1757_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[7]_tag[3]_cache[7]_tag[3]_MUX_1757_o12 (mem/cache[7]_tag[3]_cache[7]_tag[3]_MUX_1757_o)
     LD:D                     -0.028          mem/cache[7]_tag_1
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[6]_tag_0 (LATCH)
  Destination:       mem/cache[6]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o falling

  Data Path: mem/cache[6]_tag_0 to mem/cache[6]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[6]_tag_0 (mem/cache[6]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[6]_tag[3]_cache[6]_tag[3]_MUX_1600_o11 (mem/Mmux_cache[6]_tag[3]_cache[6]_tag[3]_MUX_1600_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[6]_tag[3]_cache[6]_tag[3]_MUX_1600_o12 (mem/cache[6]_tag[3]_cache[6]_tag[3]_MUX_1600_o)
     LD:D                     -0.028          mem/cache[6]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[5]_tag_0 (LATCH)
  Destination:       mem/cache[5]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o falling

  Data Path: mem/cache[5]_tag_0 to mem/cache[5]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[5]_tag_0 (mem/cache[5]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[5]_tag[3]_cache[5]_tag[3]_MUX_1431_o11 (mem/Mmux_cache[5]_tag[3]_cache[5]_tag[3]_MUX_1431_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[5]_tag[3]_cache[5]_tag[3]_MUX_1431_o12 (mem/cache[5]_tag[3]_cache[5]_tag[3]_MUX_1431_o)
     LD:D                     -0.028          mem/cache[5]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[4]_tag_0 (LATCH)
  Destination:       mem/cache[4]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o falling

  Data Path: mem/cache[4]_tag_0 to mem/cache[4]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[4]_tag_0 (mem/cache[4]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[4]_tag[3]_cache[4]_tag[3]_MUX_1262_o11 (mem/Mmux_cache[4]_tag[3]_cache[4]_tag[3]_MUX_1262_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[4]_tag[3]_cache[4]_tag[3]_MUX_1262_o12 (mem/cache[4]_tag[3]_cache[4]_tag[3]_MUX_1262_o)
     LD:D                     -0.028          mem/cache[4]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[3]_tag_0 (LATCH)
  Destination:       mem/cache[3]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o falling

  Data Path: mem/cache[3]_tag_0 to mem/cache[3]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[3]_tag_0 (mem/cache[3]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[3]_tag[3]_cache[3]_tag[3]_MUX_1093_o11 (mem/Mmux_cache[3]_tag[3]_cache[3]_tag[3]_MUX_1093_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[3]_tag[3]_cache[3]_tag[3]_MUX_1093_o12 (mem/cache[3]_tag[3]_cache[3]_tag[3]_MUX_1093_o)
     LD:D                     -0.028          mem/cache[3]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[2]_tag_0 (LATCH)
  Destination:       mem/cache[2]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o falling

  Data Path: mem/cache[2]_tag_0 to mem/cache[2]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[2]_tag_0 (mem/cache[2]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[2]_tag[3]_cache[2]_tag[3]_MUX_924_o11 (mem/Mmux_cache[2]_tag[3]_cache[2]_tag[3]_MUX_924_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[2]_tag[3]_cache[2]_tag[3]_MUX_924_o12 (mem/cache[2]_tag[3]_cache[2]_tag[3]_MUX_924_o)
     LD:D                     -0.028          mem/cache[2]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o'
  Clock period: 1.915ns (frequency: 522.084MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.915ns (Levels of Logic = 2)
  Source:            mem/cache[1]_tag_0 (LATCH)
  Destination:       mem/cache[1]_tag_0 (LATCH)
  Source Clock:      mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o falling
  Destination Clock: mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o falling

  Data Path: mem/cache[1]_tag_0 to mem/cache[1]_tag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.566  mem/cache[1]_tag_0 (mem/cache[1]_tag_0)
     LUT5:I1->O            1   0.097   0.683  mem/Mmux_cache[1]_tag[3]_cache[1]_tag[3]_MUX_755_o11 (mem/Mmux_cache[1]_tag[3]_cache[1]_tag[3]_MUX_755_o1)
     LUT6:I1->O            1   0.097   0.000  mem/Mmux_cache[1]_tag[3]_cache[1]_tag[3]_MUX_755_o12 (mem/cache[1]_tag[3]_cache[1]_tag[3]_MUX_755_o)
     LD:D                     -0.028          mem/cache[1]_tag_0
    ----------------------------------------
    Total                      1.915ns (0.666ns logic, 1.249ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 93286 / 181
-------------------------------------------------------------------------
Offset:              4.304ns (Levels of Logic = 32)
  Source:            start (PAD)
  Destination:       execute.initDelay_5 (FF)
  Destination Clock: clk rising

  Data Path: start to execute.initDelay_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           102   0.001   0.629  start_IBUF (start_IBUF)
     LUT3:I0->O            1   0.097   0.000  Mmux_execute.initDelay[31]_GND_6_o_mux_1_OUT111 (Mmux_execute.initDelay[31]_GND_6_o_mux_1_OUT11)
     MUXCY:S->O            1   0.353   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<0> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<1> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<2> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<3> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<4> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<5> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<6> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<7> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<8> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<9> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<10> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<11> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<12> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<13> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<14> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<15> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<16> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<17> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<18> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<19> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<20> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<21> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<22> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<23> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<24> (Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_cy<24>)
     XORCY:CI->O           5   0.370   0.530  Msub_execute.initDelay[31]_GND_6_o_sub_6_OUT<31:0>_xor<25> (execute.initDelay[31]_GND_6_o_sub_6_OUT<25>)
     LUT3:I0->O            3   0.097   0.693  execute.isRunning_GND_6_o_AND_806_o10 (execute.isRunning_GND_6_o_AND_806_o11)
     LUT6:I1->O            2   0.097   0.299  execute.isRunning_GND_6_o_AND_806_o12_1 (execute.isRunning_GND_6_o_AND_806_o12)
     LUT6:I5->O            2   0.097   0.383  Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT283 (Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT283)
     LUT5:I3->O            1   0.097   0.000  Mmux_execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT284 (execute.initDelay[31]_execute.initDelay[31]_mux_55_OUT<5>)
     FDS:D                     0.008          execute.initDelay_5
    ----------------------------------------
    Total                      4.304ns (1.769ns logic, 2.535ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.700ns (Levels of Logic = 1)
  Source:            mem_dump (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: mem_dump to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.361   0.339  mem_dump (mem_dump)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      0.700ns (0.361ns logic, 0.339ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |    4.438|         |         |         |
mem/buffer_mem_clk                                                                |    2.917|         |         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1038_o                          |         |    3.930|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1207_o                          |         |    4.213|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1376_o                          |         |    3.597|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1545_o                          |         |    4.097|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1714_o                          |         |    3.434|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1883_o                          |         |    4.035|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2052_o                          |         |    3.705|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2221_o                          |         |    2.954|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2390_o                          |         |    2.900|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2559_o                          |         |    3.596|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2728_o                          |         |    2.766|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2897_o                          |         |    3.414|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_3066_o                          |         |    3.308|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_531_o                           |         |    3.330|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_700_o                           |         |    3.709|         |         |
mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_869_o                           |         |    4.117|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1053_o|         |    3.846|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o|         |    3.725|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1222_o|         |    4.129|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o|         |    3.864|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1391_o|         |    3.470|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o|         |    3.854|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1560_o|         |    4.013|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o|         |    3.682|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1729_o|         |    3.302|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o|         |    3.727|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1898_o|         |    3.951|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o|         |    3.858|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2067_o|         |    3.621|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o|         |    3.848|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2236_o|         |    3.041|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o|         |    3.676|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2405_o|         |    2.999|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o|         |    3.721|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2574_o|         |    3.723|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o|         |    3.860|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2743_o|         |    2.844|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o|         |    3.850|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2912_o|         |    3.330|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o|         |    3.678|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3081_o|         |    3.224|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o|         |    3.723|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_546_o |         |    3.414|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o |         |    3.862|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_715_o |         |    3.625|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o |         |    3.852|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_884_o |         |    4.033|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o |         |    3.680|         |         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/buffer_mem_clk
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |    2.242|         |         |         |
mem/buffer_mem_clk                                                                |    3.855|         |         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o|         |    2.119|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o|         |    2.258|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o|         |    2.248|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o|         |    2.116|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o|         |    2.121|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o|         |    2.252|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o|         |    2.242|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o|         |    2.110|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o|         |    2.115|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o|         |    2.254|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o|         |    2.244|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o|         |    2.112|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o|         |    2.117|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o |         |    2.256|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o |         |    2.246|         |         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o |         |    2.114|         |         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1038_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1207_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1376_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1545_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1714_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_1883_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2052_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2221_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2390_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2559_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2728_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_2897_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_3066_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_531_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_700_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_GND_7_o_MUX_869_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    2.000|         |
mem/buffer_mem_clk|         |         |    1.220|         |
mem/n0222         |         |         |    2.112|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1053_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1065_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1222_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1234_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1391_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1403_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1560_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1572_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1729_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1741_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1898_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_1910_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2067_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2079_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2236_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2248_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2405_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2417_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2574_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2586_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2743_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2755_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2912_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_2924_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3081_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.681|         |
mem/n0222      |         |         |    1.477|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o
----------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                               |         |         |    2.872|         |
mem/buffer_mem_clk                                                                |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_3093_o|         |         |    1.915|         |
mem/n0121                                                                         |         |         |    2.480|         |
mem/n0222                                                                         |         |         |    2.122|         |
----------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_546_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                              |         |         |    2.874|         |
mem/buffer_mem_clk                                                               |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_606_o|         |         |    1.915|         |
mem/n0121                                                                        |         |         |    2.480|         |
mem/n0222                                                                        |         |         |    2.122|         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_715_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                              |         |         |    2.872|         |
mem/buffer_mem_clk                                                               |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_727_o|         |         |    1.915|         |
mem/n0121                                                                        |         |         |    2.480|         |
mem/n0222                                                                        |         |         |    2.122|         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_884_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.069|         |
mem/n0222      |         |         |    1.865|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
clk                                                                              |         |         |    2.872|         |
mem/buffer_mem_clk                                                               |         |         |    2.536|         |
mem/cacheDriver.prevRequestFromMem[2]_cacheDriver.prevRequestFromMem[2]_MUX_896_o|         |         |    1.915|         |
mem/n0121                                                                        |         |         |    2.480|         |
mem/n0222                                                                        |         |         |    2.122|         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/n0121
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
mem/buffer_mem_clk|    0.654|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem/n0222
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.752|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 62.21 secs
 
--> 


Total memory usage is 527156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  314 (   0 filtered)
Number of infos    :    8 (   0 filtered)

