// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_ludcmp_kernel_ludcmp,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.010750,HLS_SYN_LAT=90883,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2725,HLS_SYN_LUT=2746,HLS_VERSION=2023_1_1}" *)

module kernel_ludcmp (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        b_address0,
        b_ce0,
        b_q0,
        x_address0,
        x_ce0,
        x_we0,
        x_d0,
        x_q0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0
);

parameter    ap_ST_fsm_state1 = 130'd1;
parameter    ap_ST_fsm_state2 = 130'd2;
parameter    ap_ST_fsm_state3 = 130'd4;
parameter    ap_ST_fsm_state4 = 130'd8;
parameter    ap_ST_fsm_state5 = 130'd16;
parameter    ap_ST_fsm_state6 = 130'd32;
parameter    ap_ST_fsm_state7 = 130'd64;
parameter    ap_ST_fsm_state8 = 130'd128;
parameter    ap_ST_fsm_state9 = 130'd256;
parameter    ap_ST_fsm_state10 = 130'd512;
parameter    ap_ST_fsm_state11 = 130'd1024;
parameter    ap_ST_fsm_state12 = 130'd2048;
parameter    ap_ST_fsm_state13 = 130'd4096;
parameter    ap_ST_fsm_state14 = 130'd8192;
parameter    ap_ST_fsm_state15 = 130'd16384;
parameter    ap_ST_fsm_state16 = 130'd32768;
parameter    ap_ST_fsm_state17 = 130'd65536;
parameter    ap_ST_fsm_state18 = 130'd131072;
parameter    ap_ST_fsm_state19 = 130'd262144;
parameter    ap_ST_fsm_state20 = 130'd524288;
parameter    ap_ST_fsm_state21 = 130'd1048576;
parameter    ap_ST_fsm_state22 = 130'd2097152;
parameter    ap_ST_fsm_state23 = 130'd4194304;
parameter    ap_ST_fsm_state24 = 130'd8388608;
parameter    ap_ST_fsm_state25 = 130'd16777216;
parameter    ap_ST_fsm_state26 = 130'd33554432;
parameter    ap_ST_fsm_state27 = 130'd67108864;
parameter    ap_ST_fsm_state28 = 130'd134217728;
parameter    ap_ST_fsm_state29 = 130'd268435456;
parameter    ap_ST_fsm_state30 = 130'd536870912;
parameter    ap_ST_fsm_state31 = 130'd1073741824;
parameter    ap_ST_fsm_state32 = 130'd2147483648;
parameter    ap_ST_fsm_state33 = 130'd4294967296;
parameter    ap_ST_fsm_state34 = 130'd8589934592;
parameter    ap_ST_fsm_state35 = 130'd17179869184;
parameter    ap_ST_fsm_state36 = 130'd34359738368;
parameter    ap_ST_fsm_state37 = 130'd68719476736;
parameter    ap_ST_fsm_state38 = 130'd137438953472;
parameter    ap_ST_fsm_state39 = 130'd274877906944;
parameter    ap_ST_fsm_state40 = 130'd549755813888;
parameter    ap_ST_fsm_state41 = 130'd1099511627776;
parameter    ap_ST_fsm_state42 = 130'd2199023255552;
parameter    ap_ST_fsm_state43 = 130'd4398046511104;
parameter    ap_ST_fsm_state44 = 130'd8796093022208;
parameter    ap_ST_fsm_state45 = 130'd17592186044416;
parameter    ap_ST_fsm_state46 = 130'd35184372088832;
parameter    ap_ST_fsm_state47 = 130'd70368744177664;
parameter    ap_ST_fsm_state48 = 130'd140737488355328;
parameter    ap_ST_fsm_state49 = 130'd281474976710656;
parameter    ap_ST_fsm_state50 = 130'd562949953421312;
parameter    ap_ST_fsm_state51 = 130'd1125899906842624;
parameter    ap_ST_fsm_state52 = 130'd2251799813685248;
parameter    ap_ST_fsm_state53 = 130'd4503599627370496;
parameter    ap_ST_fsm_state54 = 130'd9007199254740992;
parameter    ap_ST_fsm_state55 = 130'd18014398509481984;
parameter    ap_ST_fsm_state56 = 130'd36028797018963968;
parameter    ap_ST_fsm_state57 = 130'd72057594037927936;
parameter    ap_ST_fsm_state58 = 130'd144115188075855872;
parameter    ap_ST_fsm_state59 = 130'd288230376151711744;
parameter    ap_ST_fsm_state60 = 130'd576460752303423488;
parameter    ap_ST_fsm_state61 = 130'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 130'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 130'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 130'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 130'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 130'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 130'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 130'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 130'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 130'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 130'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 130'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 130'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 130'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 130'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 130'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 130'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 130'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 130'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 130'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 130'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 130'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 130'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 130'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 130'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 130'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 130'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 130'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 130'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 130'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 130'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 130'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 130'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 130'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 130'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 130'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 130'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 130'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 130'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 130'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 130'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 130'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 130'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 130'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 130'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 130'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 130'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 130'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 130'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 130'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 130'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 130'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 130'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 130'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 130'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 130'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 130'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 130'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 130'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 130'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 130'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 130'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 130'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 130'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 130'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 130'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 130'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 130'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 130'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 130'd680564733841876926926749214863536422912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] b_address0;
output   b_ce0;
input  [31:0] b_q0;
output  [5:0] x_address0;
output   x_ce0;
output   x_we0;
output  [31:0] x_d0;
input  [31:0] x_q0;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] A_address0;
reg A_ce0;
reg A_we0;
reg[31:0] A_d0;
reg[10:0] A_address1;
reg A_ce1;
reg b_ce0;
reg[5:0] x_address0;
reg x_ce0;
reg x_we0;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;

(* fsm_encoding = "none" *) reg   [129:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_296;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state77;
reg   [5:0] j_4_reg_653;
wire    ap_CS_fsm_state2;
wire   [5:0] add_ln22_fu_316_p2;
reg   [5:0] add_ln22_reg_661;
wire   [10:0] add_ln24_fu_342_p2;
reg   [10:0] add_ln24_reg_666;
wire   [0:0] icmp_ln22_fu_310_p2;
wire   [6:0] zext_ln18_fu_348_p1;
reg   [6:0] zext_ln18_reg_674;
wire   [63:0] zext_ln23_fu_357_p1;
reg   [63:0] zext_ln23_reg_686;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln23_1_fu_361_p2;
reg   [10:0] add_ln23_1_reg_691;
wire   [5:0] add_ln23_fu_372_p2;
reg   [5:0] add_ln23_reg_699;
reg   [10:0] A_addr_reg_704;
wire   [0:0] icmp_ln23_fu_367_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire   [31:0] grp_fu_407_p2;
reg   [31:0] sdiv_ln28_reg_724;
wire    ap_CS_fsm_state60;
reg   [10:0] A_addr_2_reg_732;
wire    ap_CS_fsm_state62;
wire   [0:0] icmp_ln30_fu_417_p2;
wire   [6:0] add_ln30_fu_437_p2;
reg   [6:0] add_ln30_reg_737;
reg   [5:0] i_4_reg_742;
wire    ap_CS_fsm_state67;
wire   [63:0] zext_ln39_fu_466_p1;
reg   [63:0] zext_ln39_reg_752;
wire   [0:0] icmp_ln39_fu_454_p2;
reg   [31:0] w_reg_776;
wire    ap_CS_fsm_state68;
wire   [10:0] add_ln42_fu_504_p2;
reg   [10:0] add_ln42_reg_781;
wire    ap_CS_fsm_state69;
reg   [6:0] i_5_reg_786;
wire    ap_CS_fsm_state72;
wire   [5:0] trunc_ln46_fu_518_p1;
reg   [5:0] trunc_ln46_reg_792;
wire   [63:0] zext_ln46_fu_530_p1;
reg   [63:0] zext_ln46_reg_800;
wire   [0:0] tmp_6_fu_522_p3;
wire   [10:0] add_ln49_fu_564_p2;
reg   [10:0] add_ln49_reg_810;
wire    ap_CS_fsm_state73;
reg   [31:0] w_7_reg_816;
reg   [5:0] indvars_iv_load_reg_821;
wire    ap_CS_fsm_state74;
wire   [10:0] add_ln50_fu_577_p2;
reg   [10:0] add_ln50_reg_826;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state78;
wire   [31:0] grp_fu_612_p2;
reg   [31:0] sdiv_ln50_reg_846;
wire    ap_CS_fsm_state129;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_done;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_idle;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_ready;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce0;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce1;
wire   [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_w_6_out;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_w_6_out_ap_vld;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din0;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_ce;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_done;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_idle;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_ready;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce0;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce1;
wire   [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_w_10_out;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_w_10_out_ap_vld;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din0;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_ce;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_done;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_idle;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_ready;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_ce0;
wire   [5:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_ce0;
wire   [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_w_3_out;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_w_3_out_ap_vld;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din0;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_ce;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_done;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_idle;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_ready;
wire   [10:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_ce0;
wire   [5:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_address0;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_ce0;
wire   [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_w_8_out;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_w_8_out_ap_vld;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din0;
wire  signed [31:0] grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din1;
wire    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_ce;
reg   [5:0] j_reg_214;
wire    ap_CS_fsm_state61;
reg   [10:0] phi_mul_reg_226;
reg   [6:0] j_2_reg_237;
wire    ap_CS_fsm_state66;
reg    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
reg    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg;
wire    ap_CS_fsm_state70;
reg    grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg;
wire    ap_CS_fsm_state75;
wire   [63:0] zext_ln24_2_fu_387_p1;
wire   [63:0] zext_ln31_1_fu_432_p1;
wire    ap_CS_fsm_state71;
wire   [63:0] zext_ln50_fu_593_p1;
wire    ap_CS_fsm_state130;
reg   [5:0] i_fu_98;
reg   [5:0] i_1_fu_118;
wire   [5:0] add_ln39_fu_460_p2;
reg   [5:0] indvars_iv_fu_122;
wire   [5:0] add_ln46_1_fu_582_p2;
reg   [6:0] i_2_fu_126;
wire   [6:0] add_ln46_fu_535_p2;
wire   [31:0] trunc_ln28_fu_413_p1;
wire   [8:0] tmp_1_fu_330_p3;
wire   [10:0] tmp_fu_322_p3;
wire   [10:0] zext_ln24_fu_338_p1;
wire   [10:0] zext_ln24_1_fu_378_p1;
wire   [10:0] add_ln24_1_fu_382_p2;
wire   [47:0] grp_fu_407_p0;
wire   [10:0] zext_ln31_fu_423_p1;
wire   [10:0] add_ln31_fu_427_p2;
wire   [8:0] tmp_3_fu_493_p3;
wire   [10:0] tmp_2_fu_486_p3;
wire   [10:0] zext_ln42_fu_500_p1;
wire   [9:0] tmp_5_fu_553_p3;
wire   [10:0] tmp_4_fu_546_p3;
wire   [10:0] zext_ln49_2_fu_560_p1;
wire   [10:0] zext_ln49_fu_574_p1;
wire   [47:0] grp_fu_612_p0;
reg    grp_fu_407_ap_start;
wire    grp_fu_407_ap_done;
reg    grp_fu_612_ap_start;
wire    grp_fu_612_ap_done;
wire   [47:0] grp_fu_851_p2;
reg  signed [31:0] grp_fu_851_p0;
reg  signed [31:0] grp_fu_851_p1;
reg    grp_fu_851_ce;
reg   [129:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 130'd1;
#0 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg = 1'b0;
#0 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg = 1'b0;
#0 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg = 1'b0;
#0 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg = 1'b0;
end

kernel_ludcmp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start),
    .ap_done(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_done),
    .ap_idle(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_idle),
    .ap_ready(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_ready),
    .w_1(reg_296),
    .j(j_reg_214),
    .add_ln24(add_ln24_reg_666),
    .A_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address0),
    .A_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address1),
    .A_ce1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce1),
    .A_q1(A_q1),
    .zext_ln23(j_reg_214),
    .w_6_out(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_w_6_out),
    .w_6_out_ap_vld(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_w_6_out_ap_vld),
    .grp_fu_851_p_din0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din0),
    .grp_fu_851_p_din1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din1),
    .grp_fu_851_p_dout0(grp_fu_851_p2),
    .grp_fu_851_p_ce(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_ce)
);

kernel_ludcmp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start),
    .ap_done(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_done),
    .ap_idle(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_idle),
    .ap_ready(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_ready),
    .w_5(reg_296),
    .j_5(j_4_reg_653),
    .add_ln24(add_ln24_reg_666),
    .A_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address0),
    .A_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address1),
    .A_ce1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce1),
    .A_q1(A_q1),
    .zext_ln30(j_2_reg_237),
    .w_10_out(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_w_10_out),
    .w_10_out_ap_vld(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_w_10_out_ap_vld),
    .grp_fu_851_p_din0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din0),
    .grp_fu_851_p_din1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din1),
    .grp_fu_851_p_dout0(grp_fu_851_p2),
    .grp_fu_851_p_ce(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_ce)
);

kernel_ludcmp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start),
    .ap_done(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_done),
    .ap_idle(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_idle),
    .ap_ready(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_ready),
    .w(w_reg_776),
    .i_1(i_4_reg_742),
    .add_ln42(add_ln42_reg_781),
    .A_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_address0),
    .A_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_ce0),
    .A_q0(A_q0),
    .y_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_address0),
    .y_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_ce0),
    .y_q0(y_q0),
    .w_3_out(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_w_3_out),
    .w_3_out_ap_vld(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_w_3_out_ap_vld),
    .grp_fu_851_p_din0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din0),
    .grp_fu_851_p_din1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din1),
    .grp_fu_851_p_dout0(grp_fu_851_p2),
    .grp_fu_851_p_ce(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_ce)
);

kernel_ludcmp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9 grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start),
    .ap_done(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_done),
    .ap_idle(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_idle),
    .ap_ready(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_ready),
    .zext_ln46(indvars_iv_load_reg_821),
    .w_2(w_7_reg_816),
    .add_ln49(add_ln49_reg_810),
    .A_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_address0),
    .A_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_ce0),
    .A_q0(A_q0),
    .x_address0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_address0),
    .x_ce0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_ce0),
    .x_q0(x_q0),
    .w_8_out(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_w_8_out),
    .w_8_out_ap_vld(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_w_8_out_ap_vld),
    .grp_fu_851_p_din0(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din0),
    .grp_fu_851_p_din1(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din1),
    .grp_fu_851_p_dout0(grp_fu_851_p2),
    .grp_fu_851_p_ce(grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_ce)
);

kernel_ludcmp_sdiv_48ns_32s_32_52_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_48ns_32s_32_52_seq_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_407_ap_start),
    .done(grp_fu_407_ap_done),
    .din0(grp_fu_407_p0),
    .din1(reg_296),
    .ce(1'b1),
    .dout(grp_fu_407_p2)
);

kernel_ludcmp_sdiv_48ns_32s_32_52_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_48ns_32s_32_52_seq_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_612_ap_start),
    .done(grp_fu_612_ap_done),
    .din0(grp_fu_612_p0),
    .din1(reg_296),
    .ce(1'b1),
    .dout(grp_fu_612_p2)
);

kernel_ludcmp_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_851_p0),
    .din1(grp_fu_851_p1),
    .ce(grp_fu_851_ce),
    .dout(grp_fu_851_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_ready == 1'b1)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state64)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_ready == 1'b1)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state69)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_ready == 1'b1)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_ready == 1'b1)) begin
            grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_118 <= 6'd0;
    end else if (((icmp_ln39_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        i_1_fu_118 <= add_ln39_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_454_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        i_2_fu_126 <= 7'd39;
    end else if (((tmp_6_fu_522_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state72))) begin
        i_2_fu_126 <= add_ln46_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_98 <= 6'd0;
    end else if (((icmp_ln30_fu_417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        i_fu_98 <= add_ln22_reg_661;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_454_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        indvars_iv_fu_122 <= 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        indvars_iv_fu_122 <= add_ln46_1_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_367_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_2_reg_237 <= zext_ln18_reg_674;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        j_2_reg_237 <= add_ln30_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_214 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        j_reg_214 <= add_ln23_reg_699;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_226 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        phi_mul_reg_226 <= add_ln23_1_reg_691;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln30_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        A_addr_2_reg_732 <= zext_ln31_1_fu_432_p1;
        add_ln30_reg_737 <= add_ln30_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_367_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        A_addr_reg_704 <= zext_ln24_2_fu_387_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln22_reg_661 <= add_ln22_fu_316_p2;
        j_4_reg_653 <= i_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln23_1_reg_691 <= add_ln23_1_fu_361_p2;
        add_ln23_reg_699 <= add_ln23_fu_372_p2;
        zext_ln23_reg_686[10 : 0] <= zext_ln23_fu_357_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln24_reg_666[10 : 3] <= add_ln24_fu_342_p2[10 : 3];
        zext_ln18_reg_674[5 : 0] <= zext_ln18_fu_348_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        add_ln42_reg_781[10 : 3] <= add_ln42_fu_504_p2[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        add_ln49_reg_810[10 : 3] <= add_ln49_fu_564_p2[10 : 3];
        w_7_reg_816 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        add_ln50_reg_826 <= add_ln50_fu_577_p2;
        indvars_iv_load_reg_821 <= indvars_iv_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        i_4_reg_742 <= i_1_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        i_5_reg_786 <= i_2_fu_126;
        trunc_ln46_reg_792 <= trunc_ln46_fu_518_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_296 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        sdiv_ln28_reg_724 <= grp_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        sdiv_ln50_reg_846 <= grp_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        w_reg_776 <= b_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_454_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        zext_ln39_reg_752[5 : 0] <= zext_ln39_fu_466_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_522_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state72))) begin
        zext_ln46_reg_800[6 : 0] <= zext_ln46_fu_530_p1[6 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        A_address0 = zext_ln50_fu_593_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        A_address0 = A_addr_2_reg_732;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        A_address0 = zext_ln31_1_fu_432_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_address0 = A_addr_reg_704;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln23_reg_686;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln24_2_fu_387_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        A_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        A_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        A_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        A_address1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_address1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        A_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        A_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        A_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        A_ce1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        A_d0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_w_10_out;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_d0 = trunc_ln28_fu_413_p1;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state61))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_done == 1'b0)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_done == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((tmp_6_fu_522_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_fu_522_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_407_ap_start = 1'b1;
    end else begin
        grp_fu_407_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_612_ap_start = 1'b1;
    end else begin
        grp_fu_612_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_851_ce = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_851_ce = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_851_ce = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_851_ce = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_ce;
    end else begin
        grp_fu_851_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_851_p0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_851_p0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_851_p0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_851_p0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din0;
    end else begin
        grp_fu_851_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_851_p1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_grp_fu_851_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_851_p1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_grp_fu_851_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_851_p1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_grp_fu_851_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_851_p1 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_grp_fu_851_p_din1;
    end else begin
        grp_fu_851_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        x_address0 = zext_ln46_reg_800;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        x_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_address0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        x_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_x_ce0;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        x_we0 = 1'b1;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        y_address0 = zext_ln46_fu_530_p1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        y_address0 = zext_ln39_reg_752;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        y_address0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state72))) begin
        y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        y_ce0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln22_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln23_fu_367_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state62 : begin
            if (((icmp_ln30_fu_417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            if (((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state67 : begin
            if (((icmp_ln39_fu_454_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state72 : begin
            if (((tmp_6_fu_522_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln22_fu_316_p2 = (i_fu_98 + 6'd1);

assign add_ln23_1_fu_361_p2 = (phi_mul_reg_226 + 11'd41);

assign add_ln23_fu_372_p2 = (j_reg_214 + 6'd1);

assign add_ln24_1_fu_382_p2 = (add_ln24_reg_666 + zext_ln24_1_fu_378_p1);

assign add_ln24_fu_342_p2 = (tmp_fu_322_p3 + zext_ln24_fu_338_p1);

assign add_ln30_fu_437_p2 = (j_2_reg_237 + 7'd1);

assign add_ln31_fu_427_p2 = (add_ln24_reg_666 + zext_ln31_fu_423_p1);

assign add_ln39_fu_460_p2 = (i_1_fu_118 + 6'd1);

assign add_ln42_fu_504_p2 = (tmp_2_fu_486_p3 + zext_ln42_fu_500_p1);

assign add_ln46_1_fu_582_p2 = ($signed(indvars_iv_fu_122) + $signed(6'd63));

assign add_ln46_fu_535_p2 = ($signed(i_2_fu_126) + $signed(7'd127));

assign add_ln49_fu_564_p2 = (tmp_4_fu_546_p3 + zext_ln49_2_fu_560_p1);

assign add_ln50_fu_577_p2 = (add_ln49_reg_810 + zext_ln49_fu_574_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_address0 = zext_ln39_fu_466_p1;

assign grp_fu_407_p0 = {{grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_w_6_out}, {16'd0}};

assign grp_fu_612_p0 = {{grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_w_8_out}, {16'd0}};

assign grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_25_3_fu_247_ap_start_reg;

assign grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_32_5_fu_260_ap_start_reg;

assign grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_ap_start_reg;

assign grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_48_9_fu_284_ap_start_reg;

assign icmp_ln22_fu_310_p2 = ((i_fu_98 == 6'd40) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_367_p2 = ((j_reg_214 == i_fu_98) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_417_p2 = ((j_2_reg_237 == 7'd40) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_454_p2 = ((i_1_fu_118 == 6'd40) ? 1'b1 : 1'b0);

assign tmp_1_fu_330_p3 = {{i_fu_98}, {3'd0}};

assign tmp_2_fu_486_p3 = {{i_4_reg_742}, {5'd0}};

assign tmp_3_fu_493_p3 = {{i_4_reg_742}, {3'd0}};

assign tmp_4_fu_546_p3 = {{trunc_ln46_reg_792}, {5'd0}};

assign tmp_5_fu_553_p3 = {{i_5_reg_786}, {3'd0}};

assign tmp_6_fu_522_p3 = i_2_fu_126[32'd6];

assign tmp_fu_322_p3 = {{i_fu_98}, {5'd0}};

assign trunc_ln28_fu_413_p1 = sdiv_ln28_reg_724[31:0];

assign trunc_ln46_fu_518_p1 = i_2_fu_126[5:0];

assign x_d0 = sdiv_ln50_reg_846[31:0];

assign y_d0 = grp_kernel_ludcmp_Pipeline_VITIS_LOOP_41_7_fu_272_w_3_out;

assign zext_ln18_fu_348_p1 = i_fu_98;

assign zext_ln23_fu_357_p1 = phi_mul_reg_226;

assign zext_ln24_1_fu_378_p1 = j_reg_214;

assign zext_ln24_2_fu_387_p1 = add_ln24_1_fu_382_p2;

assign zext_ln24_fu_338_p1 = tmp_1_fu_330_p3;

assign zext_ln31_1_fu_432_p1 = add_ln31_fu_427_p2;

assign zext_ln31_fu_423_p1 = j_2_reg_237;

assign zext_ln39_fu_466_p1 = i_1_fu_118;

assign zext_ln42_fu_500_p1 = tmp_3_fu_493_p3;

assign zext_ln46_fu_530_p1 = i_2_fu_126;

assign zext_ln49_2_fu_560_p1 = tmp_5_fu_553_p3;

assign zext_ln49_fu_574_p1 = i_5_reg_786;

assign zext_ln50_fu_593_p1 = add_ln50_reg_826;

always @ (posedge ap_clk) begin
    add_ln24_reg_666[2:0] <= 3'b000;
    zext_ln18_reg_674[6] <= 1'b0;
    zext_ln23_reg_686[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln39_reg_752[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    add_ln42_reg_781[2:0] <= 3'b000;
    zext_ln46_reg_800[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    add_ln49_reg_810[2:0] <= 3'b000;
end

endmodule //kernel_ludcmp
