rf_stage
decode_pipe
pipelinedregs
decoder
ctl_FSM
mips_core
ext
ext_ctl_reg_clr_cls
exec_stage
alu
muxb_ctl_reg_clr_cls
alu_func_reg_clr_cls
mips_sys
mem_module
mips_alu
alu_muxb
mips_dvc
r32_reg_clr_cls
rf_stage/input_id_cmd
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
ctl_FSM/input_id_cmd
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_6
decoder/always_1/block_1/case_1/block_10/stmt_5
mips_sys/inst_i_mips_core
mips_sys/input_pause
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
pipelinedregs/wire_BUS5674
pipelinedregs/input_alu_func_i
decode_pipe/input_ins_i
mips_sys/input_zz_ins_i
decoder/input_ins_i
mips_core/input_zz_ins_i
decoder/reg_fsm_dly
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
mips_core/input_rst
mips_core/input_pause
rf_stage/input_pause
decoder/always_1/block_1/case_1/block_21
mips_core/wire_NET1572
rf_stage/inst_MAIN_FSM
mips_core/inst_iRF_stage
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_13
mips_sys/input_rst
decoder/always_1/block_1/case_1/block_13/stmt_5
decoder/always_1/block_1/case_1/block_21/stmt_5
ctl_FSM/input_pause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
alu_muxb/always_1/case_1
alu_muxb/always_1
alu_muxb/reg_b_o
alu_muxb/input_ctl
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
r32_reg_clr_cls/input_cls
rf_stage/wire_BUS2085
rf_stage/input_ins_i
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
decoder/assign_2_inst_func
decoder/wire_inst_func
decoder/reg_muxb_ctl
exec_stage/input_alu_func
decoder/reg_ext_ctl
decode_pipe/inst_pipereg
mips_core/wire_BUS5840
pipelinedregs/inst_U14
pipelinedregs/wire_muxb_ctl_o
rf_stage/input_rst_i
ctl_FSM/input_rst
decode_pipe/wire_alu_func_o
decode_pipe/wire_muxb_ctl_o
decode_pipe/wire_ext_ctl_o
decode_pipe/wire_BUS2040
decode_pipe/wire_BUS2094
decode_pipe/wire_BUS2072
decode_pipe/input_pause
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
decoder/always_1/block_1/case_1/block_10
decoder/wire_inst_op
decoder/assign_1_inst_op
ctl_FSM/reg_id2ra_ctl_clr
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
mips_core/wire_NET1606
mem_module/assign_4_Zz_addr
mem_module/wire_Zz_addr
mips_core/wire_zz_addr_o
mips_sys/wire_zz_addr_o
mips_core/inst_MEM_CTL
ctl_FSM/input_irq
decoder/always_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_22
pipelinedregs/input_pause
decode_pipe/input_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ins_cls
rf_stage/wire_NET6658
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
decoder/always_1/block_1/case_1/block_5/stmt_5
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_5
decoder/always_1/block_1/case_1/block_25/stmt_5
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_16/stmt_1
decoder/always_1/block_1/case_1/block_16/stmt_8
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
decoder/reg_alu_func
ext/always_1/case_1/stmt_6
mem_module/input_dmem_addr_i
mem_module/assign_3_dmem_addr_s
mem_module/wire_dmem_addr_s
mips_alu/inst_mips_alu
mips_alu/wire_alu_c
mips_alu/wire_c
mips_alu/assign_1_c
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
mips_core/wire_BUS9589
mips_core/inst_iexec_stage
rf_stage/input_ext_ctl_i
rf_stage/inst_i_ext
rf_stage/wire_ext_o
mips_core/inst_ext_reg
mips_core/wire_BUS7231
mips_core/wire_BUS7219
exec_stage/input_ext_i
pipelinedregs/inst_U26
muxb_ctl_reg_clr_cls/input_cls
pipelinedregs/input_ext_ctl_i
ext/assign_1_instr25_0
ext/wire_instr25_0
ext/input_ins_i
ext_ctl_reg_clr_cls/input_cls
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_clr
decoder/always_1/block_1/case_1/block_14/stmt_5
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
decoder/always_1/block_1/case_1/block_4
rf_stage/wire_ra2ex_ctl_clr_o
alu/always_1/block_1/case_1/stmt_2
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/input_cls
ctl_FSM/always_4
ctl_FSM/reg_CurrState
rf_stage/input_irq_i
mips_dvc/always_6/stmt_1
mips_dvc/always_5/if_1
mips_dvc/reg_cmd
mips_dvc/always_5
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_6
mips_dvc/reg_irq_req_o
mips_core/input_irq_i
ext/input_ctl
mips_core/wire_BUS117
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1
ext/reg_res
ext/always_1/case_1
ext/always_1
exec_stage/input_muxb_ctl_i
mips_alu/input_ctl
mips_core/wire_BUS6275
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/always_1/if_1
pipelinedregs/input_id2ra_ctl_clr
pipelinedregs/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/input_clr
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_clr
ctl_FSM/reg_id2ra_ins_clr
rf_stage/wire_NET6609
pipelinedregs/wire_BUS5483
pipelinedregs/inst_U1
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
mips_alu/input_b
alu/input_b
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
rf_stage/inst_ins_reg
alu_func_reg_clr_cls/input_clr
alu/always_1/block_1/case_1
alu/always_1
alu/always_1/block_1
alu/reg_alu_out
alu/input_alu_func
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/cond
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U26/expr_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
mips_alu/assign_1_c/expr_1
mips_alu/assign_1_c/expr_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U1/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxb/always_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
alu/always_1/block_1/case_1/cond
rf_stage/inst_ins_reg/expr_1
r32_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
mips_sys/constraint_zz_addr_o
