[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847613 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847613 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847613 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11686619 heartbeat IPC: 1.131 cumulative IPC: 1.131 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18843669 heartbeat IPC: 1.397 cumulative IPC: 1.25 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26962384 heartbeat IPC: 1.232 cumulative IPC: 1.244 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34625625 heartbeat IPC: 1.305 cumulative IPC: 1.259 (Simulation time: 00 hr 04 min 47 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31778012 cumulative IPC: 1.259 (Simulation time: 00 hr 04 min 47 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31778012 cumulative IPC: 1.259 (Simulation time: 00 hr 04 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.259 instructions: 40000002 cycles: 31778012
CPU 0 Branch Prediction Accuracy: 94.9% MPKI: 11.51 Average ROB Occupancy at Mispredict: 41.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.634
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197790 HIT:     194183 MISS:       3607 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197790 HIT:     194183 MISS:       3607 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568482 HIT:     460352 MISS:     108130 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430585 HIT:     343137 MISS:      87448 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35389 HIT:      21777 MISS:      13612 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95433 HIT:      95180 MISS:        253 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7075 HIT:        258 MISS:       6817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3281254 HIT:    3017757 MISS:     263497 MSHR_MERGE:      63758
cpu0->cpu0_L1I LOAD         ACCESS:    3281254 HIT:    3017757 MISS:     263497 MSHR_MERGE:      63758
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13314251 HIT:   12897303 MISS:     416948 MSHR_MERGE:     143633
cpu0->cpu0_L1D LOAD         ACCESS:    7420104 HIT:    7124066 MISS:     296038 MSHR_MERGE:      65192
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886412 HIT:    5772587 MISS:     113825 MSHR_MERGE:      78431
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7735 HIT:        650 MISS:       7085 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2907985 HIT:    2865772 MISS:      42213 MSHR_MERGE:      26336
cpu0->cpu0_ITLB LOAD         ACCESS:    2907985 HIT:    2865772 MISS:      42213 MSHR_MERGE:      26336
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.335 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12592764 HIT:   12352771 MISS:     239993 MSHR_MERGE:      58080
cpu0->cpu0_DTLB LOAD         ACCESS:   12592764 HIT:   12352771 MISS:     239993 MSHR_MERGE:      58080
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.853 cycles
cpu0->LLC TOTAL        ACCESS:     136532 HIT:     129185 MISS:       7347 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87448 HIT:      84273 MISS:       3175 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13612 HIT:      10899 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28655 HIT:      28544 MISS:        111 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6817 HIT:       5469 MISS:       1348 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        449
  ROW_BUFFER_MISS:       6787
  AVG DBUS CONGESTED CYCLE: 4.924
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        140
  FULL:          0
Channel 0 REFRESHES ISSUED:       2648
