{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543389422583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543389422591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 02:17:02 2018 " "Processing started: Wed Nov 28 02:17:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543389422591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389422591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241FinalProject -c ECE241FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241FinalProject -c ECE241FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389422592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543389424338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543389424338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecounterram.v 1 1 " "Found 1 design units, including 1 entities, in source file scorecounterram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCounterRam " "Found entity 1: scoreCounterRam" {  } { { "scoreCounterRam.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/scoreCounterRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadscore " "Found entity 1: loadscore" {  } { { "score.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/score.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osulogoram.v 1 1 " "Found 1 design units, including 1 entities, in source file osulogoram.v" { { "Info" "ISGN_ENTITY_NAME" "1 osulogoRAM " "Found entity 1: osulogoRAM" {  } { { "osulogoRAM.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/osulogoRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osulogo.v 1 1 " "Found 1 design units, including 1 entities, in source file osulogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadosu " "Found entity 1: loadosu" {  } { { "osulogo.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/osulogo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverram.v 1 1 " "Found 1 design units, including 1 entities, in source file gameoverram.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverRAM " "Found entity 1: gameoverRAM" {  } { { "gameoverRAM.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverv2.v 1 1 " "Found 1 design units, including 1 entities, in source file gameoverv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadgameover " "Found entity 1: loadgameover" {  } { { "gameoverV2.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/gameoverV2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo/ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo/ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo/PS2_Demo.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Demo/PS2_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/PS2_Demo/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo/hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "PS2_Demo/Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/PS2_Demo/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Demo/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Demo/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/PS2_Demo/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/de1_soc_audio_example.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_demo/de1_soc_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio_Example " "Found entity 1: DE1_SoC_Audio_Example" {  } { { "Audio_Demo/DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436289 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "Audio_Demo/DE1_SoC_Audio_Example.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/DE1_SoC_Audio_Example.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "part2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "part2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "part2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "part2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fill.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "part2/fill.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/part2/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241finalproject.v 2 2 " "Found 2 design units, including 2 entities, in source file ece241finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "ECE241FinalProject.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436391 ""} { "Info" "ISGN_ENTITY_NAME" "2 secondlevel " "Found entity 2: secondlevel" {  } { { "ECE241FinalProject.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ECE241FinalProject.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramgraphics.v 1 1 " "Found 1 design units, including 1 entities, in source file ramgraphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramGraphics " "Found entity 1: ramGraphics" {  } { { "ramGraphics.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ramGraphics.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammap.v 1 1 " "Found 1 design units, including 1 entities, in source file rammap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramMap " "Found entity 1: ramMap" {  } { { "ramMap.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ramMap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammapx.v 1 1 " "Found 1 design units, including 1 entities, in source file rammapx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramMapX " "Found entity 1: ramMapX" {  } { { "ramMapX.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ramMapX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammapy.v 1 1 " "Found 1 design units, including 1 entities, in source file rammapy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramMapY " "Found entity 1: ramMapY" {  } { { "ramMapY.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/ramMapY.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgram.v 1 1 " "Found 1 design units, including 1 entities, in source file bgram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BGRam " "Found entity 1: BGRam" {  } { { "BGRam.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/BGRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loada.v 1 1 " "Found 1 design units, including 1 entities, in source file loada.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadA " "Found entity 1: loadA" {  } { { "loadA.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loads.v 1 1 " "Found 1 design units, including 1 entities, in source file loads.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadS " "Found entity 1: loadS" {  } { { "loadS.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadd.v 1 1 " "Found 1 design units, including 1 entities, in source file loadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadD " "Found entity 1: loadD" {  } { { "loadD.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadf.v 1 1 " "Found 1 design units, including 1 entities, in source file loadf.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadF " "Found entity 1: loadF" {  } { { "loadF.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadF.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyram.v 1 1 " "Found 1 design units, including 1 entities, in source file keyram.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyRam " "Found entity 1: keyRam" {  } { { "keyRam.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/keyRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436552 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" control.v(5) " "Verilog HDL syntax error at control.v(5) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/control.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543389436564 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control control.v(1) " "Ignored design unit \"control\" at control.v(1) due to previous errors" {  } { { "control.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/control.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543389436565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 0 0 " "Found 0 design units, including 0 entities, in source file control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 datapath.v(284) " "Verilog HDL Expression warning at datapath.v(284): truncated literal to match 11 bits" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 284 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543389436575 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 datapath.v(338) " "Verilog HDL Expression warning at datapath.v(338): truncated literal to match 8 bits" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 datapath.v(339) " "Verilog HDL Expression warning at datapath.v(339): truncated literal to match 8 bits" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 339 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 datapath.v(343) " "Verilog HDL Expression warning at datapath.v(343): truncated literal to match 7 bits" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 datapath.v(344) " "Verilog HDL Expression warning at datapath.v(344): truncated literal to match 7 bits" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 344 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(144) " "Verilog HDL information at datapath.v(144): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Colour colour datapath.v(21) " "Verilog HDL Declaration information at datapath.v(21): object \"Colour\" differs only in case from object \"colour\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543389436576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadstuff.v 5 5 " "Found 5 design units, including 5 entities, in source file loadstuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadImage " "Found entity 1: loadImage" {  } { { "loadStuff.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadStuff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436623 ""} { "Info" "ISGN_ENTITY_NAME" "2 loadBG " "Found entity 2: loadBG" {  } { { "loadStuff.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadStuff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436623 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider " "Found entity 3: RateDivider" {  } { { "loadStuff.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadStuff.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436623 ""} { "Info" "ISGN_ENTITY_NAME" "4 genloc " "Found entity 4: genloc" {  } { { "loadStuff.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadStuff.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436623 ""} { "Info" "ISGN_ENTITY_NAME" "5 loadLocation " "Found entity 5: loadLocation" {  } { { "loadStuff.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/loadStuff.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Demo/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Demo/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "Audio_Demo/avconf/avconf.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_demo/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_demo/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "Audio_Demo/avconf/I2C_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/Audio_Demo/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.v 1 1 " "Found 1 design units, including 1 entities, in source file testram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "testram.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/testram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543389436786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/output_files/ECE241FinalProject.map.smsg " "Generated suppressed messages file C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/output_files/ECE241FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389436962 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543389437209 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 28 02:17:17 2018 " "Processing ended: Wed Nov 28 02:17:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543389437209 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543389437209 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543389437209 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389437209 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543389438029 ""}
