# Class 2 CMOS-Design

### common logic signs

![common_logic](img/class2/common_logic.png)

![x_or_nor](img/class2/x_or_nor.png)

### Fundamental Elements

- nMOSä½œé©±åŠ¨å™¨(Pull-down), pMOSä½œè´Ÿè½½å™¨ (Pull-up)

  - PMOSé€‚åˆä¼ å¯¼é«˜ç”µå¹³ (æ¥è¿‘VDD), NMOSé€‚åˆä¼ å¯¼ä½ç”µå¹³(æ¥è¿‘GND/VSS).

  - å¦‚æœNMOSä¼ è¾“é«˜ç”µå¹³ï¼Œéšç€è¾“å‡ºç”µå‹çš„ä¸Šå‡ï¼ŒVgsè¶Šæ¥è¶Šå°ï¼Œä¸€æ–¹é¢ç”µæµé©±åŠ¨èƒ½åŠ›ä¸å¤Ÿï¼Œä¸€æ–¹é¢ç”µå¹³æŸå¤±è¾ƒå¤§

- å¿½ç•¥å†…éƒ¨å®ç°ï¼Œå…³æ³¨è¿æ¥ï¼ˆè¾“å‡ºï¼‰æœ¬è´¨
- $V_{DD}$å’ŒGroundå®ç°äº†NOTï¼Œå‰©ä½™ç”µè·¯å®ç°äº†AND/OR



- AND på¹¶nä¸²
- OR  pä¸²nå¹¶

![nand_gate](img/class2/nand_gate.png)

![nor_gate](img/class2/nor_gate.png)



#### Noise Margins

mosç®¡æ˜¯ç”µå‹æ§åˆ¶çš„åŸä»¶ï¼Œä¸éœ€è¦é¢å¤–ç”µæµï¼Œçœç”µ

#### Sink Current (çŒç”µæµ) and Sourcing Current (æ‹‰ç”µæµ)

#### FANOUT

fanout = min($\displaystyle{\frac{I_{OHmax}}{I_{IHmax}}}$, $\displaystyle{\frac{I_{OLmax}}{I_{ILmax}}}$)

#### Unused Inputs

CMOS inputsä¸åº”æµ®ç©º



> ä»¥ä¸‹å†…å®¹æ²¡æœ‰åœ¨quizæˆ–è€ƒè¯•ä¸­å‡ºç°è¿‡

#### Rise and Fall times

$t_f \propto R_nC$ where $R_n$ is the â€œonâ€ resistance of nâˆ’transistor. 

$t_r \propto R_pC$ where $R_p$ is the â€œonâ€ resistance of pâˆ’transistor. 

#### Propagation Delay

The time between an input change and the corresponding output change

#### Power Consumption

$P_D = VI = V_{cc}\displaystyle{\frac{dQ}{dt}} = V_{cc}\displaystyle{\frac{C_L dV}{dt}} = C_L \cdot V^2_{CC} \cdot f$

$V_{CC}$: the power supply voltage.

ğ‘“ : The transition frequency of the output signal. 

$C_L$: Equivalent capacitive load both internally and externally on the output.

[Back to Outline](courses/EE202-17.md)
