;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17/11/2018 16:13:20
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF47  	GOTO        142
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Data_Ready:
;__Lib_UART_c67.c,34 :: 		
;__Lib_UART_c67.c,35 :: 		
0x001C	0x0E00      	MOVLW       0
0x001E	0xBA9E      	BTFSC       PIR1, 5 
0x0020	0x0E01      	MOVLW       1
0x0022	0x6E00      	MOVWF       R0 
;__Lib_UART_c67.c,36 :: 		
L_end_UART1_Data_Ready:
0x0024	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_UART1_Read:
;__Lib_UART_c67.c,39 :: 		
;__Lib_UART_c67.c,42 :: 		
0x0026	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67.c,43 :: 		
0x002A	0xA2AB      	BTFSS       RCSTA, 1 
0x002C	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67.c,44 :: 		
0x002E	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67.c,45 :: 		
0x0030	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67.c,46 :: 		
L_UART1_Read2:
;__Lib_UART_c67.c,47 :: 		
0x0032	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67.c,48 :: 		
L_end_UART1_Read:
0x0036	0x0012      	RETURN      0
; end of _UART1_Read
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x0038	0x0EFF      	MOVLW       _UART1_Write
0x003A	0x6E22      	MOVWF       _UART_Wr_Ptr 
0x003C	0x0EFF      	MOVLW       hi_addr(_UART1_Write)
0x003E	0x6E23      	MOVWF       _UART_Wr_Ptr+1 
0x0040	0x0EFF      	MOVLW       FARG_UART1_Write_data_
0x0042	0x6E24      	MOVWF       _UART_Wr_Ptr+2 
0x0044	0x0EFF      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0046	0x6E25      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x0048	0x0E26      	MOVLW       _UART1_Read
0x004A	0x6E1D      	MOVWF       _UART_Rd_Ptr 
0x004C	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x004E	0x6E1E      	MOVWF       _UART_Rd_Ptr+1 
0x0050	0x0E00      	MOVLW       0
0x0052	0x6E1F      	MOVWF       _UART_Rd_Ptr+2 
0x0054	0x0E00      	MOVLW       0
0x0056	0x6E20      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x0058	0x0E1C      	MOVLW       _UART1_Data_Ready
0x005A	0x6E15      	MOVWF       _UART_Rdy_Ptr 
0x005C	0x0E00      	MOVLW       hi_addr(_UART1_Data_Ready)
0x005E	0x6E16      	MOVWF       _UART_Rdy_Ptr+1 
0x0060	0x0E00      	MOVLW       0
0x0062	0x6E17      	MOVWF       _UART_Rdy_Ptr+2 
0x0064	0x0E00      	MOVLW       0
0x0066	0x6E18      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x0068	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x006A	0x6E19      	MOVWF       _UART_Tx_Idle_Ptr 
0x006C	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x006E	0x6E1A      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0070	0x0E00      	MOVLW       0
0x0072	0x6E1B      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0074	0x0E00      	MOVLW       0
0x0076	0x6E1C      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x0078	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x007A	0x0E90      	MOVLW       144
0x007C	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x007E	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67.c,26 :: 		
0x0080	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x0082	0xAA9E      	BTFSS       PIR1, 5 
0x0084	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x0086	0xF000CFAE  	MOVFF       RCREG, R0
0x008A	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
L_end_UART1_Init:
0x008C	0x0012      	RETURN      0
; end of _UART1_Init
_main:
;Blue_Ara.c,4 :: 		void main()
;Blue_Ara.c,6 :: 		TRISD=0;
0x008E	0x6A95      	CLRF        TRISD 
;Blue_Ara.c,7 :: 		Uart1_Init(9600);
0x0090	0x86B8      	BSF         BAUDCON, 3, 0
0x0092	0x0E02      	MOVLW       2
0x0094	0x6EB0      	MOVWF       SPBRGH 
0x0096	0x0E08      	MOVLW       8
0x0098	0x6EAF      	MOVWF       SPBRG 
0x009A	0x84AC      	BSF         TXSTA, 2, 0
0x009C	0xDFCD      	RCALL       _UART1_Init
;Blue_Ara.c,8 :: 		delay_ms(100);
0x009E	0x0E03      	MOVLW       3
0x00A0	0x6E0B      	MOVWF       R11, 0
0x00A2	0x0E8A      	MOVLW       138
0x00A4	0x6E0C      	MOVWF       R12, 0
0x00A6	0x0E55      	MOVLW       85
0x00A8	0x6E0D      	MOVWF       R13, 0
L_main0:
0x00AA	0x2E0D      	DECFSZ      R13, 1, 0
0x00AC	0xD7FE      	BRA         L_main0
0x00AE	0x2E0C      	DECFSZ      R12, 1, 0
0x00B0	0xD7FC      	BRA         L_main0
0x00B2	0x2E0B      	DECFSZ      R11, 1, 0
0x00B4	0xD7FA      	BRA         L_main0
0x00B6	0x0000      	NOP
0x00B8	0x0000      	NOP
;Blue_Ara.c,11 :: 		while(1)
L_main1:
;Blue_Ara.c,13 :: 		if(Uart1_Data_Ready())
0x00BA	0xDFB0      	RCALL       _UART1_Data_Ready
0x00BC	0x5200      	MOVF        R0, 1 
0x00BE	0xB4D8      	BTFSC       STATUS, 2 
0x00C0	0xD0D1      	BRA         L_main3
;Blue_Ara.c,15 :: 		registro=Uart1_Read();
0x00C2	0xDFB1      	RCALL       _UART1_Read
0x00C4	0xF021C000  	MOVFF       R0, _registro
;Blue_Ara.c,16 :: 		if(registro== 'A')
0x00C8	0x5000      	MOVF        R0, 0 
0x00CA	0x0A41      	XORLW       65
0x00CC	0xE121      	BNZ         L_main4
;Blue_Ara.c,18 :: 		while(Uart1_Read()!='X')
L_main5:
0x00CE	0xDFAB      	RCALL       _UART1_Read
0x00D0	0x5000      	MOVF        R0, 0 
0x00D2	0x0A58      	XORLW       88
0x00D4	0xE01D      	BZ          L_main6
;Blue_Ara.c,20 :: 		Portd.rd0=1;
0x00D6	0x8083      	BSF         PORTD, 0 
;Blue_Ara.c,21 :: 		delay_ms(1000);
0x00D8	0x0E1A      	MOVLW       26
0x00DA	0x6E0B      	MOVWF       R11, 0
0x00DC	0x0E5E      	MOVLW       94
0x00DE	0x6E0C      	MOVWF       R12, 0
0x00E0	0x0E6E      	MOVLW       110
0x00E2	0x6E0D      	MOVWF       R13, 0
L_main7:
0x00E4	0x2E0D      	DECFSZ      R13, 1, 0
0x00E6	0xD7FE      	BRA         L_main7
0x00E8	0x2E0C      	DECFSZ      R12, 1, 0
0x00EA	0xD7FC      	BRA         L_main7
0x00EC	0x2E0B      	DECFSZ      R11, 1, 0
0x00EE	0xD7FA      	BRA         L_main7
0x00F0	0x0000      	NOP
;Blue_Ara.c,22 :: 		Portd.rd0=0;
0x00F2	0x9083      	BCF         PORTD, 0 
;Blue_Ara.c,23 :: 		delay_ms(1000);
0x00F4	0x0E1A      	MOVLW       26
0x00F6	0x6E0B      	MOVWF       R11, 0
0x00F8	0x0E5E      	MOVLW       94
0x00FA	0x6E0C      	MOVWF       R12, 0
0x00FC	0x0E6E      	MOVLW       110
0x00FE	0x6E0D      	MOVWF       R13, 0
L_main8:
0x0100	0x2E0D      	DECFSZ      R13, 1, 0
0x0102	0xD7FE      	BRA         L_main8
0x0104	0x2E0C      	DECFSZ      R12, 1, 0
0x0106	0xD7FC      	BRA         L_main8
0x0108	0x2E0B      	DECFSZ      R11, 1, 0
0x010A	0xD7FA      	BRA         L_main8
0x010C	0x0000      	NOP
;Blue_Ara.c,24 :: 		}
0x010E	0xD7DF      	BRA         L_main5
L_main6:
;Blue_Ara.c,25 :: 		}
L_main4:
;Blue_Ara.c,26 :: 		if(registro== 'S')
0x0110	0x5021      	MOVF        _registro, 0 
0x0112	0x0A53      	XORLW       83
0x0114	0xE121      	BNZ         L_main9
;Blue_Ara.c,28 :: 		while(Uart1_Read()!='X')
L_main10:
0x0116	0xDF87      	RCALL       _UART1_Read
0x0118	0x5000      	MOVF        R0, 0 
0x011A	0x0A58      	XORLW       88
0x011C	0xE01D      	BZ          L_main11
;Blue_Ara.c,30 :: 		Portd.rd1=1;
0x011E	0x8283      	BSF         PORTD, 1 
;Blue_Ara.c,31 :: 		delay_ms(1000);
0x0120	0x0E1A      	MOVLW       26
0x0122	0x6E0B      	MOVWF       R11, 0
0x0124	0x0E5E      	MOVLW       94
0x0126	0x6E0C      	MOVWF       R12, 0
0x0128	0x0E6E      	MOVLW       110
0x012A	0x6E0D      	MOVWF       R13, 0
L_main12:
0x012C	0x2E0D      	DECFSZ      R13, 1, 0
0x012E	0xD7FE      	BRA         L_main12
0x0130	0x2E0C      	DECFSZ      R12, 1, 0
0x0132	0xD7FC      	BRA         L_main12
0x0134	0x2E0B      	DECFSZ      R11, 1, 0
0x0136	0xD7FA      	BRA         L_main12
0x0138	0x0000      	NOP
;Blue_Ara.c,32 :: 		Portd.rd1=0;
0x013A	0x9283      	BCF         PORTD, 1 
;Blue_Ara.c,33 :: 		delay_ms(1000);
0x013C	0x0E1A      	MOVLW       26
0x013E	0x6E0B      	MOVWF       R11, 0
0x0140	0x0E5E      	MOVLW       94
0x0142	0x6E0C      	MOVWF       R12, 0
0x0144	0x0E6E      	MOVLW       110
0x0146	0x6E0D      	MOVWF       R13, 0
L_main13:
0x0148	0x2E0D      	DECFSZ      R13, 1, 0
0x014A	0xD7FE      	BRA         L_main13
0x014C	0x2E0C      	DECFSZ      R12, 1, 0
0x014E	0xD7FC      	BRA         L_main13
0x0150	0x2E0B      	DECFSZ      R11, 1, 0
0x0152	0xD7FA      	BRA         L_main13
0x0154	0x0000      	NOP
;Blue_Ara.c,34 :: 		}
0x0156	0xD7DF      	BRA         L_main10
L_main11:
;Blue_Ara.c,35 :: 		}
L_main9:
;Blue_Ara.c,36 :: 		if(registro== 'D')
0x0158	0x5021      	MOVF        _registro, 0 
0x015A	0x0A44      	XORLW       68
0x015C	0xE121      	BNZ         L_main14
;Blue_Ara.c,38 :: 		while(Uart1_Read()!='X')
L_main15:
0x015E	0xDF63      	RCALL       _UART1_Read
0x0160	0x5000      	MOVF        R0, 0 
0x0162	0x0A58      	XORLW       88
0x0164	0xE01D      	BZ          L_main16
;Blue_Ara.c,40 :: 		Portd.rd2=1;
0x0166	0x8483      	BSF         PORTD, 2 
;Blue_Ara.c,41 :: 		delay_ms(1000);
0x0168	0x0E1A      	MOVLW       26
0x016A	0x6E0B      	MOVWF       R11, 0
0x016C	0x0E5E      	MOVLW       94
0x016E	0x6E0C      	MOVWF       R12, 0
0x0170	0x0E6E      	MOVLW       110
0x0172	0x6E0D      	MOVWF       R13, 0
L_main17:
0x0174	0x2E0D      	DECFSZ      R13, 1, 0
0x0176	0xD7FE      	BRA         L_main17
0x0178	0x2E0C      	DECFSZ      R12, 1, 0
0x017A	0xD7FC      	BRA         L_main17
0x017C	0x2E0B      	DECFSZ      R11, 1, 0
0x017E	0xD7FA      	BRA         L_main17
0x0180	0x0000      	NOP
;Blue_Ara.c,42 :: 		Portd.rd2=0;
0x0182	0x9483      	BCF         PORTD, 2 
;Blue_Ara.c,43 :: 		delay_ms(1000);
0x0184	0x0E1A      	MOVLW       26
0x0186	0x6E0B      	MOVWF       R11, 0
0x0188	0x0E5E      	MOVLW       94
0x018A	0x6E0C      	MOVWF       R12, 0
0x018C	0x0E6E      	MOVLW       110
0x018E	0x6E0D      	MOVWF       R13, 0
L_main18:
0x0190	0x2E0D      	DECFSZ      R13, 1, 0
0x0192	0xD7FE      	BRA         L_main18
0x0194	0x2E0C      	DECFSZ      R12, 1, 0
0x0196	0xD7FC      	BRA         L_main18
0x0198	0x2E0B      	DECFSZ      R11, 1, 0
0x019A	0xD7FA      	BRA         L_main18
0x019C	0x0000      	NOP
;Blue_Ara.c,44 :: 		}
0x019E	0xD7DF      	BRA         L_main15
L_main16:
;Blue_Ara.c,45 :: 		}
L_main14:
;Blue_Ara.c,46 :: 		if(registro== 'W')
0x01A0	0x5021      	MOVF        _registro, 0 
0x01A2	0x0A57      	XORLW       87
0x01A4	0xE121      	BNZ         L_main19
;Blue_Ara.c,48 :: 		while(Uart1_Read()!='X')
L_main20:
0x01A6	0xDF3F      	RCALL       _UART1_Read
0x01A8	0x5000      	MOVF        R0, 0 
0x01AA	0x0A58      	XORLW       88
0x01AC	0xE01D      	BZ          L_main21
;Blue_Ara.c,50 :: 		Portd.rd3=1;
0x01AE	0x8683      	BSF         PORTD, 3 
;Blue_Ara.c,51 :: 		delay_ms(1000);
0x01B0	0x0E1A      	MOVLW       26
0x01B2	0x6E0B      	MOVWF       R11, 0
0x01B4	0x0E5E      	MOVLW       94
0x01B6	0x6E0C      	MOVWF       R12, 0
0x01B8	0x0E6E      	MOVLW       110
0x01BA	0x6E0D      	MOVWF       R13, 0
L_main22:
0x01BC	0x2E0D      	DECFSZ      R13, 1, 0
0x01BE	0xD7FE      	BRA         L_main22
0x01C0	0x2E0C      	DECFSZ      R12, 1, 0
0x01C2	0xD7FC      	BRA         L_main22
0x01C4	0x2E0B      	DECFSZ      R11, 1, 0
0x01C6	0xD7FA      	BRA         L_main22
0x01C8	0x0000      	NOP
;Blue_Ara.c,52 :: 		Portd.rd3=0;
0x01CA	0x9683      	BCF         PORTD, 3 
;Blue_Ara.c,53 :: 		delay_ms(1000);
0x01CC	0x0E1A      	MOVLW       26
0x01CE	0x6E0B      	MOVWF       R11, 0
0x01D0	0x0E5E      	MOVLW       94
0x01D2	0x6E0C      	MOVWF       R12, 0
0x01D4	0x0E6E      	MOVLW       110
0x01D6	0x6E0D      	MOVWF       R13, 0
L_main23:
0x01D8	0x2E0D      	DECFSZ      R13, 1, 0
0x01DA	0xD7FE      	BRA         L_main23
0x01DC	0x2E0C      	DECFSZ      R12, 1, 0
0x01DE	0xD7FC      	BRA         L_main23
0x01E0	0x2E0B      	DECFSZ      R11, 1, 0
0x01E2	0xD7FA      	BRA         L_main23
0x01E4	0x0000      	NOP
;Blue_Ara.c,54 :: 		}
0x01E6	0xD7DF      	BRA         L_main20
L_main21:
;Blue_Ara.c,55 :: 		}
L_main19:
;Blue_Ara.c,56 :: 		if(registro== 'P')
0x01E8	0x5021      	MOVF        _registro, 0 
0x01EA	0x0A50      	XORLW       80
0x01EC	0xE11C      	BNZ         L_main24
;Blue_Ara.c,58 :: 		Portd.rd4=1;
0x01EE	0x8883      	BSF         PORTD, 4 
;Blue_Ara.c,59 :: 		delay_ms(1000);
0x01F0	0x0E1A      	MOVLW       26
0x01F2	0x6E0B      	MOVWF       R11, 0
0x01F4	0x0E5E      	MOVLW       94
0x01F6	0x6E0C      	MOVWF       R12, 0
0x01F8	0x0E6E      	MOVLW       110
0x01FA	0x6E0D      	MOVWF       R13, 0
L_main25:
0x01FC	0x2E0D      	DECFSZ      R13, 1, 0
0x01FE	0xD7FE      	BRA         L_main25
0x0200	0x2E0C      	DECFSZ      R12, 1, 0
0x0202	0xD7FC      	BRA         L_main25
0x0204	0x2E0B      	DECFSZ      R11, 1, 0
0x0206	0xD7FA      	BRA         L_main25
0x0208	0x0000      	NOP
;Blue_Ara.c,60 :: 		Portd.rd4=0;
0x020A	0x9883      	BCF         PORTD, 4 
;Blue_Ara.c,61 :: 		delay_ms(1000);
0x020C	0x0E1A      	MOVLW       26
0x020E	0x6E0B      	MOVWF       R11, 0
0x0210	0x0E5E      	MOVLW       94
0x0212	0x6E0C      	MOVWF       R12, 0
0x0214	0x0E6E      	MOVLW       110
0x0216	0x6E0D      	MOVWF       R13, 0
L_main26:
0x0218	0x2E0D      	DECFSZ      R13, 1, 0
0x021A	0xD7FE      	BRA         L_main26
0x021C	0x2E0C      	DECFSZ      R12, 1, 0
0x021E	0xD7FC      	BRA         L_main26
0x0220	0x2E0B      	DECFSZ      R11, 1, 0
0x0222	0xD7FA      	BRA         L_main26
0x0224	0x0000      	NOP
;Blue_Ara.c,62 :: 		}
L_main24:
;Blue_Ara.c,63 :: 		if(registro== 'R')
0x0226	0x5021      	MOVF        _registro, 0 
0x0228	0x0A52      	XORLW       82
0x022A	0xE11C      	BNZ         L_main27
;Blue_Ara.c,65 :: 		Portd.rd5=1;
0x022C	0x8A83      	BSF         PORTD, 5 
;Blue_Ara.c,66 :: 		delay_ms(1000);
0x022E	0x0E1A      	MOVLW       26
0x0230	0x6E0B      	MOVWF       R11, 0
0x0232	0x0E5E      	MOVLW       94
0x0234	0x6E0C      	MOVWF       R12, 0
0x0236	0x0E6E      	MOVLW       110
0x0238	0x6E0D      	MOVWF       R13, 0
L_main28:
0x023A	0x2E0D      	DECFSZ      R13, 1, 0
0x023C	0xD7FE      	BRA         L_main28
0x023E	0x2E0C      	DECFSZ      R12, 1, 0
0x0240	0xD7FC      	BRA         L_main28
0x0242	0x2E0B      	DECFSZ      R11, 1, 0
0x0244	0xD7FA      	BRA         L_main28
0x0246	0x0000      	NOP
;Blue_Ara.c,67 :: 		Portd.rd5=0;
0x0248	0x9A83      	BCF         PORTD, 5 
;Blue_Ara.c,68 :: 		delay_ms(1000);
0x024A	0x0E1A      	MOVLW       26
0x024C	0x6E0B      	MOVWF       R11, 0
0x024E	0x0E5E      	MOVLW       94
0x0250	0x6E0C      	MOVWF       R12, 0
0x0252	0x0E6E      	MOVLW       110
0x0254	0x6E0D      	MOVWF       R13, 0
L_main29:
0x0256	0x2E0D      	DECFSZ      R13, 1, 0
0x0258	0xD7FE      	BRA         L_main29
0x025A	0x2E0C      	DECFSZ      R12, 1, 0
0x025C	0xD7FC      	BRA         L_main29
0x025E	0x2E0B      	DECFSZ      R11, 1, 0
0x0260	0xD7FA      	BRA         L_main29
0x0262	0x0000      	NOP
;Blue_Ara.c,69 :: 		}
L_main27:
;Blue_Ara.c,70 :: 		}
L_main3:
;Blue_Ara.c,71 :: 		}
0x0264	0xD72A      	BRA         L_main1
;Blue_Ara.c,72 :: 		}
L_end_main:
0x0266	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [10]    _UART1_Data_Ready
0x0026      [18]    _UART1_Read
0x0038      [86]    _UART1_Init
0x008E     [474]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0001       [1]    R1
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _UART_Rdy_Ptr
0x0019       [4]    _UART_Tx_Idle_Ptr
0x001D       [4]    _UART_Rd_Ptr
0x0021       [1]    _registro
0x0022       [4]    _UART_Wr_Ptr
0x0F83       [1]    PORTD
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F95       [1]    TRISD
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
