/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [21:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [12:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[31] | ~(in_data[5]);
  assign celloutsig_0_37z = celloutsig_0_11z | ~(celloutsig_0_2z[0]);
  assign celloutsig_0_39z = celloutsig_0_28z | ~(celloutsig_0_6z[1]);
  assign celloutsig_0_40z = celloutsig_0_37z | ~(_00_);
  assign celloutsig_0_44z = celloutsig_0_5z | ~(celloutsig_0_2z[0]);
  assign celloutsig_0_53z = celloutsig_0_6z[2] | ~(celloutsig_0_40z);
  assign celloutsig_0_63z = celloutsig_0_53z | ~(celloutsig_0_4z[0]);
  assign celloutsig_1_4z = celloutsig_1_3z[3] | ~(celloutsig_1_1z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_8z = celloutsig_0_4z[2] | ~(celloutsig_0_7z);
  assign celloutsig_1_19z = celloutsig_1_1z | ~(celloutsig_1_2z[3]);
  assign celloutsig_0_12z = celloutsig_0_6z[2] | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_13z = in_data[56] | ~(celloutsig_0_7z);
  assign celloutsig_0_24z = celloutsig_0_21z | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_26z = celloutsig_0_6z[0] | ~(celloutsig_0_20z);
  assign celloutsig_0_28z = celloutsig_0_18z | ~(celloutsig_0_1z[1]);
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 22'h000000;
    else _02_ <= in_data[141:120];
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= in_data[93:90];
  assign { _03_[3], _01_, _03_[1], _00_ } = _21_;
  assign celloutsig_0_32z = celloutsig_0_6z - { celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_36z = { celloutsig_0_6z[2:1], celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_18z } - { celloutsig_0_10z[3:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[77:75] - celloutsig_0_2z[2:0];
  assign celloutsig_0_43z = { celloutsig_0_11z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_39z } - { celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_47z = { celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_15z } - { celloutsig_0_43z[9:0], celloutsig_0_16z };
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_0z } - celloutsig_0_1z;
  assign celloutsig_1_2z = { in_data[118:116], celloutsig_1_1z } - _02_[18:15];
  assign celloutsig_1_3z = in_data[186:178] - _02_[10:2];
  assign celloutsig_1_7z = { _02_[16:5], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } - { _02_[18:11], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } - { _01_, _03_[1], _00_, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[94], celloutsig_0_0z, celloutsig_0_0z } - { in_data[90:89], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z } - { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_10z[3:1] - celloutsig_0_2z[3:1];
  assign celloutsig_0_2z = { in_data[67], celloutsig_0_1z } - { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_22z = { _03_[3], _01_, _03_[1], celloutsig_0_5z, celloutsig_0_13z } - { celloutsig_0_6z[2], _03_[3], _01_, _03_[1], _00_ };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] & celloutsig_0_1z[2]) | in_data[61]);
  assign celloutsig_0_30z = ~((celloutsig_0_21z & celloutsig_0_13z) | celloutsig_0_22z[0]);
  assign celloutsig_0_45z = ~((_00_ & celloutsig_0_26z) | celloutsig_0_36z[1]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & in_data[46]) | celloutsig_0_0z);
  assign celloutsig_0_64z = ~((celloutsig_0_45z & celloutsig_0_44z) | celloutsig_0_47z[7]);
  assign celloutsig_1_1z = ~((_02_[12] & _02_[19]) | in_data[190]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[6] & celloutsig_1_2z[1]) | _02_[5]);
  assign celloutsig_1_18z = ~((in_data[191] & celloutsig_1_2z[2]) | celloutsig_1_7z[0]);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[1] & celloutsig_0_5z) | celloutsig_0_8z);
  assign celloutsig_0_15z = ~((celloutsig_0_10z[3] & celloutsig_0_4z[2]) | celloutsig_0_10z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_12z) | celloutsig_0_11z);
  assign celloutsig_0_20z = ~((_03_[3] & celloutsig_0_14z[3]) | celloutsig_0_14z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_18z & celloutsig_0_3z) | celloutsig_0_4z[0]);
  assign celloutsig_0_23z = ~((celloutsig_0_3z & celloutsig_0_7z) | celloutsig_0_16z[1]);
  assign { _03_[2], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
