
11. Printing statistics.

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs ===

   Number of wires:                  7
   Number of wire bits:            521
   Number of public wires:           7
   Number of public wire bits:     521
   Number of ports:                  7
   Number of port bits:            521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode ===

   Number of wires:                  7
   Number of wire bits:            425
   Number of public wires:           7
   Number of public wire bits:     425
   Number of ports:                  7
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1

=== addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs ===

   Number of wires:                  7
   Number of wire bits:            133
   Number of public wires:           7
   Number of public wire bits:     133
   Number of ports:                  7
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:                140
   Number of wire bits:            721
   Number of public wires:           9
   Number of public wire bits:     527
   Number of ports:                  8
   Number of port bits:            522
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $ge_32                          5
     $logic_and_1                    5
     $logic_not_32                   5
     $logic_or_1                     5
     $lt_32                          5
     $mux_1                         16
     $mux_3                         11
     $not_1                         10

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                115
   Number of wire bits:            593
   Number of public wires:           9
   Number of public wire bits:     430
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                         13
     $mux_3                          9
     $not_1                          8

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                115
   Number of wire bits:            593
   Number of public wires:           9
   Number of public wire bits:     430
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                         13
     $mux_3                          9
     $not_1                          8

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                115
   Number of wire bits:            593
   Number of public wires:           9
   Number of public wire bits:     430
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                         13
     $mux_3                          9
     $not_1                          8

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync ===

   Number of wires:                115
   Number of wire bits:            593
   Number of public wires:           9
   Number of public wire bits:     430
   Number of ports:                  8
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $ge_32                          4
     $logic_and_1                    4
     $logic_not_32                   4
     $logic_or_1                     4
     $lt_32                          4
     $mux_1                         13
     $mux_3                          9
     $not_1                          8

=== addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:                 40
   Number of wire bits:            197
   Number of public wires:           9
   Number of public wire bits:     135
   Number of ports:                  8
   Number of port bits:            134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $ge_32                          1
     $logic_and_1                    1
     $logic_not_32                   1
     $logic_or_1                     1
     $lt_32                          1
     $mux_1                          7
     $not_1                          2

=== apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart ===

   Number of wires:                936
   Number of wire bits:           1531
   Number of public wires:         166
   Number of public wire bits:     387
   Number of ports:                 21
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                436
     $add_32                         2
     $aldff_1                       29
     $aldff_11                       1
     $aldff_2                        2
     $aldff_6                        1
     $aldff_7                        1
     $aldff_8                        7
     $eq_2                          16
     $eq_3                          18
     $logic_and_1                   74
     $logic_not_2                    6
     $logic_not_3                    6
     $mux_1                        112
     $mux_11                         2
     $mux_2                          5
     $mux_4                          1
     $mux_6                          4
     $mux_7                          6
     $mux_8                          9
     $not_1                         58
     $or_1                          41
     $pmux_1                         3
     $pmux_11                        1
     $pmux_2                         1
     $pmux_8                         1
     $reduce_bool_3                  1
     $reduce_bool_7                  2
     $sub_32                         1
     slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
     uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
     uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
     uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
     uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req ===

   Number of wires:                 39
   Number of wire bits:            159
   Number of public wires:          27
   Number of public wire bits:     147
   Number of ports:                 14
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $aldff_1                        4
     $and_1                          4
     $logic_not_1                    6
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp ===

   Number of wires:                 39
   Number of wire bits:            138
   Number of public wires:          27
   Number of public wire bits:     126
   Number of ports:                 14
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $aldff_1                        4
     $and_1                          4
     $logic_not_1                    6
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

   Number of wires:                 37
   Number of wire bits:            277
   Number of public wires:          15
   Number of public wire bits:     175
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $aldff_1                        2
     $dff_2                          1
     $dff_32                         1
     $dff_7                          1
     $logic_and_1                    2
     $logic_not_1                    2
     $mux_1                          3
     $mux_41                         1
     $ne_1                           2
     $not_1                          1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

   Number of wires:                 37
   Number of wire bits:            235
   Number of public wires:          15
   Number of public wire bits:     147
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $aldff_1                        2
     $dff_2                          1
     $dff_32                         1
     $logic_and_1                    2
     $logic_not_1                    2
     $mux_1                          3
     $mux_34                         1
     $ne_1                           2
     $not_1                          1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

   Number of wires:                 37
   Number of wire bits:            397
   Number of public wires:          14
   Number of public wire bits:     174
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $aldff_1                        1
     $dff_2                          1
     $dff_32                         1
     $dff_7                          1
     $eq_1                           1
     $logic_and_1                    1
     $logic_not_1                    1
     $mux_1                          3
     $mux_41                         3
     $not_1                          1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

   Number of wires:                 37
   Number of wire bits:            334
   Number of public wires:          14
   Number of public wire bits:     146
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $aldff_1                        1
     $dff_2                          1
     $dff_32                         1
     $eq_1                           1
     $logic_and_1                    1
     $logic_not_1                    1
     $mux_1                          3
     $mux_34                         3
     $not_1                          1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 77
   Number of wire bits:             96
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    5
     $mux_1                          6
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 77
   Number of wire bits:             96
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    5
     $mux_1                          6
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 77
   Number of wire bits:             96
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    5
     $mux_1                          6
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 77
   Number of wire bits:             96
   Number of public wires:          15
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    5
     $mux_1                          6
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 85
   Number of wire bits:            108
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $aldff_1                        1
     $aldff_2                        2
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    8
     $mux_1                          9
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 85
   Number of wire bits:            108
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $aldff_1                        1
     $aldff_2                        2
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    8
     $mux_1                          9
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 85
   Number of wire bits:            108
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $aldff_1                        1
     $aldff_2                        2
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    8
     $mux_1                          9
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 85
   Number of wire bits:            108
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $aldff_1                        1
     $aldff_2                        2
     $eq_2                           9
     $logic_not_1                    2
     $logic_not_2                    8
     $mux_1                          9
     $mux_2                          9
     $not_1                          1
     $pmux_1                         2
     $pmux_2                         1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                226
   Number of wire bits:            385
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $aldff_2                        1
     $aldff_4                        1
     $eq_2                          15
     $eq_4                          44
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_2                    5
     $logic_not_4                    2
     $logic_or_1                     2
     $mux_1                          9
     $mux_2                          1
     $mux_4                         32
     $pmux_1                         8
     $pmux_2                         1
     $pmux_4                         1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                226
   Number of wire bits:            385
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $aldff_2                        1
     $aldff_4                        1
     $eq_2                          15
     $eq_4                          44
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_2                    5
     $logic_not_4                    2
     $logic_or_1                     2
     $mux_1                          9
     $mux_2                          1
     $mux_4                         32
     $pmux_1                         8
     $pmux_2                         1
     $pmux_4                         1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                226
   Number of wire bits:            385
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $aldff_2                        1
     $aldff_4                        1
     $eq_2                          15
     $eq_4                          44
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_2                    5
     $logic_not_4                    2
     $logic_or_1                     2
     $mux_1                          9
     $mux_2                          1
     $mux_4                         32
     $pmux_1                         8
     $pmux_2                         1
     $pmux_4                         1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                226
   Number of wire bits:            385
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $aldff_2                        1
     $aldff_4                        1
     $eq_2                          15
     $eq_4                          44
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_2                    5
     $logic_not_4                    2
     $logic_or_1                     2
     $mux_1                          9
     $mux_2                          1
     $mux_4                         32
     $pmux_1                         8
     $pmux_2                         1
     $pmux_4                         1
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

=== core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ===

   Number of wires:                 27
   Number of wire bits:            293
   Number of public wires:          26
   Number of public wire bits:     261
   Number of ports:                 25
   Number of port bits:            229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1

=== croc_chip ===

   Number of wires:                 65
   Number of wire bits:            158
   Number of public wires:          65
   Number of public wire bits:     158
   Number of ports:                 48
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     croc_soc$croc_chip.i_croc_soc      1
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4

=== croc_domain$croc_chip.i_croc_soc.i_croc ===

   Number of wires:                 96
   Number of wire bits:           3746
   Number of public wires:          92
   Number of public wire bits:    3742
   Number of ports:                 22
   Number of port bits:            367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $not_1                          3
     $or_1                           1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
     core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
     dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
     dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
     gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
     obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
     reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
     soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
     timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1

=== croc_soc$croc_chip.i_croc_soc ===

   Number of wires:                 24
   Number of wire bits:            369
   Number of public wires:          24
   Number of public wire bits:     369
   Number of ports:                 16
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     croc_domain$croc_chip.i_croc_soc.i_croc      1
     rstgen$croc_chip.i_croc_soc.i_rstgen      1
     sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
     user_domain$croc_chip.i_croc_soc.i_user      1

=== cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i ===

   Number of wires:                223
   Number of wire bits:           2415
   Number of public wires:          71
   Number of public wire bits:    1477
   Number of ports:                 15
   Number of port bits:            369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $add_34                         1
     $and_1                          1
     $and_32                         1
     $eq_7                          64
     $logic_not_32                   1
     $logic_not_7                    1
     $mux_1                         10
     $mux_32                         3
     $mux_5                          1
     $not_1                          5
     $not_33                         1
     $or_1                           2
     $or_32                          1
     $pmux_1                         1
     $pmux_32                        2
     $pmux_33                        2
     $reduce_or_13                   1
     $reduce_or_4                    2
     $reduce_or_5                    3
     $reduce_or_6                    2
     $reduce_or_8                    1
     $sshr_33                        1
     $sub_32                         1
     $xor_1                          2
     $xor_32                         1

=== cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i ===

   Number of wires:                252
   Number of wire bits:           1703
   Number of public wires:           8
   Number of public wire bits:      70
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                211
     $eq_2                          35
     $eq_3                          63
     $eq_5                           1
     $logic_not_2                    8
     $logic_not_3                    8
     $logic_not_5                    3
     $logic_not_6                    1
     $logic_not_8                    1
     $mux_1                         37
     $mux_32                        27
     $ne_2                           1
     $not_1                          2
     $pmux_1                         5
     $pmux_32                        6
     $reduce_bool_5                  2
     $reduce_or_2                    5
     $reduce_or_4                    4
     $reduce_or_5                    2

=== cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i ===

   Number of wires:               1067
   Number of wire bits:           2226
   Number of public wires:         102
   Number of public wire bits:     280
   Number of ports:                 56
   Number of port bits:            225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                548
     $add_32                         1
     $aldff_1                        8
     $aldff_4                        1
     $and_1                         20
     $eq_2                           2
     $eq_4                         144
     $logic_and_1                    7
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_not_4                    3
     $logic_or_1                     9
     $mux_1                        181
     $mux_2                          3
     $mux_3                         15
     $mux_32                         7
     $mux_4                         60
     $mux_7                         29
     $ne_2                           1
     $ne_4                           2
     $not_1                         10
     $or_1                          18
     $pmux_1                        11
     $pmux_2                         1
     $pmux_3                         2
     $pmux_32                        1
     $pmux_4                         1
     $pmux_7                         2
     $reduce_bool_16                 1

=== cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex ===

   Number of wires:                163
   Number of wire bits:           1821
   Number of public wires:         154
   Number of public wire bits:    1801
   Number of ports:                 30
   Number of port bits:            392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and_1                          1
     $mux_12                         1
     $not_1                          1
     $or_1                           3
     cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i      1
     cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i      1
     cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i      1
     cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i      1
     cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i      1
     cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i      1
     cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i      1

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i ===

   Number of wires:                 32
   Number of wire bits:           1008
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_64                         1
     $aldff_64                       1
     $logic_not_1                    1
     $mux_64                         4
     $or_1                           1

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i ===

   Number of wires:                 32
   Number of wire bits:           1008
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_64                         1
     $aldff_64                       1
     $logic_not_1                    1
     $mux_64                         4
     $or_1                           1

=== cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i ===

   Number of wires:                992
   Number of wire bits:          14350
   Number of public wires:         142
   Number of public wire bits:    5514
   Number of ports:                 56
   Number of port bits:            581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                890
     $aldff_2                        1
     $aldff_3                        1
     $and_1                         13
     $and_19                         1
     $and_32                         1
     $eq_12                        361
     $eq_2                           7
     $eq_32                          1
     $eq_5                         124
     $ge_6                           5
     $gt_2                           1
     $logic_and_1                    5
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_not_5                    4
     $lt_32                          1
     $lt_7                           2
     $mux_1                        210
     $mux_2                         10
     $mux_3                          6
     $mux_32                        39
     $mux_4                          5
     $mux_6                          3
     $mux_64                        16
     $mux_7                          7
     $ne_2                           3
     $not_1                          9
     $not_32                         1
     $not_6                          3
     $or_1                           2
     $or_32                          1
     $pmux_1                         4
     $pmux_2                         1
     $pmux_32                        3
     $pmux_4                         1
     $pmux_7                         1
     $reduce_bool_2                  2
     $reduce_bool_20                 1
     $reduce_bool_3                  1
     $reduce_or_19                   1
     $reduce_or_2                    1
     $reduce_or_29                   2
     $reduce_or_31                   6
     cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i      1
     cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr      1
     cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr      1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_1                        1
     $logic_not_1                    1
     $mux_1                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_1                        1
     $logic_not_1                    1
     $mux_1                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr ===

   Number of wires:                 13
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_7                        1
     $logic_not_1                    1
     $mux_7                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr ===

   Number of wires:                 13
   Number of wire bits:            103
   Number of public wires:           7
   Number of public wire bits:      61
   Number of ports:                  6
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_19                       1
     $logic_not_1                    1
     $mux_19                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr ===

   Number of wires:                 13
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_7                        1
     $logic_not_1                    1
     $mux_7                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      13
   Number of ports:                  6
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_3                        1
     $logic_not_1                    1
     $mux_3                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr ===

   Number of wires:                 13
   Number of wire bits:             38
   Number of public wires:           7
   Number of public wire bits:      22
   Number of ports:                  6
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_6                        1
     $logic_not_1                    1
     $mux_6                          1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff_32                       1
     $logic_not_1                    1
     $mux_32                         1

=== cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i ===

   Number of wires:               1297
   Number of wire bits:           2959
   Number of public wires:          64
   Number of public wire bits:     437
   Number of ports:                 46
   Number of port bits:            319
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                876
     $and_1                          1
     $eq_10                        112
     $eq_12                          8
     $eq_2                          15
     $eq_3                          52
     $eq_5                          16
     $eq_7                         235
     $logic_and_1                    1
     $logic_not_1                    1
     $logic_not_10                   2
     $logic_not_12                   2
     $logic_not_2                    7
     $logic_not_3                    9
     $logic_not_5                    4
     $logic_or_1                     2
     $meminit                        1
     $memrd_v2                       1
     $mux_1                        192
     $mux_2                         29
     $mux_3                         11
     $mux_5                          1
     $mux_7                        126
     $not_1                          7
     $pmux_1                        20
     $pmux_2                         8
     $pmux_3                         1
     $pmux_7                         5
     $reduce_bool_3                  1
     $reduce_bool_5                  2
     $reduce_or_10                   1
     $reduce_or_2                    1
     $reduce_or_6                    2

=== cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i ===

   Number of wires:                 49
   Number of wire bits:            860
   Number of public wires:          35
   Number of public wire bits:     682
   Number of ports:                 22
   Number of port bits:            382
   Number of memories:               1
   Number of memory bits:           68
   Number of processes:              0
   Number of cells:                  5
     $memrd_v2                       2
     $not_1                          1
     $reduce_or_2                    1
     cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i      1

=== cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i ===

   Number of wires:                182
   Number of wire bits:           1157
   Number of public wires:          40
   Number of public wire bits:     523
   Number of ports:                 14
   Number of port bits:            139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $add_31                         1
     $aldff_1                        3
     $aldff_3                        1
     $aldff_31                       1
     $aldff_32                       3
     $and_1                         27
     $logic_not_1                    5
     $mux_1                         18
     $mux_31                         2
     $mux_32                         8
     $ne_2                           2
     $not_1                         17
     $or_1                          11

=== cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i ===

   Number of wires:                559
   Number of wire bits:           2097
   Number of public wires:         171
   Number of public wire bits:    1295
   Number of ports:                 93
   Number of port bits:            760
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                234
     $aldff_1                        3
     $aldff_34                       2
     $and_1                         32
     $eq_12                          7
     $eq_2                           5
     $eq_3                           5
     $eq_7                           1
     $logic_and_1                    2
     $logic_not_1                    5
     $logic_not_2                    1
     $logic_not_3                    1
     $logic_or_1                     7
     $mux_1                         85
     $mux_2                          1
     $mux_3                          1
     $mux_32                         3
     $mux_34                         2
     $not_1                         45
     $or_1                           9
     $pmux_1                        11
     $pmux_32                        3
     $reduce_bool_2                  1
     cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i      1
     cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i      1

=== cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i ===

   Number of wires:                125
   Number of wire bits:           1007
   Number of public wires:          62
   Number of public wire bits:     604
   Number of ports:                 35
   Number of port bits:            400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        6
     $aldff_16                       1
     $aldff_32                       3
     $and_1                         11
     $eq_2                           3
     $eq_3                           4
     $logic_not_1                    2
     $logic_not_2                    1
     $logic_not_3                    1
     $mux_1                          4
     $mux_16                         1
     $mux_32                         3
     $not_1                          6
     $or_1                           4
     $pmux_32                        2
     cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i      1
     cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i      1

=== cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i ===

   Number of wires:                521
   Number of wire bits:           2379
   Number of public wires:          57
   Number of public wire bits:     590
   Number of ports:                 28
   Number of port bits:            249
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                319
     $aldff_1                        5
     $aldff_2                        2
     $aldff_24                       1
     $aldff_3                        1
     $aldff_32                       1
     $and_1                          9
     $eq_2                          42
     $eq_3                          46
     $logic_and_1                    2
     $logic_not_1                   14
     $logic_not_2                   16
     $logic_not_3                   24
     $logic_or_1                     4
     $mux_1                         62
     $mux_2                          2
     $mux_24                         1
     $mux_3                         19
     $mux_32                        18
     $mux_4                         11
     $not_1                         10
     $or_1                           5
     $pmux_1                         8
     $pmux_3                         1
     $pmux_32                        5
     $pmux_4                         5
     $reduce_bool_2                  1
     $reduce_bool_3                  1
     $reduce_or_2                    3

=== cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i ===

   Number of wires:                111
   Number of wire bits:            742
   Number of public wires:          45
   Number of public wire bits:     425
   Number of ports:                 18
   Number of port bits:            173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add_32                         1
     $aldff_1                        2
     $aldff_2                        2
     $aldff_32                       2
     $and_1                         19
     $logic_not_1                    4
     $mux_2                          2
     $mux_32                         5
     $not_1                          7
     $or_1                          11
     $or_2                           1
     $reduce_and_2                   1
     $reduce_or_2                    1
     cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i      1

=== cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i ===

   Number of wires:                342
   Number of wire bits:           6542
   Number of public wires:          14
   Number of public wire bits:    2163
   Number of ports:                 10
   Number of port bits:            115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $aldff_32                      31
     $eq_5                          31
     $logic_not_1                   31
     $lt_7                           2
     $mux_1                         31
     $mux_32                        95

=== cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i ===

   Number of wires:                 28
   Number of wire bits:            286
   Number of public wires:          19
   Number of public wire bits:     184
   Number of ports:                 17
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and_1                          4
     $and_32                         2
     $not_1                          1
     $or_32                          1
     $reduce_or_2                    1

=== debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom ===

   Number of wires:                 25
   Number of wire bits:           3673
   Number of public wires:           8
   Number of public wire bits:    1421
   Number of ports:                  5
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $aldff_5                        1
     $logic_not_1                    1
     $lt_5                           1
     $lt_7                           1
     $mux_5                          1
     $mux_64                        23

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter ===

   Number of wires:                 44
   Number of wire bits:             62
   Number of public wires:          12
   Number of public wire bits:      14
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_2                          1
     $aldff_2                        1
     $logic_not_1                    1
     $mux_2                         10
     $sub_2                          1

=== dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs ===

   Number of wires:               1130
   Number of wire bits:          13183
   Number of public wires:         101
   Number of public wire bits:    2541
   Number of ports:                 46
   Number of port bits:            742
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                622
     $aldff_1                       22
     $aldff_10                       2
     $aldff_12                       1
     $aldff_16                       1
     $aldff_2                        1
     $aldff_24                       1
     $aldff_3                        4
     $aldff_32                      10
     $aldff_4                        1
     $aldff_6                        1
     $aldff_64                       2
     $aldff_7                        1
     $aldff_8                        1
     $and_1                          9
     $and_2                          1
     $and_3                          1
     $bwmux                          2
     $eq_2                           2
     $eq_3                          14
     $eq_8                          28
     $ge_2                           4
     $ge_4                           1
     $ge_8                           4
     $gt_32                          2
     $le_1                           1
     $le_8                           4
     $logic_and_1                   15
     $logic_not_1                   10
     $logic_not_3                   12
     $logic_or_1                     6
     $lt_10                          1
     $lt_11                          1
     $lt_15                          1
     $lt_16                          1
     $lt_2                           2
     $lt_3                          18
     $lt_5                           3
     $lt_6                           3
     $lt_7                           2
     $mux_1                        161
     $mux_2                         52
     $mux_22                         3
     $mux_256                        7
     $mux_3                         59
     $mux_32                        96
     $mux_34                         2
     $mux_64                        15
     $mux_9                          3
     $not_1                         15
     $not_2                          1
     $not_3                          1
     $pmux_1                         3
     $pmux_2                         1
     $pmux_3                         2
     $pmux_32                        1
     $pmux_34                        1
     $reduce_or_3                    1
     $sub_8                          1
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo      1

=== dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem ===

   Number of wires:               1084
   Number of wire bits:          15793
   Number of public wires:          59
   Number of public wire bits:    1828
   Number of ports:                 25
   Number of port bits:            554
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                553
     $add_9                          1
     $aldff_1                        4
     $aldff_2                        1
     $aldff_64                       1
     $and_2                          2
     $and_64                         1
     $eq_12                          5
     $eq_2                          17
     $eq_3                          14
     $eq_32                          1
     $eq_5                           2
     $ge_12                          6
     $ge_13                          1
     $ge_2                           5
     $ge_32                          1
     $le_12                          5
     $logic_and_1                   28
     $logic_not_1                   10
     $logic_not_12                   1
     $logic_not_2                   10
     $logic_not_3                    2
     $logic_not_32                   1
     $logic_not_8                   28
     $logic_or_1                     1
     $lt_13                          1
     $lt_3                          14
     $lt_32                          2
     $lt_4                           1
     $lt_5                           1
     $mux_1                         87
     $mux_128                       22
     $mux_2                         31
     $mux_3                          7
     $mux_32                        55
     $mux_64                        46
     $mux_8                         97
     $mux_96                        11
     $not_1                         10
     $not_2                          2
     $or_2                           2
     $pmux_1                         2
     $pmux_2                         2
     $pmux_3                         1
     $pmux_64                        1
     $reduce_bool_2                  2
     $sub_12                         1
     $sub_32                         2
     $sub_9                          4
     debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom      1

=== dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top ===

   Number of wires:                 47
   Number of wire bits:            353
   Number of public wires:          37
   Number of public wire bits:     339
   Number of ports:                 35
   Number of port bits:            335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        1
     $aldff_3                        1
     $logic_not_1                    1
     $mux_1                          1
     $mux_3                          1
     dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1

=== dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba ===

   Number of wires:                300
   Number of wire bits:           1242
   Number of public wires:          41
   Number of public wire bits:     370
   Number of ports:                 28
   Number of port bits:            252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $add_32                         1
     $aldff_3                        1
     $and_2                          1
     $and_32                         1
     $and_4                          2
     $eq_2                           6
     $eq_3                          38
     $ge_3                           1
     $gt_32                          1
     $logic_and_1                    5
     $logic_not_1                    1
     $logic_not_2                    2
     $logic_not_3                    5
     $lt_4                           1
     $mul_32                         2
     $mux_1                         36
     $mux_3                         36
     $mux_32                         1
     $mux_4                          2
     $neg_33                         4
     $not_32                         1
     $pmux_1                         3
     $pmux_3                         2
     $pmux_4                         2
     $reduce_bool_3                  3
     $reduce_or_32                   1
     $shift_33                       2
     $shiftx_33                      2
     $shl_32                         3
     $shr_32                         1

=== dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top ===

   Number of wires:                 64
   Number of wire bits:            952
   Number of public wires:          64
   Number of public wire bits:     952
   Number of ports:                 33
   Number of port bits:            360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs      1
     dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem      1
     dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba      1

=== dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc ===

   Number of wires:                 27
   Number of wire bits:            173
   Number of public wires:          22
   Number of public wire bits:     168
   Number of ports:                 18
   Number of port bits:            164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        2
     $logic_and_1                    1
     $logic_not_1                    2
     $not_1                          1
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1

=== dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag ===

   Number of wires:                414
   Number of wire bits:           2947
   Number of public wires:          47
   Number of public wire bits:     455
   Number of ports:                 16
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                212
     $aldff_1                        3
     $aldff_14                       1
     $aldff_2                        2
     $aldff_3                        2
     $aldff_32                       1
     $aldff_4                        1
     $aldff_41                       1
     $aldff_6                        1
     $aldff_7                        1
     $eq_2                           9
     $eq_3                          32
     $logic_and_1                   11
     $logic_not_1                    3
     $logic_not_2                    5
     $logic_not_3                    9
     $logic_or_1                     2
     $mux_1                         38
     $mux_2                          8
     $mux_3                         28
     $mux_32                        17
     $mux_41                        20
     $mux_7                          6
     $pmux_1                         3
     $pmux_3                         2
     $pmux_32                        2
     $reduce_bool_2                  1
     $reduce_bool_3                  1
     dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
     dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1

=== dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap ===

   Number of wires:                222
   Number of wire bits:            803
   Number of public wires:          39
   Number of public wire bits:     123
   Number of ports:                 17
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     $aldff_1                        3
     $aldff_32                       1
     $aldff_4                        1
     $aldff_5                        2
     $eq_4                          36
     $eq_5                           9
     $logic_not_1                    3
     $logic_not_4                    2
     $mux_1                         18
     $mux_32                         7
     $mux_4                         16
     $mux_5                          5
     $or_1                           1
     $pmux_1                         3
     $pmux_4                         1
     tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo ===

   Number of wires:                120
   Number of wire bits:           1123
   Number of public wires:          20
   Number of public wire bits:     222
   Number of ports:                 11
   Number of port bits:             77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        1
     $aldff_34                       2
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                          4
     $mux_34                         7
     $mux_68                         2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                120
   Number of wire bits:            291
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        3
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                         11
     $mux_4                          2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                120
   Number of wire bits:            291
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        3
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                         11
     $mux_4                          2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                120
   Number of wire bits:            291
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        3
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                         11
     $mux_4                          2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                120
   Number of wire bits:            291
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        3
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                         11
     $mux_4                          2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                120
   Number of wire bits:            291
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        3
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_3                           2
     $mux_1                          7
     $mux_2                         11
     $mux_4                          2
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo ===

   Number of wires:                112
   Number of wire bits:            274
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        1
     $aldff_3                        1
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_2                           2
     $mux_1                          9
     $mux_2                          4
     $mux_3                          4
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo ===

   Number of wires:                112
   Number of wire bits:            274
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        1
     $aldff_3                        1
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_2                           2
     $mux_1                          9
     $mux_2                          4
     $mux_3                          4
     $not_1                          6
     $sub_32                         1

=== fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo ===

   Number of wires:                112
   Number of wire bits:            274
   Number of public wires:          20
   Number of public wire bits:      30
   Number of ports:                 11
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add_32                         3
     $aldff_1                        2
     $aldff_2                        1
     $aldff_3                        1
     $bwmux                          1
     $eq_2                           1
     $ge_2                           1
     $logic_and_1                    6
     $logic_not_1                    2
     $logic_not_2                    1
     $lt_2                           2
     $mux_1                          9
     $mux_2                          4
     $mux_3                          4
     $not_1                          6
     $sub_32                         1

=== gpio$croc_chip.i_croc_soc.i_croc.i_gpio ===

   Number of wires:                945
   Number of wire bits:           1750
   Number of public wires:         207
   Number of public wire bits:     917
   Number of ports:                  9
   Number of port bits:            244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                608
     $aldff_1                       32
     $and_1                        288
     $logic_not_1                   32
     $mux_1                         32
     $mux_2                         32
     $not_1                        128
     $or_1                          31
     gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1

=== gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file ===

   Number of wires:                396
   Number of wire bits:           3798
   Number of public wires:          30
   Number of public wire bits:    1476
   Number of ports:                  6
   Number of port bits:            499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                200
     $aldff_1                        5
     $aldff_12                       1
     $aldff_32                       8
     $and_1                         34
     $and_32                        11
     $eq_12                         25
     $logic_not_1                    7
     $logic_not_12                   4
     $mux_1                         69
     $mux_32                        21
     $mux_64                         1
     $not_1                          1
     $not_32                         5
     $or_32                          5
     $pmux_1                         2
     $pmux_32                        1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                 40
   Number of wire bits:             99
   Number of public wires:           7
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_2                          3
     $not_1                          2
     $or_1                           3
     $reduce_or_4                    1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux ===

   Number of wires:                142
   Number of wire bits:           8430
   Number of public wires:          15
   Number of public wire bits:     671
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $aldff_3                        1
     $and_360                        1
     $bwmux                          1
     $eq_3                          29
     $ge_4                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_3                    4
     $logic_or_1                     2
     $lt_5                           8
     $mux_1                          4
     $mux_3                          1
     $mux_360                        3
     $mux_37                        35
     $mux_72                        41
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux ===

   Number of wires:                142
   Number of wire bits:           8430
   Number of public wires:          15
   Number of public wire bits:     671
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $aldff_3                        1
     $and_360                        1
     $bwmux                          1
     $eq_3                          29
     $ge_4                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_3                    4
     $logic_or_1                     2
     $lt_5                           8
     $mux_1                          4
     $mux_3                          1
     $mux_360                        3
     $mux_37                        35
     $mux_72                        41
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux ===

   Number of wires:                142
   Number of wire bits:           8430
   Number of public wires:          15
   Number of public wire bits:     671
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $aldff_3                        1
     $and_360                        1
     $bwmux                          1
     $eq_3                          29
     $ge_4                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_3                    4
     $logic_or_1                     2
     $lt_5                           8
     $mux_1                          4
     $mux_3                          1
     $mux_360                        3
     $mux_37                        35
     $mux_72                        41
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux ===

   Number of wires:                142
   Number of wire bits:           8430
   Number of public wires:          15
   Number of public wire bits:     671
   Number of ports:                  7
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $aldff_3                        1
     $and_360                        1
     $bwmux                          1
     $eq_3                          29
     $ge_4                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_3                    4
     $logic_or_1                     2
     $lt_5                           8
     $mux_1                          4
     $mux_3                          1
     $mux_360                        3
     $mux_37                        35
     $mux_72                        41
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux ===

   Number of wires:                143
   Number of wire bits:           9416
   Number of public wires:          15
   Number of public wire bits:     808
   Number of ports:                  7
   Number of port bits:            796
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $aldff_3                        1
     $and_444                        1
     $bwmux                          1
     $eq_3                          29
     $ge_4                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_3                    4
     $logic_or_1                     2
     $lt_5                           8
     $mux_1                          4
     $mux_3                          1
     $mux_39                        35
     $mux_444                        3
     $mux_74                        41
     $not_1                          1
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1

=== obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux ===

   Number of wires:                103
   Number of wire bits:           3168
   Number of public wires:          15
   Number of public wire bits:     350
   Number of ports:                  7
   Number of port bits:            342
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $aldff_1                        1
     $and_148                        1
     $bwmux                          1
     $eq_1                           1
     $ge_2                           2
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_or_1                     2
     $lt_3                           8
     $mux_1                          5
     $mux_148                        3
     $mux_39                        10
     $mux_74                        12
     $not_1                          5
     $xor_1                          1
     delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err ===

   Number of wires:                 12
   Number of wire bits:            125
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err ===

   Number of wires:                 12
   Number of wire bits:            125
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1

=== obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err ===

   Number of wires:                 12
   Number of wire bits:            125
   Number of public wires:           9
   Number of public wire bits:     122
   Number of ports:                  5
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux ===

   Number of wires:                107
   Number of wire bits:           3141
   Number of public wires:          19
   Number of public wire bits:    1067
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $and_140                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                          30
     $ge_3                           5
     $logic_and_1                    8
     $logic_not_2                   10
     $lt_4                           5
     $mux_1                          9
     $mux_35                        36
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux ===

   Number of wires:                107
   Number of wire bits:           3141
   Number of public wires:          19
   Number of public wire bits:    1067
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $and_140                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                          30
     $ge_3                           5
     $logic_and_1                    8
     $logic_not_2                   10
     $lt_4                           5
     $mux_1                          9
     $mux_35                        36
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux ===

   Number of wires:                107
   Number of wire bits:           3141
   Number of public wires:          19
   Number of public wire bits:    1067
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $and_140                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                          30
     $ge_3                           5
     $logic_and_1                    8
     $logic_not_2                   10
     $lt_4                           5
     $mux_1                          9
     $mux_35                        36
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux ===

   Number of wires:                107
   Number of wire bits:           3141
   Number of public wires:          19
   Number of public wire bits:    1067
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $and_140                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                          30
     $ge_3                           5
     $logic_and_1                    8
     $logic_not_2                   10
     $lt_4                           5
     $mux_1                          9
     $mux_35                        36
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux ===

   Number of wires:                107
   Number of wire bits:           3141
   Number of public wires:          19
   Number of public wire bits:    1067
   Number of ports:                  7
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $and_140                        1
     $and_4                          1
     $bwmux                          3
     $eq_2                          30
     $ge_3                           5
     $logic_and_1                    8
     $logic_not_2                   10
     $lt_4                           5
     $mux_1                          9
     $mux_35                        36
     $not_1                          2
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim ===

   Number of wires:                 18
   Number of wire bits:            229
   Number of public wires:          15
   Number of public wire bits:     226
   Number of ports:                 11
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $aldff_1                        1
     $aldff_3                        1
     $and_1                          1
     $logic_not_1                    1

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim ===

   Number of wires:                 18
   Number of wire bits:            229
   Number of public wires:          15
   Number of public wire bits:     226
   Number of ports:                 11
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $aldff_1                        1
     $aldff_3                        1
     $and_1                          1
     $logic_not_1                    1

=== obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar ===

   Number of wires:                 15
   Number of wire bits:           5776
   Number of public wires:          15
   Number of public wire bits:    5776
   Number of ports:                 10
   Number of port bits:           1404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate ===

   Number of wires:                 27
   Number of wire bits:            295
   Number of public wires:          23
   Number of public wire bits:     291
   Number of ports:                 15
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $aldff_1                        2
     $aldff_3                        1
     $aldff_32                       1
     $and_1                          1
     $logic_not_1                    1
     $not_1                          1

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate ===

   Number of wires:                 27
   Number of wire bits:            295
   Number of public wires:          23
   Number of public wire bits:     291
   Number of ports:                 15
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $aldff_1                        2
     $aldff_3                        1
     $aldff_32                       1
     $and_1                          1
     $logic_not_1                    1
     $not_1                          1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr ===

   Number of wires:                 19
   Number of wire bits:            236
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        1
     $aldff_32                       1
     $logic_not_1                    2
     $mux_32                         1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode ===

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        2
     $logic_not_1                    2
     $mux_1                          1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus ===

   Number of wires:                 19
   Number of wire bits:            236
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        1
     $aldff_32                       1
     $logic_not_1                    2
     $mux_32                         1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen ===

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        2
     $logic_not_1                    2
     $mux_1                          1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly ===

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $aldff_1                        2
     $logic_not_1                    2
     $mux_1                          1
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb ===

   Number of wires:                 12
   Number of wire bits:            198
   Number of public wires:           8
   Number of public wire bits:     163
   Number of ports:                  7
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_32                         1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb ===

   Number of wires:                 12
   Number of wire bits:            198
   Number of public wires:           8
   Number of public wire bits:     163
   Number of ports:                  7
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_32                         1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_1                          1
     $or_1                           1

=== reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb ===

   Number of wires:                 32
   Number of wire bits:            240
   Number of public wires:           8
   Number of public wire bits:     216
   Number of ports:                  6
   Number of port bits:            214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $aldff_1                        1
     $logic_not_1                    1
     $mux_1                          6
     $not_1                          2
     $pmux_1                         1

=== reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart ===

   Number of wires:                 17
   Number of wire bits:            225
   Number of public wires:          17
   Number of public wire bits:     225
   Number of ports:                 15
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
     reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb ===

   Number of wires:                117
   Number of wire bits:            940
   Number of public wires:          31
   Number of public wire bits:     630
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        1
     $aldff_2                        1
     $aldff_4                        1
     $and_1                         10
     $gt_32                          3
     $le_32                          3
     $logic_and_1                    1
     $logic_not_1                    3
     $mux_1                          7
     $mux_2                          4
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb ===

   Number of wires:                117
   Number of wire bits:            940
   Number of public wires:          31
   Number of public wire bits:     630
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        1
     $aldff_2                        1
     $aldff_4                        1
     $and_1                         10
     $gt_32                          3
     $le_32                          3
     $logic_and_1                    1
     $logic_not_1                    3
     $mux_1                          7
     $mux_2                          4
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb ===

   Number of wires:                117
   Number of wire bits:            940
   Number of public wires:          31
   Number of public wire bits:     630
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        1
     $aldff_2                        1
     $aldff_4                        1
     $and_1                         10
     $gt_32                          3
     $le_32                          3
     $logic_and_1                    1
     $logic_not_1                    3
     $mux_1                          7
     $mux_2                          4
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb ===

   Number of wires:                117
   Number of wire bits:            940
   Number of public wires:          31
   Number of public wire bits:     630
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        1
     $aldff_2                        1
     $aldff_4                        1
     $and_1                         10
     $gt_32                          3
     $le_32                          3
     $logic_and_1                    1
     $logic_not_1                    3
     $mux_1                          7
     $mux_2                          4
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb ===

   Number of wires:                117
   Number of wire bits:            940
   Number of public wires:          31
   Number of public wire bits:     630
   Number of ports:                 11
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff_1                        1
     $aldff_2                        1
     $aldff_4                        1
     $and_1                         10
     $gt_32                          3
     $le_32                          3
     $logic_and_1                    1
     $logic_not_1                    3
     $mux_1                          7
     $mux_2                          4
     $mux_4                          2
     $mux_71                         3
     $not_1                          7
     $or_1                           6
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1

=== rstgen$croc_chip.i_croc_soc.i_rstgen ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1

=== rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass ===

   Number of wires:                 10
   Number of wire bits:             13
   Number of public wires:           8
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $aldff_4                        1
     $logic_not_1                    1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1

=== slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 ===

   Number of wires:                 28
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:       8
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_32                         1
     $aldff_1                        1
     $aldff_3                        1
     $eq_3                           1
     $logic_not_1                    1
     $mux_1                          3
     $mux_3                          3

=== slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC ===

   Number of wires:                 50
   Number of wire bits:            178
   Number of public wires:          10
   Number of public wire bits:      20
   Number of ports:                  9
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add_32                         1
     $aldff_5                        1
     $logic_not_1                    1
     $mux_1                          1
     $mux_5                         10
     $not_1                          1
     $sub_32                         1

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK ===

   Number of wires:                 17
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $aldff_1                        1
     $logic_and_1                    2
     $logic_not_1                    1
     $mux_1                          2
     $not_1                          2

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF ===

   Number of wires:                237
   Number of wire bits:           4751
   Number of public wires:          17
   Number of public wire bits:     768
   Number of ports:                 10
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                307
     $add_32                         3
     $aldff_1                        1
     $aldff_11                      65
     $aldff_6                        1
     $aldff_7                        2
     $bwmux                          1
     $eq_6                          64
     $eq_7                           1
     $ge_7                           2
     $logic_and_1                    9
     $logic_not_1                    3
     $logic_not_6                    1
     $lt_7                           1
     $mux_1                          2
     $mux_11                       130
     $mux_6                          5
     $mux_7                          4
     $mux_704                        1
     $ne_1                           1
     $not_1                          7
     $not_7                          2
     $sub_32                         1

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF ===

   Number of wires:                237
   Number of wire bits:           3584
   Number of public wires:          17
   Number of public wire bits:     570
   Number of ports:                 10
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                307
     $add_32                         3
     $aldff_1                        1
     $aldff_6                        1
     $aldff_7                        2
     $aldff_8                       65
     $bwmux                          1
     $eq_6                          64
     $eq_7                           1
     $ge_7                           2
     $logic_and_1                    9
     $logic_not_1                    3
     $logic_not_6                    1
     $lt_7                           1
     $mux_1                          2
     $mux_512                        1
     $mux_6                          5
     $mux_7                          4
     $mux_8                        130
     $ne_1                           1
     $not_1                          7
     $not_7                          2
     $sub_32                         1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS ===

   Number of wires:                 46
   Number of wire bits:            118
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_32                         1
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_1                    1
     $logic_not_2                    1
     $mux_1                          3
     $mux_2                          6
     $ne_2                           1
     $not_1                          1
     $reduce_bool_2                  1
     $sub_32                         1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD ===

   Number of wires:                 46
   Number of wire bits:            118
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_32                         1
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_1                    1
     $logic_not_2                    1
     $mux_1                          3
     $mux_2                          6
     $ne_2                           1
     $not_1                          1
     $reduce_bool_2                  1
     $sub_32                         1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR ===

   Number of wires:                 46
   Number of wire bits:            118
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_32                         1
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_1                    1
     $logic_not_2                    1
     $mux_1                          3
     $mux_2                          6
     $ne_2                           1
     $not_1                          1
     $reduce_bool_2                  1
     $sub_32                         1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI ===

   Number of wires:                 46
   Number of wire bits:            118
   Number of public wires:           6
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_32                         1
     $aldff_1                        1
     $aldff_2                        1
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_1                    1
     $logic_not_2                    1
     $mux_1                          3
     $mux_2                          6
     $ne_2                           1
     $not_1                          1
     $reduce_bool_2                  1
     $sub_32                         1

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB ===

   Number of wires:                 46
   Number of wire bits:            128
   Number of public wires:           6
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add_32                         1
     $aldff_1                        1
     $aldff_3                        1
     $eq_3                           1
     $logic_and_1                    2
     $logic_not_1                    1
     $logic_not_3                    1
     $mux_1                          3
     $mux_3                          6
     $ne_3                           1
     $not_1                          1
     $reduce_bool_3                  1
     $sub_32                         1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS ===

   Number of wires:                  6
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD ===

   Number of wires:                  6
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR ===

   Number of wires:                  6
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI ===

   Number of wires:                  6
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN ===

   Number of wires:                  6
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF ===

   Number of wires:                 35
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add_32                         1
     $aldff_1                        1
     $aldff_5                        1
     $ge_32                          1
     $logic_and_1                    1
     $logic_not_1                    1
     $mux_1                          2
     $mux_5                          4

=== soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl ===

   Number of wires:                101
   Number of wire bits:            694
   Number of public wires:          37
   Number of public wire bits:     538
   Number of ports:                  7
   Number of port bits:            178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $and_1                         19
     $eq_5                           4
     $logic_not_1                    6
     $logic_not_5                    1
     $logic_or_1                     1
     $mux_1                          1
     $not_1                          1
     $not_4                          5
     $or_1                           5
     $pmux_32                        1
     $reduce_or_4                    2
     $reduce_or_5                    1
     $reduce_xor_32                  1
     $reduce_xor_4                   1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_3                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_3                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_3                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_3                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== sync$croc_chip.i_croc_soc.i_ext_intr_sync ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $aldff_2                        1
     $logic_not_1                    1

=== tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram ===

   Number of wires:                315
   Number of wire bits:            639
   Number of public wires:          16
   Number of public wire bits:     309
   Number of ports:                 10
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $aldff_1                        1
     $and_1                         65
     $logic_not_1                    1
     $mux_1                         33
     $not_1                         66
     RM_IHPSG13_1P_256x64_c2_bm_bist      1

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram ===

   Number of wires:                315
   Number of wire bits:            639
   Number of public wires:          16
   Number of public wire bits:     309
   Number of ports:                 10
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $aldff_1                        1
     $and_1                         65
     $logic_not_1                    1
     $mux_1                         33
     $not_1                         66
     RM_IHPSG13_1P_256x64_c2_bm_bist      1

=== timer_unit$croc_chip.i_croc_soc.i_croc.i_timer ===

   Number of wires:                603
   Number of wire bits:           1891
   Number of public wires:          62
   Number of public wire bits:     567
   Number of ports:                 19
   Number of port bits:            119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                256
     $aldff_1                        6
     $aldff_2                        1
     $aldff_3                        1
     $aldff_32                       5
     $and_1                          6
     $eq_2                           3
     $eq_32                          4
     $eq_6                          14
     $logic_and_1                   33
     $logic_not_1                    4
     $logic_not_2                    2
     $logic_not_6                    2
     $mux_1                        129
     $mux_2                          4
     $mux_32                        14
     $not_1                         17
     $or_1                           5
     $pmux_2                         1
     $pmux_32                        1
     timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i      1
     timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i      1
     timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i      1
     timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i      1

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i ===

   Number of wires:                 42
   Number of wire bits:            507
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $add_32                         1
     $aldff_1                        1
     $aldff_32                       1
     $eq_32                          1
     $logic_not_1                    2
     $mux_1                          1
     $mux_32                         6

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i ===

   Number of wires:                 42
   Number of wire bits:            507
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $add_32                         1
     $aldff_1                        1
     $aldff_32                       1
     $eq_32                          1
     $logic_not_1                    2
     $mux_1                          1
     $mux_32                         6

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i ===

   Number of wires:                 44
   Number of wire bits:            509
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_32                         1
     $aldff_1                        1
     $aldff_32                       1
     $eq_32                          1
     $logic_not_1                    2
     $logic_or_1                     1
     $mux_1                          1
     $mux_32                         6

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i ===

   Number of wires:                 44
   Number of wire bits:            509
   Number of public wires:          11
   Number of public wire bits:     166
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_32                         1
     $aldff_1                        1
     $aldff_32                       1
     $eq_32                          1
     $logic_not_1                    2
     $logic_or_1                     1
     $mux_1                          1
     $mux_32                         6

=== uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 ===

   Number of wires:                 30
   Number of wire bits:            227
   Number of public wires:           7
   Number of public wire bits:      37
   Number of ports:                  6
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $aldff_1                        1
     $aldff_16                       1
     $logic_not_1                    1
     $logic_not_16                   1
     $mux_1                          1
     $mux_16                         4
     $sub_32                         2

=== uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC ===

   Number of wires:                 77
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      33
   Number of ports:                 11
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $aldff_4                        1
     $logic_and_1                    6
     $logic_not_1                    1
     $mux_4                         15
     $not_1                          2
     $or_1                           6

=== uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX ===

   Number of wires:                264
   Number of wire bits:            455
   Number of public wires:          34
   Number of public wire bits:      59
   Number of ports:                 15
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $add_32                         1
     $aldff_1                        3
     $aldff_3                        1
     $aldff_4                        1
     $aldff_8                        1
     $bwmux                          1
     $eq_2                           3
     $eq_3                          33
     $eq_4                           4
     $ge_5                           1
     $logic_and_1                   10
     $logic_not_1                    4
     $logic_not_2                    1
     $logic_not_3                    6
     $logic_not_8                    1
     $lt_5                           1
     $mux_1                         38
     $mux_3                         21
     $mux_4                          3
     $mux_8                          3
     $ne_1                           1
     $not_1                          9
     $or_1                           4
     $pmux_1                         1
     $pmux_3                         1
     $xor_1                          9
     slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
     slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1

=== uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX ===

   Number of wires:                232
   Number of wire bits:            390
   Number of public wires:          25
   Number of public wire bits:      39
   Number of ports:                 14
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $aldff_1                        3
     $aldff_4                        1
     $eq_2                           4
     $eq_4                          38
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_2                    3
     $logic_not_4                    2
     $mux_1                         17
     $mux_4                         32
     $not_1                          4
     $pmux_1                         2
     $pmux_4                         1
     $xor_1                          7

=== user_domain$croc_chip.i_croc_soc.i_user ===

   Number of wires:                 17
   Number of wire bits:            715
   Number of public wires:          17
   Number of public wire bits:     715
   Number of ports:                 10
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
     obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
     user_rom$croc_chip.i_croc_soc.i_user.i_user_rom      1

=== user_rom$croc_chip.i_croc_soc.i_user.i_user_rom ===

   Number of wires:                 40
   Number of wire bits:            529
   Number of public wires:          15
   Number of public wire bits:     225
   Number of ports:                  4
   Number of port bits:            115
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 17
     $aldff_1                        2
     $aldff_3                        1
     $aldff_32                       1
     $logic_not_1                    2
     $meminit                        1
     $memrd_v2                       4
     $mux_1                          3
     $mux_32                         3

=== design hierarchy ===

   croc_chip                         1
     croc_soc$croc_chip.i_croc_soc      1
       croc_domain$croc_chip.i_croc_soc.i_croc      1
         addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1
         core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
           cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1
             cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i      1
               cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i      1
               cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr      1
               cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr      1
             cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i      1
               cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i      1
             cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i      1
               cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i      1
               cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i      1
             cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i      1
               cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i      1
               cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i      1
                 cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i      1
             cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i      1
             cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i      1
             cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i      1
         dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
           dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1
             dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs      1
               fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo      1
             dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem      1
               debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom      1
             dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba      1
         dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
           dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
           dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1
             tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
             tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1
         gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
           gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1
         obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
         obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
         reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
           apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
             slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
             uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
             uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
             uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
               slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
               slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
               slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1
             uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1
           reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1
         soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
         timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1
           timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i      1
           timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i      1
           timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i      1
           timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i      1
       rstgen$croc_chip.i_croc_soc.i_rstgen      1
         rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1
       sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
       user_domain$croc_chip.i_croc_soc.i_user      1
         addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1
         obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
           fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1
         user_rom$croc_chip.i_croc_soc.i_user.i_user_rom      1

   Number of wires:              22011
   Number of wire bits:         203194
   Number of public wires:        4244
   Number of public wire bits:   66503
   Number of ports:               2212
   Number of port bits:          28992
   Number of memories:               3
   Number of memory bits:          356
   Number of processes:              0
   Number of cells:              12043
     $add_2                          6
     $add_31                         1
     $add_32                        51
     $add_34                         1
     $add_64                         2
     $add_9                          1
     $aldff_1                      230
     $aldff_10                       2
     $aldff_11                      66
     $aldff_12                       2
     $aldff_14                       1
     $aldff_16                       3
     $aldff_19                       1
     $aldff_2                      108
     $aldff_24                       2
     $aldff_3                       33
     $aldff_31                       1
     $aldff_32                      84
     $aldff_34                       4
     $aldff_4                       17
     $aldff_41                       1
     $aldff_5                        5
     $aldff_6                        6
     $aldff_64                       5
     $aldff_7                        9
     $aldff_8                       74
     $and_1                        686
     $and_140                        5
     $and_148                        1
     $and_19                         1
     $and_2                          4
     $and_3                          1
     $and_32                        16
     $and_360                        4
     $and_4                          7
     $and_444                        1
     $and_64                         1
     $bwmux                         35
     $dff_2                          4
     $dff_32                         4
     $dff_7                          2
     $eq_1                           3
     $eq_10                        112
     $eq_12                        406
     $eq_2                         464
     $eq_3                         466
     $eq_32                         10
     $eq_4                         398
     $eq_5                         187
     $eq_6                         142
     $eq_7                         302
     $eq_8                          28
     $ge_12                          6
     $ge_13                          1
     $ge_2                          20
     $ge_3                          26
     $ge_32                         24
     $ge_4                          11
     $ge_5                           1
     $ge_6                           5
     $ge_7                           4
     $ge_8                           4
     $gt_2                           1
     $gt_32                         18
     $le_1                           1
     $le_12                          5
     $le_32                         15
     $le_8                           4
     $logic_and_1                  416
     $logic_not_1                  373
     $logic_not_10                   2
     $logic_not_12                   7
     $logic_not_16                   1
     $logic_not_2                  199
     $logic_not_3                  104
     $logic_not_32                  24
     $logic_not_4                   15
     $logic_not_5                   12
     $logic_not_6                    5
     $logic_not_7                    1
     $logic_not_8                   30
     $logic_or_1                    76
     $lt_10                          1
     $lt_11                          1
     $lt_13                          1
     $lt_15                          1
     $lt_16                          1
     $lt_2                           8
     $lt_3                          52
     $lt_32                         25
     $lt_4                          27
     $lt_5                          46
     $lt_6                           3
     $lt_7                           9
     $meminit                        2
     $memrd_v2                       7
     $mul_32                         2
     $mux_1                       2057
     $mux_11                       132
     $mux_12                         1
     $mux_128                       22
     $mux_148                        3
     $mux_16                         5
     $mux_19                         1
     $mux_2                        460
     $mux_22                         3
     $mux_24                         1
     $mux_256                        7
     $mux_3                        278
     $mux_31                         2
     $mux_32                       460
     $mux_34                        15
     $mux_35                       180
     $mux_360                       12
     $mux_37                       140
     $mux_39                        45
     $mux_4                        293
     $mux_41                        24
     $mux_444                        3
     $mux_5                         22
     $mux_512                        1
     $mux_6                         18
     $mux_64                       109
     $mux_68                         2
     $mux_7                        184
     $mux_704                        1
     $mux_71                        15
     $mux_72                       164
     $mux_74                        53
     $mux_8                        239
     $mux_9                          3
     $mux_96                        11
     $ne_1                           7
     $ne_2                          11
     $ne_3                           1
     $ne_4                           2
     $neg_33                         4
     $not_1                        735
     $not_2                          3
     $not_3                          1
     $not_32                         7
     $not_33                         1
     $not_4                          5
     $not_6                          3
     $not_7                          4
     $or_1                         226
     $or_2                           3
     $or_32                          8
     $pmux_1                       131
     $pmux_11                        1
     $pmux_2                        27
     $pmux_3                        12
     $pmux_32                       28
     $pmux_33                        2
     $pmux_34                        1
     $pmux_4                        15
     $pmux_64                        1
     $pmux_7                         8
     $pmux_8                         1
     $reduce_and_2                   1
     $reduce_bool_16                 1
     $reduce_bool_2                 11
     $reduce_bool_20                 1
     $reduce_bool_3                  9
     $reduce_bool_5                  4
     $reduce_bool_7                  2
     $reduce_or_10                   1
     $reduce_or_13                   1
     $reduce_or_19                   1
     $reduce_or_2                   13
     $reduce_or_29                   2
     $reduce_or_3                    1
     $reduce_or_31                   6
     $reduce_or_32                   1
     $reduce_or_4                   18
     $reduce_or_5                    6
     $reduce_or_6                    4
     $reduce_or_8                    1
     $reduce_xor_32                  1
     $reduce_xor_4                   1
     $shift_33                       2
     $shiftx_33                      2
     $shl_32                         3
     $shr_32                         1
     $sshr_33                        1
     $sub_12                         1
     $sub_2                          6
     $sub_32                        23
     $sub_8                          1
     $sub_9                          4
     $xor_1                         24
     $xor_32                         1
     RM_IHPSG13_1P_256x64_c2_bm_bist      2
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4

