
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/CONTROLLER_IP/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/BER_IP/FULL_SOVA_bypass'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2021.1/Vivado/2021.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_parallel_ber_top_0_7/design_1_parallel_ber_top_0_7.dcp' for cell 'design_1_i/parallel_ber_top_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_sim_controller_0_0/design_1_sim_controller_0_0.dcp' for cell 'design_1_i/sim_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3156.348 ; gain = 0.000 ; free physical = 110066 ; free virtual = 611759
INFO: [Netlist 29-17] Analyzing 33499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:01:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4767.289 ; gain = 1111.062 ; free physical = 108537 ; free virtual = 610231
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4995.398 ; gain = 0.000 ; free physical = 109316 ; free virtual = 611018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1530 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 196 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1044 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 111 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 126 instances

40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:47 . Memory (MB): peak = 4995.398 ; gain = 2494.473 ; free physical = 109316 ; free virtual = 611018
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4995.398 ; gain = 0.000 ; free physical = 109294 ; free virtual = 610995

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5607708

Time (s): cpu = 00:01:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4995.398 ; gain = 0.000 ; free physical = 108495 ; free virtual = 610196

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 39729489aed8ba01.
get_clocks: Time (s): cpu = 00:01:47 ; elapsed = 00:00:21 . Memory (MB): peak = 5048.965 ; gain = 0.000 ; free physical = 108399 ; free virtual = 610106
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5048.965 ; gain = 0.000 ; free physical = 108397 ; free virtual = 610104
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bd74b950

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 5048.965 ; gain = 43.781 ; free physical = 108397 ; free virtual = 610104

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 9171 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a8c341ec

Time (s): cpu = 00:02:53 ; elapsed = 00:01:15 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 108961 ; free virtual = 610668
INFO: [Opt 31-389] Phase Retarget created 141 cells and removed 224 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 20dc0929a

Time (s): cpu = 00:02:58 ; elapsed = 00:01:20 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109043 ; free virtual = 610749
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19337d553

Time (s): cpu = 00:03:08 ; elapsed = 00:01:31 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109037 ; free virtual = 610743
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 137 cells
INFO: [Opt 31-1021] In phase Sweep, 1156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFG_inst to drive 61 load(s) on clock net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
INFO: [Opt 31-193] Inserted 13 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 18be1372e

Time (s): cpu = 00:03:22 ; elapsed = 00:01:45 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109036 ; free virtual = 610742
INFO: [Opt 31-662] Phase BUFG optimization created 13 cells of which 13 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 18be1372e

Time (s): cpu = 00:03:23 ; elapsed = 00:01:45 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109036 ; free virtual = 610743
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18be1372e

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109037 ; free virtual = 610744
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             141  |             224  |                                             68  |
|  Constant propagation         |              46  |             173  |                                             50  |
|  Sweep                        |               0  |             137  |                                           1156  |
|  BUFG optimization            |              13  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.97 . Memory (MB): peak = 5183.855 ; gain = 0.000 ; free physical = 109041 ; free virtual = 610748
Ending Logic Optimization Task | Checksum: 149ea8daf

Time (s): cpu = 00:03:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5183.855 ; gain = 178.672 ; free physical = 109041 ; free virtual = 610747

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 180ef9048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 108213 ; free virtual = 609919
Ending Power Optimization Task | Checksum: 180ef9048

Time (s): cpu = 00:02:57 ; elapsed = 00:00:46 . Memory (MB): peak = 7295.637 ; gain = 2111.781 ; free physical = 108510 ; free virtual = 610217

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180ef9048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 108510 ; free virtual = 610217

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 108510 ; free virtual = 610217
Ending Netlist Obfuscation Task | Checksum: 1a105b8af

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 108510 ; free virtual = 610217
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:24 ; elapsed = 00:03:15 . Memory (MB): peak = 7295.637 ; gain = 2300.238 ; free physical = 108511 ; free virtual = 610217
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 107798 ; free virtual = 609510
INFO: [Common 17-1381] The checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:44 ; elapsed = 00:01:13 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 107829 ; free virtual = 609623
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 106896 ; free virtual = 608692
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 106881 ; free virtual = 608677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f15bb6d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 106881 ; free virtual = 608677
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 106881 ; free virtual = 608677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bfd85494

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7295.637 ; gain = 0.000 ; free physical = 107123 ; free virtual = 608919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15f2ad8c9

Time (s): cpu = 00:02:29 ; elapsed = 00:01:07 . Memory (MB): peak = 8039.770 ; gain = 744.133 ; free physical = 106324 ; free virtual = 608120

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15f2ad8c9

Time (s): cpu = 00:02:29 ; elapsed = 00:01:08 . Memory (MB): peak = 8039.770 ; gain = 744.133 ; free physical = 106324 ; free virtual = 608120
Phase 1 Placer Initialization | Checksum: 15f2ad8c9

Time (s): cpu = 00:02:30 ; elapsed = 00:01:09 . Memory (MB): peak = 8039.770 ; gain = 744.133 ; free physical = 106298 ; free virtual = 608095

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 13f26f34e

Time (s): cpu = 00:06:06 ; elapsed = 00:02:38 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106147 ; free virtual = 607945

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: ddbaddb2

Time (s): cpu = 00:06:10 ; elapsed = 00:02:43 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106128 ; free virtual = 607925

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: ddbaddb2

Time (s): cpu = 00:06:13 ; elapsed = 00:02:44 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106102 ; free virtual = 607900

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: ef1bb479

Time (s): cpu = 00:06:36 ; elapsed = 00:02:53 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106049 ; free virtual = 607847

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: ef1bb479

Time (s): cpu = 00:06:36 ; elapsed = 00:02:53 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106050 ; free virtual = 607847
Phase 2.1.1 Partition Driven Placement | Checksum: ef1bb479

Time (s): cpu = 00:06:36 ; elapsed = 00:02:54 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106081 ; free virtual = 607879
Phase 2.1 Floorplanning | Checksum: 1108ca3aa

Time (s): cpu = 00:06:37 ; elapsed = 00:02:54 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106081 ; free virtual = 607879

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1108ca3aa

Time (s): cpu = 00:06:37 ; elapsed = 00:02:54 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106083 ; free virtual = 607881

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12816b3d1

Time (s): cpu = 00:06:38 ; elapsed = 00:02:55 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106083 ; free virtual = 607881

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 764 LUTNM shape to break, 2465 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 623, two critical 141, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 940 nets or LUTs. Breaked 0 LUT, combined 940 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 37 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 106 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 106 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105951 ; free virtual = 607750
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[7]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 28 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105950 ; free virtual = 607748
INFO: [Physopt 32-46] Identified 42 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[5]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[5] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[4]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[1]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[1] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[2]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[6]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[6] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[0]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[5]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[0]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[0] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[4]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[4] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[2]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[3]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[1]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[6]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[6] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/D[5]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[4]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[4] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[5]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[3]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[5]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[2]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[2] was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/D[6]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[2]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[0]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[3]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[1]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[5]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[4]. Net driver design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[4] was replaced.
INFO: [Physopt 32-232] Optimized 36 nets. Created 42 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 42 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105948 ; free virtual = 607747
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105967 ; free virtual = 607765

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            940  |                   940  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    31  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Fanout                                           |           28  |              0  |                     6  |           0  |           1  |  00:00:10  |
|  Critical Cell                                    |           42  |              0  |                    36  |           0  |           1  |  00:00:35  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           70  |            940  |                  1013  |           0  |          12  |  00:00:53  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1154376fc

Time (s): cpu = 00:15:33 ; elapsed = 00:07:20 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105824 ; free virtual = 607623
Phase 2.4 Global Placement Core | Checksum: 1f8f29d49

Time (s): cpu = 00:17:40 ; elapsed = 00:08:08 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105953 ; free virtual = 607752
Phase 2 Global Placement | Checksum: 1f8f29d49

Time (s): cpu = 00:17:41 ; elapsed = 00:08:08 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 106134 ; free virtual = 607933

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24dbaa846

Time (s): cpu = 00:18:07 ; elapsed = 00:08:18 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105905 ; free virtual = 607704

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a8d747a9

Time (s): cpu = 00:20:36 ; elapsed = 00:09:48 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105952 ; free virtual = 607751

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 20321a161

Time (s): cpu = 00:28:12 ; elapsed = 00:16:37 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105802 ; free virtual = 607602

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 241c08675

Time (s): cpu = 00:28:20 ; elapsed = 00:16:42 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105793 ; free virtual = 607593

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 297aaf65a

Time (s): cpu = 00:29:34 ; elapsed = 00:17:45 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105729 ; free virtual = 607529
Phase 3.3 Small Shape DP | Checksum: 26659b129

Time (s): cpu = 00:30:34 ; elapsed = 00:18:07 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105786 ; free virtual = 607587

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 23174ee14

Time (s): cpu = 00:30:56 ; elapsed = 00:18:29 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105825 ; free virtual = 607625

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 18c5f48d2

Time (s): cpu = 00:30:59 ; elapsed = 00:18:32 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105821 ; free virtual = 607621

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2075138a6

Time (s): cpu = 00:33:24 ; elapsed = 00:19:22 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105670 ; free virtual = 607470
Phase 3 Detail Placement | Checksum: 2075138a6

Time (s): cpu = 00:33:26 ; elapsed = 00:19:25 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105688 ; free virtual = 607489

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fd6501ae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.664 | TNS=-2749.679 |
Phase 1 Physical Synthesis Initialization | Checksum: 12e70a09b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105429 ; free virtual = 607230
INFO: [Place 46-32] Processed net design_1_i/sim_controller_0/inst/rstn_blocks, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-35] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0], inserted BUFG to drive 2806 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 17cae90d7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 8119.809 ; gain = 0.000 ; free physical = 105416 ; free virtual = 607217
Phase 4.1.1.1 BUFG Insertion | Checksum: d75b51d7

Time (s): cpu = 00:37:34 ; elapsed = 00:20:32 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105434 ; free virtual = 607234

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.415. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f4fa499b

Time (s): cpu = 00:40:57 ; elapsed = 00:22:28 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105434 ; free virtual = 607235

Time (s): cpu = 00:40:57 ; elapsed = 00:22:28 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105438 ; free virtual = 607239
Phase 4.1 Post Commit Optimization | Checksum: f4fa499b

Time (s): cpu = 00:40:59 ; elapsed = 00:22:30 . Memory (MB): peak = 8119.809 ; gain = 824.172 ; free physical = 105434 ; free virtual = 607235
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105431 ; free virtual = 607232

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1448a8b50

Time (s): cpu = 00:41:10 ; elapsed = 00:22:39 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105444 ; free virtual = 607245

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              32x32|              64x64|                4x4|
|___________|___________________|___________________|___________________|
|      South|              32x32|              64x64|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1448a8b50

Time (s): cpu = 00:41:12 ; elapsed = 00:22:42 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105449 ; free virtual = 607250
Phase 4.3 Placer Reporting | Checksum: 1448a8b50

Time (s): cpu = 00:41:15 ; elapsed = 00:22:45 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105448 ; free virtual = 607250

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105450 ; free virtual = 607251

Time (s): cpu = 00:41:15 ; elapsed = 00:22:45 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105450 ; free virtual = 607251
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133f3678d

Time (s): cpu = 00:41:18 ; elapsed = 00:22:47 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105449 ; free virtual = 607250
Ending Placer Task | Checksum: 87b6862a

Time (s): cpu = 00:41:18 ; elapsed = 00:22:47 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 105445 ; free virtual = 607246
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:41:33 ; elapsed = 00:22:57 . Memory (MB): peak = 8151.809 ; gain = 856.172 ; free physical = 106000 ; free virtual = 607801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105204 ; free virtual = 607662
report_design_analysis: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105256 ; free virtual = 607732
INFO: [Common 17-1381] The checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105778 ; free virtual = 607731
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.41 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105750 ; free virtual = 607703
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.50 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105778 ; free virtual = 607732
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 125.04s |  WALL: 29.09s
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105439 ; free virtual = 607393

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-364.135 |
Phase 1 Physical Synthesis Initialization | Checksum: e5933127

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105106 ; free virtual = 607060
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-364.135 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e5933127

Time (s): cpu = 00:01:39 ; elapsed = 00:00:41 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 105087 ; free virtual = 607041

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-364.135 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[3][8][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-362.065 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-347.546 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/reliability3_reg_n_0_[0][4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-345.225 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability1_reg_n_0_[2][2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-335.948 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability1_reg_n_0_[0][2][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.372 | TNS=-335.820 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-334.278 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-330.841 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability3_reg_n_0_[3][5][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-326.147 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[7]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-325.442 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[7]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-320.360 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-319.869 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-319.177 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability0_reg_n_0_[2][1][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-308.808 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability1_reg_n_0_[2][2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-308.728 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability3_reg_n_0_[1][4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[7]_replica_2
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-308.045 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/reliability3_reg_n_0_[0][1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[0].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/signal_out_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.355 | TNS=-306.635 |
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[4].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.355 | TNS=-306.300 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[3][8][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[7]_repN_1.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[7]_replica_1
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[7]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.354 | TNS=-305.974 |
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[5].  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[5]
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2_n_0.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][17]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][17]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.353 | TNS=-305.791 |
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6].  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[6]
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability111090_out.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability1[2][2][17]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability111090_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-305.536 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[2][2][12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2_n_0.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-305.470 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/reliability3_reg_n_0_[0][4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[4].  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[4]
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/ru/new_reliability3140_out.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/reliability3[0][4][17]_i_5__1
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/ru/new_reliability3140_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-305.411 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-305.411 |
Phase 3 Critical Path Optimization | Checksum: e5933127

Time (s): cpu = 00:12:39 ; elapsed = 00:03:05 . Memory (MB): peak = 8151.809 ; gain = 0.000 ; free physical = 104328 ; free virtual = 606284

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-305.411 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability2_reg_n_0_[0][7][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-302.909 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability3_reg_n_0_[1][4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[7]_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg3/reliability3[1][4][2]_i_2__2_n_0.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg3/reliability3[1][4][2]_i_2__2
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg3/reliability3[1][4][2]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-302.848 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability1_reg_n_0_[0][2][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][9]_i_2__2_n_0.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][9]_i_2__2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][9]_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][17]_i_44__2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1_reg[0][2][17]_i_42__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][17]_i_157__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/ru/new_reliability14289_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability1[0][2][15]_i_9__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/reliability0_reg[0][1][15][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out/P[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out/DSP_ALU.ALU_OUT<11>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out_i_7__12_n_0.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out_i_7__12
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out_i_7__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-294.764 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[2][2][12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-293.403 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-287.975 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/reliability1_reg_n_0_[1][8][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.338 | TNS=-287.982 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability3_reg_n_0_[3][5][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.338 | TNS=-284.916 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/reliability3_reg_n_0_[0][1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-282.134 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-282.362 |
INFO: [Physopt 32-81] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.333 | TNS=-281.980 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability3_reg_n_0_[3][5][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[7]_replica_2
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[7]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-282.330 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/reliability1_reg_n_0_[1][8][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[5].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/signal_out_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-277.547 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[2][2][12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[4].  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[4]
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability21661_out.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2[2][2][17]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability21661_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_36[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-277.445 |
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[6].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-271.624 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/reliability0_reg_n_0_[2][1][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[1]_repN.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[1]_replica
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-263.712 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability0_reg_n_0_[2][6][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[1]_repN.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/signal_out_reg[1]_replica
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/D[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-263.334 |
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2_n_0.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[2][2][17]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-263.299 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[3][8][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2_n_0.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][17]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][17]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/ru/new_reliability24278_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][8][15]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/D[10].  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[1][0][10]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/D[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-258.163 |
INFO: [Physopt 32-663] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]_repN.  Re-placed instance design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/signal_out_reg[0]_replica
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/D[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-256.943 |
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2_reg_n_0_[3][6][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability21817_out.  Did not re-place instance design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability2[3][6][17]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/ru/new_reliability21817_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][6][17]_i_36[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/reliability2[3][6][17]_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-256.602 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-256.602 |
Phase 4 Critical Path Optimization | Checksum: e5933127

Time (s): cpu = 00:20:31 ; elapsed = 00:04:46 . Memory (MB): peak = 8208.059 ; gain = 56.250 ; free physical = 103953 ; free virtual = 605918
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8208.059 ; gain = 0.000 ; free physical = 103967 ; free virtual = 605933
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8265.363 ; gain = 0.000 ; free physical = 103960 ; free virtual = 605925
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.323 | TNS=-256.602 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path  |          0.086  |        107.533  |           50  |              0  |                    42  |           0  |           2  |  00:04:05  |
|  Total          |          0.086  |        107.533  |           50  |              0  |                    42  |           0  |           3  |  00:04:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8265.363 ; gain = 0.000 ; free physical = 103960 ; free virtual = 605926
Ending Physical Synthesis Task | Checksum: 2780c1f8c

Time (s): cpu = 00:20:35 ; elapsed = 00:04:49 . Memory (MB): peak = 8265.363 ; gain = 113.555 ; free physical = 103969 ; free virtual = 605934
INFO: [Common 17-83] Releasing license: Implementation
402 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:22:38 ; elapsed = 00:05:21 . Memory (MB): peak = 8265.363 ; gain = 113.555 ; free physical = 104413 ; free virtual = 606379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 8273.367 ; gain = 0.000 ; free physical = 103641 ; free virtual = 606236
report_design_analysis: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 8289.375 ; gain = 16.008 ; free physical = 103725 ; free virtual = 606333
INFO: [Common 17-1381] The checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:02 ; elapsed = 00:01:13 . Memory (MB): peak = 8289.375 ; gain = 24.012 ; free physical = 104199 ; free virtual = 606303
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f6181044 ConstDB: 0 ShapeSum: 51995b9b RouteDB: de9f69df

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.57 . Memory (MB): peak = 8404.688 ; gain = 0.000 ; free physical = 104728 ; free virtual = 606840
Phase 1 Build RT Design | Checksum: f2370f41

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 8404.688 ; gain = 0.000 ; free physical = 104921 ; free virtual = 607033
Post Restoration Checksum: NetGraph: 234e7356 NumContArr: 4834c5c5 Constraints: 3ac3467d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a6467f98

Time (s): cpu = 00:02:17 ; elapsed = 00:00:35 . Memory (MB): peak = 8404.688 ; gain = 0.000 ; free physical = 104801 ; free virtual = 606913

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a6467f98

Time (s): cpu = 00:02:18 ; elapsed = 00:00:36 . Memory (MB): peak = 8404.688 ; gain = 0.000 ; free physical = 104801 ; free virtual = 606913

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1614eb567

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 8412.691 ; gain = 8.004 ; free physical = 104722 ; free virtual = 606833

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18e473212

Time (s): cpu = 00:04:25 ; elapsed = 00:01:32 . Memory (MB): peak = 8412.691 ; gain = 8.004 ; free physical = 104590 ; free virtual = 606702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.048 | TNS=-0.048 | WHS=-0.092 | THS=-5.270 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18c295319

Time (s): cpu = 00:09:32 ; elapsed = 00:02:55 . Memory (MB): peak = 8665.105 ; gain = 260.418 ; free physical = 104554 ; free virtual = 606666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.048 | TNS=-20.388| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 177949f0b

Time (s): cpu = 00:09:33 ; elapsed = 00:02:56 . Memory (MB): peak = 8665.105 ; gain = 260.418 ; free physical = 104553 ; free virtual = 606665
Phase 2 Router Initialization | Checksum: 1a3f8bbd2

Time (s): cpu = 00:09:35 ; elapsed = 00:02:58 . Memory (MB): peak = 8665.105 ; gain = 260.418 ; free physical = 104553 ; free virtual = 606666

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0225443 %
  Global Horizontal Routing Utilization  = 0.00683671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 262041
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 196485
  Number of Partially Routed Nets     = 65556
  Number of Node Overlaps             = 4


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a3f8bbd2

Time (s): cpu = 00:09:45 ; elapsed = 00:03:02 . Memory (MB): peak = 8665.105 ; gain = 260.418 ; free physical = 104480 ; free virtual = 606592

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 1ee10e83d

Time (s): cpu = 00:14:48 ; elapsed = 00:04:19 . Memory (MB): peak = 8745.105 ; gain = 340.418 ; free physical = 104314 ; free virtual = 606427
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 1d54c24f4

Time (s): cpu = 00:17:20 ; elapsed = 00:04:58 . Memory (MB): peak = 8745.105 ; gain = 340.418 ; free physical = 104329 ; free virtual = 606441

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     19.34|   64x64|     22.12|   64x64|     20.19|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|     17.56|   64x64|     20.19|   64x64|     20.29|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      5.95|     4x4|      2.99|   64x64|     20.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      9.42|   32x32|      7.19|   32x32|     21.57|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X24Y100->INT_X55Y195 (PSS_ALTO_X0Y0->CLEL_R_X55Y195)
	INT_X64Y228->INT_X65Y259 (BRAM_X64Y225->GTH_QUAD_RIGHT_X65Y240)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	INT_X32Y132->INT_X63Y163 (BRAM_X32Y130->CLEL_R_X63Y163)
	NULL_X53Y104->INT_X31Y131 (NULL_X53Y104->CLEL_R_X31Y131)
SOUTH
	INT_X24Y132->INT_X55Y195 (PSS_ALTO_X0Y0->CLEL_R_X55Y195)
	INT_X32Y292->INT_X63Y323 (BRAM_X32Y290->CLEL_R_X63Y323)
	NULL_X53Y170->INT_X31Y195 (NULL_X53Y170->CLEL_R_X31Y195)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	NULL_X53Y104->INT_X31Y131 (NULL_X53Y104->CLEL_R_X31Y131)
EAST
	INT_X32Y286->INT_X47Y317 (BRAM_X32Y285->CLEL_R_X47Y317)
	INT_X32Y292->INT_X47Y307 (BRAM_X32Y290->CLEL_R_X47Y307)
	INT_X32Y291->INT_X47Y306 (BRAM_X32Y290->CLEL_R_X47Y306)
	INT_X32Y290->INT_X47Y305 (BRAM_X32Y290->CLEL_R_X47Y305)
	INT_X32Y302->INT_X47Y317 (BRAM_X32Y300->CLEL_R_X47Y317)
WEST
	INT_X1Y182->INT_X32Y213 (CLEM_X1Y182->CLEL_R_X32Y213)
	INT_X0Y183->INT_X31Y214 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y214)
	INT_X0Y182->INT_X31Y213 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y213)
	INT_X0Y181->INT_X31Y212 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y212)
	INT_X0Y180->INT_X31Y211 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y211)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X0Y260->INT_X63Y323 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X63Y323)
	INT_X64Y292->INT_X65Y323 (BRAM_X64Y290->GTH_QUAD_RIGHT_X65Y300)
	INT_X32Y260->INT_X63Y291 (BRAM_X32Y260->CLEL_R_X63Y291)
	INT_X64Y260->INT_X65Y291 (BRAM_X64Y260->GTH_QUAD_RIGHT_X65Y240)
	INT_X64Y228->INT_X65Y259 (BRAM_X64Y225->GTH_QUAD_RIGHT_X65Y240)
SOUTH
	INT_X5Y233->INT_X52Y344 (CLEM_X5Y233->CLEL_R_X52Y344)
	INT_X32Y292->INT_X63Y323 (BRAM_X32Y290->CLEL_R_X63Y323)
	NULL_X53Y170->INT_X31Y195 (NULL_X53Y170->CLEL_R_X31Y195)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	NULL_X53Y104->INT_X31Y131 (NULL_X53Y104->CLEL_R_X31Y131)
WEST
	INT_X1Y181->INT_X32Y212 (CLEM_X1Y181->CLEL_R_X32Y212)
	INT_X0Y181->INT_X31Y212 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y212)
	INT_X0Y180->INT_X31Y211 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y211)
	NULL_X53Y185->INT_X31Y210 (NULL_X53Y185->CLEL_R_X31Y210)
	NULL_X53Y184->INT_X31Y209 (NULL_X53Y184->CLEL_R_X31Y209)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X18Y266->INT_X49Y329 (CLEM_X18Y266->DSP_X49Y325)
	INT_X6Y288->INT_X37Y319 (BRAM_X6Y285->DSP_X37Y315)
	INT_X6Y287->INT_X37Y318 (BRAM_X6Y285->DSP_X37Y315)
	INT_X6Y286->INT_X37Y317 (BRAM_X6Y285->DSP_X37Y315)
	INT_X6Y285->INT_X37Y316 (BRAM_X6Y285->DSP_X37Y315)
SOUTH
	INT_X8Y275->INT_X55Y338 (CLEM_X8Y275->CLEL_R_X55Y338)
	INT_X32Y292->INT_X63Y323 (BRAM_X32Y290->CLEL_R_X63Y323)
	NULL_X53Y170->INT_X31Y195 (NULL_X53Y170->CLEL_R_X31Y195)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	INT_X32Y291->INT_X63Y322 (BRAM_X32Y290->CLEL_R_X63Y322)
EAST
	INT_X7Y239->INT_X54Y318 (CLEM_X7Y239->CLEL_R_X54Y318)
	INT_X32Y292->INT_X63Y323 (BRAM_X32Y290->CLEL_R_X63Y323)
	INT_X32Y291->INT_X63Y322 (BRAM_X32Y290->CLEL_R_X63Y322)
	INT_X32Y290->INT_X63Y321 (BRAM_X32Y290->CLEL_R_X63Y321)
	INT_X32Y289->INT_X63Y320 (BRAM_X32Y285->CLEL_R_X63Y320)
WEST
	INT_X1Y187->INT_X32Y218 (CLEM_X1Y187->CLEL_R_X32Y218)
	INT_X0Y188->INT_X31Y219 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y219)
	INT_X0Y187->INT_X31Y218 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y218)
	INT_X0Y186->INT_X31Y217 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y217)
	INT_X0Y185->INT_X31Y216 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X31Y216)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1d54c24f4

Time (s): cpu = 00:18:04 ; elapsed = 00:05:06 . Memory (MB): peak = 8745.105 ; gain = 340.418 ; free physical = 104310 ; free virtual = 606423

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 376178
 Number of Nodes with overlaps = 114832
 Number of Nodes with overlaps = 36303
 Number of Nodes with overlaps = 11590
 Number of Nodes with overlaps = 3780
 Number of Nodes with overlaps = 1431
 Number of Nodes with overlaps = 631
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.162 | TNS=-13173.956| WHS=-0.006 | THS=-0.011 |

Phase 4.2 Global Iteration 1 | Checksum: 1bafe75ce

Time (s): cpu = 01:47:40 ; elapsed = 00:40:14 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110271 ; free virtual = 612367

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.853 | TNS=-12631.062| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21ce1f146

Time (s): cpu = 01:54:36 ; elapsed = 00:44:53 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110253 ; free virtual = 612344

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.632 | TNS=-12348.452| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 268cc1a54

Time (s): cpu = 02:00:01 ; elapsed = 00:49:03 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110240 ; free virtual = 612333

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.571 | TNS=-12293.808| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2a86b3a01

Time (s): cpu = 02:01:29 ; elapsed = 00:50:07 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110269 ; free virtual = 612362
Phase 4 Rip-up And Reroute | Checksum: 2a86b3a01

Time (s): cpu = 02:01:30 ; elapsed = 00:50:09 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110274 ; free virtual = 612366

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f02cd2db

Time (s): cpu = 02:03:02 ; elapsed = 00:50:37 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110231 ; free virtual = 612323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.571 | TNS=-12293.808| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16af0ffdb

Time (s): cpu = 02:03:21 ; elapsed = 00:50:43 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110240 ; free virtual = 612332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16af0ffdb

Time (s): cpu = 02:03:22 ; elapsed = 00:50:45 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110048 ; free virtual = 612140
Phase 5 Delay and Skew Optimization | Checksum: 16af0ffdb

Time (s): cpu = 02:03:24 ; elapsed = 00:50:46 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110146 ; free virtual = 612239

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1afb144f1

Time (s): cpu = 02:04:36 ; elapsed = 00:51:09 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110256 ; free virtual = 612349
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.532 | TNS=-12005.312| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22a819315

Time (s): cpu = 02:04:38 ; elapsed = 00:51:11 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110231 ; free virtual = 612323
Phase 6 Post Hold Fix | Checksum: 22a819315

Time (s): cpu = 02:04:39 ; elapsed = 00:51:12 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110250 ; free virtual = 612343

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 53.7823 %
  Global Horizontal Routing Utilization  = 47.7034 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 87.9988%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X24Y180 -> INT_X27Y183
South Dir 16x16 Area, Max Cong = 89.5119%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   NULL_X143Y174 -> INT_X35Y183
   NULL_X143Y173 -> INT_X35Y182
   NULL_X148Y170 -> INT_X36Y179
   NULL_X148Y153 -> INT_X36Y163
   NULL_X148Y169 -> INT_X36Y178
East Dir 2x2 Area, Max Cong = 87.7404%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y266 -> INT_X33Y267
   INT_X36Y264 -> INT_X37Y265
   INT_X36Y260 -> INT_X37Y261
   INT_X40Y250 -> INT_X41Y251
West Dir 16x16 Area, Max Cong = 85.2652%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X20Y180 -> INT_X35Y195
   INT_X20Y181 -> INT_X35Y196
   INT_X21Y180 -> INT_X36Y195
   INT_X21Y181 -> INT_X36Y196

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.4 Sparse Ratio: 1.5
Direction: South
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 1f1091b53

Time (s): cpu = 02:04:51 ; elapsed = 00:51:16 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110248 ; free virtual = 612341

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f1091b53

Time (s): cpu = 02:04:52 ; elapsed = 00:51:17 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110243 ; free virtual = 612335

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f1091b53

Time (s): cpu = 02:05:25 ; elapsed = 00:51:43 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110300 ; free virtual = 612392

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f1091b53

Time (s): cpu = 02:05:33 ; elapsed = 00:51:51 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110251 ; free virtual = 612344

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.532 | TNS=-12005.312| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1f1091b53

Time (s): cpu = 02:06:12 ; elapsed = 00:51:59 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110293 ; free virtual = 612385
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.532 | TNS=-11927.963 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1f1091b53

Time (s): cpu = 02:08:48 ; elapsed = 00:52:31 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 109972 ; free virtual = 612065
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.532 | TNS=-11927.963 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.497. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[3][4][2].
INFO: [Physopt 32-952] Improved path group WNS = -1.483. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][12].
INFO: [Physopt 32-952] Improved path group WNS = -1.479. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[3][4][2].
INFO: [Physopt 32-952] Improved path group WNS = -1.466. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability3_reg_n_0_[0][2][8].
INFO: [Physopt 32-952] Improved path group WNS = -1.466. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/reliability0_reg_n_0_[1][8][3].
INFO: [Physopt 32-952] Improved path group WNS = -1.465. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability1_reg_n_0_[0][4][13].
INFO: [Physopt 32-952] Improved path group WNS = -1.462. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/reliability0_reg_n_0_[2][6][5].
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][9].
INFO: [Physopt 32-952] Improved path group WNS = -1.459. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability3_reg_n_0_[0][2][0].
INFO: [Physopt 32-952] Improved path group WNS = -1.456. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][3].
INFO: [Physopt 32-952] Improved path group WNS = -1.452. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][5].
INFO: [Physopt 32-952] Improved path group WNS = -1.450. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][17].
INFO: [Physopt 32-952] Improved path group WNS = -1.447. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/reliability0_reg_n_0_[1][9][12].
INFO: [Physopt 32-952] Improved path group WNS = -1.446. Path group: clk_out1_design_1_clk_wiz_1_0. Processed net: design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/reliability0_reg_n_0_[0][4][14].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.446 | TNS=-11924.049 | WHS=0.010 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 247b19944

Time (s): cpu = 02:09:26 ; elapsed = 00:52:40 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 109964 ; free virtual = 612057
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8777.121 ; gain = 0.000 ; free physical = 109964 ; free virtual = 612057
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.446 | TNS=-11924.049 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 23e0502d9

Time (s): cpu = 02:09:33 ; elapsed = 00:52:44 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 109879 ; free virtual = 611972
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:09:33 ; elapsed = 00:52:45 . Memory (MB): peak = 8777.121 ; gain = 372.434 ; free physical = 110139 ; free virtual = 612232
INFO: [Common 17-83] Releasing license: Implementation
444 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:11:31 ; elapsed = 00:53:33 . Memory (MB): peak = 8777.121 ; gain = 487.746 ; free physical = 110138 ; free virtual = 612231
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 8777.121 ; gain = 0.000 ; free physical = 109404 ; free virtual = 612273
report_design_analysis: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 8777.121 ; gain = 0.000 ; free physical = 109347 ; free virtual = 612240
INFO: [Common 17-1381] The checkpoint '/autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:40 ; elapsed = 00:01:35 . Memory (MB): peak = 8777.121 ; gain = 0.000 ; free physical = 109947 ; free virtual = 612229
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 9073.668 ; gain = 296.547 ; free physical = 109857 ; free virtual = 612143
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /autofs/fs1.ece/fs1.eecg.tcc/barrieri/Documents/Thesis/new_board/TOP/FULL_SOVA/BER_sim.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:25 ; elapsed = 00:00:38 . Memory (MB): peak = 9073.668 ; gain = 0.000 ; free physical = 109856 ; free virtual = 612144
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
456 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:57 ; elapsed = 00:01:01 . Memory (MB): peak = 9097.680 ; gain = 24.012 ; free physical = 109577 ; free virtual = 611876
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9097.680 ; gain = 0.000 ; free physical = 109440 ; free virtual = 611741
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9097.680 ; gain = 0.000 ; free physical = 109514 ; free virtual = 611815
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/most_reliable_tp_wt0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/most_reliable_tp_wt0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/most_reliable_tp_wt0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/symbol1_reg3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[2]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/cumulative_metrics[3]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__5 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/survivor_path_delta0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[2]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/cumulative_metrics[3]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__5 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/survivor_path_delta0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[2]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/cumulative_metrics[3]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/p_1_out input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__0 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__1 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__2 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__3 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__4 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__5 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__6 input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/survivor_path_delta0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[0] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[0]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[1] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[1]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[2] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[2]/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[3] input design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/cumulative_metrics[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder/sumreg[5] output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder/sumreg[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/counter0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__5 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/dec1_in6__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/output_counter0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/output_counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/symbol1_reg4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder/sumreg[5] output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder/sumreg[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/counter0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__5 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/dec1_in6__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/output_counter0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/output_counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/symbol1_reg4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder/sumreg[5] output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder/sumreg[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/counter0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__5 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__4 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__0 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__1 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__2 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__3 output design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/dec1_in6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[0] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[1] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e0[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e1[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e1[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e1[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e1[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e2[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e2[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e2[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e2[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e3[2] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e3[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e3[3] multiplier stage design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/e3[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/dg0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/dg1/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/dg2/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/dg3/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1806 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 290 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:21 ; elapsed = 00:01:23 . Memory (MB): peak = 10041.855 ; gain = 944.176 ; free physical = 109411 ; free virtual = 611738
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 13:39:33 2024...
