// Seed: 925613076
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_15 = 0;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_15 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11
    , id_23,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17,
    input tri0 id_18,
    input supply0 id_19,
    output wand id_20,
    output wire id_21
);
  logic id_24 = id_7;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_24,
      id_23
  );
  parameter id_25 = 1;
  assign id_23 = 1'b0;
  logic id_26;
  ;
  wire id_27;
endmodule
