/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bsp_inst_patch_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 3:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_bsp_inst_patch_ctrl.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 3:19p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_BSP_INST_PATCH_CTRL_H__
#define BCHP_BSP_INST_PATCH_CTRL_H__

/***************************************************************************
 *BSP_INST_PATCH_CTRL - BSP Instruction Code Patch Control Register
 ***************************************************************************/
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS 0x0032b400 /* Instruction Patch SRAM Load Done Flag Register */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR 0x0032b404 /* Instruction Patch SRAM address register */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_DATA 0x0032b408 /* Instruction Patch SRAM address register */

/***************************************************************************
 *INST_PATCH_RAM_STATUS - Instruction Patch SRAM Load Done Flag Register
 ***************************************************************************/
/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_STATUS :: reserved0 [31:01] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_reserved0_SHIFT 1

/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_STATUS :: RAM_LOAD_DONE [00:00] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_MASK 0x00000001
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_SHIFT 0
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_DEFAULT 0x00000000

/***************************************************************************
 *INST_PATCH_RAM_ADDR - Instruction Patch SRAM address register
 ***************************************************************************/
/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_ADDR :: reserved0 [31:17] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_reserved0_MASK 0xfffe0000
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_reserved0_SHIFT 17

/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_ADDR :: ADDR [16:02] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_ADDR_MASK     0x0001fffc
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_ADDR_SHIFT    2
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_ADDR_DEFAULT  0x00000000

/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_ADDR :: reserved1 [01:00] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_reserved1_MASK 0x00000003
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_ADDR_reserved1_SHIFT 0

/***************************************************************************
 *INST_PATCH_RAM_DATA - Instruction Patch SRAM address register
 ***************************************************************************/
/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_DATA :: DATA [31:00] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_DATA_DATA_MASK     0xffffffff
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_DATA_DATA_SHIFT    0
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_DATA_DATA_DEFAULT  0x00000000

#endif /* #ifndef BCHP_BSP_INST_PATCH_CTRL_H__ */

/* End of File */
