
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.06

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter_debug[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    11    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ bit_counter_debug[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bit_counter_debug[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: read (input port clocked by core_clock)
Endpoint: shift_reg_debug[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.03    0.00    0.00    0.20 v read (in)
                                         read (net)
                  0.00    0.00    0.20 v _466_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.15    0.12    0.32 ^ _466_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _186_ (net)
                  0.15    0.00    0.32 ^ _471_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.07    0.39 v _471_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _027_ (net)
                  0.06    0.00    0.39 v shift_reg_debug[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg_debug[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    11    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    29    0.28    2.10    1.97    2.17 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  2.10    0.00    2.17 ^ ack_error$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.17   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.77    9.23   library recovery time
                                  9.23   data required time
-----------------------------------------------------------------------------
                                  9.23   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: phase[0]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ phase[0]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.03    0.17    0.48    0.48 ^ phase[0]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         phase[0] (net)
                  0.17    0.00    0.48 ^ _318_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    0.56 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _279_ (net)
                  0.10    0.00    0.56 v _568_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
    10    0.10    0.47    0.48    1.04 v _568_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _283_ (net)
                  0.47    0.00    1.04 v _363_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.29    1.33 v _363_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _097_ (net)
                  0.08    0.00    1.33 v _364_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.30    1.64 v _364_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _098_ (net)
                  0.13    0.00    1.64 v _378_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.11    1.74 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _110_ (net)
                  0.15    0.00    1.74 ^ _457_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.09    0.21    1.95 ^ _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _177_ (net)
                  0.09    0.00    1.95 ^ _458_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.16    2.12 ^ _458_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _178_ (net)
                  0.15    0.00    2.12 ^ _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.34 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.34 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    2.52 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.06    0.00    2.52 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    11    0.09    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    29    0.28    2.10    1.97    2.17 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  2.10    0.00    2.17 ^ ack_error$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.17   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.77    9.23   library recovery time
                                  9.23   data required time
-----------------------------------------------------------------------------
                                  9.23   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: phase[0]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ phase[0]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.03    0.17    0.48    0.48 ^ phase[0]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         phase[0] (net)
                  0.17    0.00    0.48 ^ _318_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    0.56 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _279_ (net)
                  0.10    0.00    0.56 v _568_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
    10    0.10    0.47    0.48    1.04 v _568_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _283_ (net)
                  0.47    0.00    1.04 v _363_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.29    1.33 v _363_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _097_ (net)
                  0.08    0.00    1.33 v _364_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.30    1.64 v _364_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _098_ (net)
                  0.13    0.00    1.64 v _378_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.11    1.74 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _110_ (net)
                  0.15    0.00    1.74 ^ _457_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.09    0.21    1.95 ^ _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _177_ (net)
                  0.09    0.00    1.95 ^ _458_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.16    2.12 ^ _458_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _178_ (net)
                  0.15    0.00    2.12 ^ _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.34 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.34 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.17    2.52 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.06    0.00    2.52 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.70e-03   9.04e-05   2.31e-08   3.79e-03  79.9%
Combinational          6.16e-04   3.39e-04   6.03e-08   9.55e-04  20.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.32e-03   4.29e-04   8.34e-08   4.75e-03 100.0%
                          91.0%       9.0%       0.0%
