{"vcs1":{"timestamp_begin":1684311929.169124493, "rt":1.34, "ut":0.41, "st":0.20}}
{"vcselab":{"timestamp_begin":1684311930.598285572, "rt":1.57, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684311932.237321324, "rt":0.53, "ut":0.21, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311928.532132111}
{"VCS_COMP_START_TIME": 1684311928.532132111}
{"VCS_COMP_END_TIME": 1684311934.321715087}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 211888}}
