Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Feb 23 15:25:01 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.313     -226.422                   1155                98738       -0.292       -0.584                       2                131552  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
wrapper_mux|clk          {0.000 0.604}        1.207           828.500         
wrapper_mux|clk_wrapper  {0.000 0.604}        1.207           828.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wrapper_mux|clk               -2.313     -207.739                    857                65945       -0.292       -0.292                       1                 98725  
wrapper_mux|clk_wrapper       -0.227      -18.684                    298                32793       -0.292       -0.292                       1                 32827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk
  To Clock:  wrapper_mux|clk

Setup :          857  Failing Endpoints,  Worst Slack       -2.313ns,  Total Violation     -207.739ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.292ns,  Total Violation       -0.292ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            mux_1/sr_p.sr_3_21_sr_v_1/D
                            (rising edge-triggered cell SRL16E clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk rise@1.207ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.655ns (19.652%)  route 2.678ns (80.348%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 4.308 - 1.207 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 1.011ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.924ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.443     3.584    shift_reg_tap_i/clk_c
    SLICE_X156Y439       FDRE                                         r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y439       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.682 r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/Q
                         net (fo=212, routed)         0.392     4.074    mux_1/input_slr_32769_rep1_rep_rep_0
    SLICE_X155Y423       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.253 r  mux_1/sr_p.sr_1_RNO_155[26]/O
                         net (fo=1, routed)           0.662     4.915    mux_1/output_comb_292[26]
    SLICE_X152Y457       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     4.979 r  mux_1/sr_p.sr_1_RNO_38[26]/O
                         net (fo=1, routed)           0.457     5.436    mux_1/output_comb_301[26]
    SLICE_X154Y445       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     5.551 r  mux_1/sr_p.sr_1_RNO_8[26]/O
                         net (fo=1, routed)           0.892     6.443    mux_1/output_comb_318[26]
    SLICE_X124Y483       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.542 r  mux_1/sr_p.sr_1_RNO_1[26]/O
                         net (fo=1, routed)           0.155     6.697    mux_1/output_comb_510[26]
    SLICE_X124Y483       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     6.797 r  mux_1/sr_p.sr_1_RNO[26]/O
                         net (fo=1, routed)           0.120     6.917    mux_1/output_comb[26]
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.207     1.207 r  
    AV33                                              0.000     1.207 r  clk (IN)
                         net (fo=0)                   0.000     1.207    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.717 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.717    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.717 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.013    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.037 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.271     4.308    mux_1/clk_c
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/CLK
                         clock pessimism              0.398     4.706    
                         clock uncertainty           -0.035     4.671    
    SLICE_X123Y483       SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.067     4.604    mux_1/sr_p.sr_3_21_sr_v_1
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            mux_1/sr_p.sr_3_21_sr_v_1/D
                            (rising edge-triggered cell SRL16E clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk rise@1.207ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.655ns (19.652%)  route 2.678ns (80.348%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 4.308 - 1.207 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 1.011ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.924ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.443     3.584    shift_reg_tap_i/clk_c
    SLICE_X156Y439       FDRE                                         r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y439       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.682 f  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/Q
                         net (fo=212, routed)         0.392     4.074    mux_1/input_slr_32769_rep1_rep_rep_0
    SLICE_X155Y423       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.253 r  mux_1/sr_p.sr_1_RNO_155[26]/O
                         net (fo=1, routed)           0.662     4.915    mux_1/output_comb_292[26]
    SLICE_X152Y457       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     4.979 r  mux_1/sr_p.sr_1_RNO_38[26]/O
                         net (fo=1, routed)           0.457     5.436    mux_1/output_comb_301[26]
    SLICE_X154Y445       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     5.551 r  mux_1/sr_p.sr_1_RNO_8[26]/O
                         net (fo=1, routed)           0.892     6.443    mux_1/output_comb_318[26]
    SLICE_X124Y483       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.542 r  mux_1/sr_p.sr_1_RNO_1[26]/O
                         net (fo=1, routed)           0.155     6.697    mux_1/output_comb_510[26]
    SLICE_X124Y483       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     6.797 r  mux_1/sr_p.sr_1_RNO[26]/O
                         net (fo=1, routed)           0.120     6.917    mux_1/output_comb[26]
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.207     1.207 r  
    AV33                                              0.000     1.207 r  clk (IN)
                         net (fo=0)                   0.000     1.207    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.717 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.717    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.717 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.013    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.037 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.271     4.308    mux_1/clk_c
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/CLK
                         clock pessimism              0.398     4.706    
                         clock uncertainty           -0.035     4.671    
    SLICE_X123Y483       SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.067     4.604    mux_1/sr_p.sr_3_21_sr_v_1
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            mux_1/sr_p.sr_3_21_sr_v_1/D
                            (rising edge-triggered cell SRL16E clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk rise@1.207ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.655ns (19.652%)  route 2.678ns (80.348%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 4.308 - 1.207 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 1.011ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.924ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.443     3.584    shift_reg_tap_i/clk_c
    SLICE_X156Y439       FDRE                                         r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y439       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.682 r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/Q
                         net (fo=212, routed)         0.392     4.074    mux_1/input_slr_32769_rep1_rep_rep_0
    SLICE_X155Y423       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.253 f  mux_1/sr_p.sr_1_RNO_155[26]/O
                         net (fo=1, routed)           0.662     4.915    mux_1/output_comb_292[26]
    SLICE_X152Y457       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     4.979 f  mux_1/sr_p.sr_1_RNO_38[26]/O
                         net (fo=1, routed)           0.457     5.436    mux_1/output_comb_301[26]
    SLICE_X154Y445       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     5.551 f  mux_1/sr_p.sr_1_RNO_8[26]/O
                         net (fo=1, routed)           0.892     6.443    mux_1/output_comb_318[26]
    SLICE_X124Y483       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.542 f  mux_1/sr_p.sr_1_RNO_1[26]/O
                         net (fo=1, routed)           0.155     6.697    mux_1/output_comb_510[26]
    SLICE_X124Y483       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     6.797 f  mux_1/sr_p.sr_1_RNO[26]/O
                         net (fo=1, routed)           0.120     6.917    mux_1/output_comb[26]
    SLICE_X123Y483       SRL16E                                       f  mux_1/sr_p.sr_3_21_sr_v_1/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.207     1.207 r  
    AV33                                              0.000     1.207 r  clk (IN)
                         net (fo=0)                   0.000     1.207    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.717 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.717    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.717 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.013    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.037 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.271     4.308    mux_1/clk_c
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/CLK
                         clock pessimism              0.398     4.706    
                         clock uncertainty           -0.035     4.671    
    SLICE_X123Y483       SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.067     4.604    mux_1/sr_p.sr_3_21_sr_v_1
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            mux_1/sr_p.sr_3_21_sr_v_1/D
                            (rising edge-triggered cell SRL16E clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk rise@1.207ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.655ns (19.652%)  route 2.678ns (80.348%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.101ns = ( 4.308 - 1.207 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 1.011ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.924ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.443     3.584    shift_reg_tap_i/clk_c
    SLICE_X156Y439       FDRE                                         r  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y439       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.682 f  shift_reg_tap_i/sr_3_32769_rep1_rep_rep_0/Q
                         net (fo=212, routed)         0.392     4.074    mux_1/input_slr_32769_rep1_rep_rep_0
    SLICE_X155Y423       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.253 f  mux_1/sr_p.sr_1_RNO_155[26]/O
                         net (fo=1, routed)           0.662     4.915    mux_1/output_comb_292[26]
    SLICE_X152Y457       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     4.979 f  mux_1/sr_p.sr_1_RNO_38[26]/O
                         net (fo=1, routed)           0.457     5.436    mux_1/output_comb_301[26]
    SLICE_X154Y445       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     5.551 f  mux_1/sr_p.sr_1_RNO_8[26]/O
                         net (fo=1, routed)           0.892     6.443    mux_1/output_comb_318[26]
    SLICE_X124Y483       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.542 f  mux_1/sr_p.sr_1_RNO_1[26]/O
                         net (fo=1, routed)           0.155     6.697    mux_1/output_comb_510[26]
    SLICE_X124Y483       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     6.797 f  mux_1/sr_p.sr_1_RNO[26]/O
                         net (fo=1, routed)           0.120     6.917    mux_1/output_comb[26]
    SLICE_X123Y483       SRL16E                                       f  mux_1/sr_p.sr_3_21_sr_v_1/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.207     1.207 r  
    AV33                                              0.000     1.207 r  clk (IN)
                         net (fo=0)                   0.000     1.207    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.717 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.717    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.717 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.013    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.037 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.271     4.308    mux_1/clk_c
    SLICE_X123Y483       SRL16E                                       r  mux_1/sr_p.sr_3_21_sr_v_1/CLK
                         clock pessimism              0.398     4.706    
                         clock uncertainty           -0.035     4.671    
    SLICE_X123Y483       SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.067     4.604    mux_1/sr_p.sr_3_21_sr_v_1
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_32770_rep1_rep_0_rep_31/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            mux_1/sr_p.sr_1[21]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk rise@1.207ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.803ns (23.694%)  route 2.586ns (76.306%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 4.189 - 1.207 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.011ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.924ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.357     3.498    shift_reg_tap_i/clk_c
    SLICE_X135Y419       FDRE                                         r  shift_reg_tap_i/sr_3_32770_rep1_rep_0_rep_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y419       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     3.595 r  shift_reg_tap_i/sr_3_32770_rep1_rep_0_rep_31/Q
                         net (fo=144, routed)         0.452     4.047    mux_1/input_slr_32770_rep1_rep_0_rep_31
    SLICE_X141Y418       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     4.229 r  mux_1/sr_p.sr_1_RNO_263[21]/O
                         net (fo=1, routed)           0.245     4.474    mux_1/output_comb_757[21]
    SLICE_X143Y416       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     4.652 r  mux_1/sr_p.sr_1_RNO_65[21]/O
                         net (fo=1, routed)           0.555     5.207    mux_1/output_comb_762[21]
    SLICE_X124Y408       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     5.322 r  mux_1/sr_p.sr_1_RNO_15[21]/O
                         net (fo=1, routed)           1.177     6.499    mux_1/output_comb_764[21]
    SLICE_X120Y500       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.614 r  mux_1/sr_p.sr_1_RNO_2[21]/O
                         net (fo=1, routed)           0.103     6.717    mux_1/output_comb_766[21]
    SLICE_X120Y500       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     6.833 r  mux_1/sr_p.sr_1_RNO[21]/O
                         net (fo=1, routed)           0.054     6.887    mux_1/output_comb[21]
    SLICE_X120Y500       FDRE                                         r  mux_1/sr_p.sr_1[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      1.207     1.207 r  
    AV33                                              0.000     1.207 r  clk (IN)
                         net (fo=0)                   0.000     1.207    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     1.717 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.717    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.717 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.013    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.037 r  clk_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=98724, routed)       2.152     4.189    mux_1/clk_c
    SLICE_X120Y500       FDRE                                         r  mux_1/sr_p.sr_1[21]/C
                         clock pessimism              0.398     4.587    
                         clock uncertainty           -0.035     4.552    
    SLICE_X120Y500       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.579    mux_1/sr_p.sr_1[21]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 -2.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk
Waveform(ns):       { 0.000 0.604 }
Period(ns):         1.207
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         1.207       -0.292     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         1.207       0.061      SLICE_X123Y483  mux_1/sr_p.sr_3_0_sr_v_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         1.207       0.061      SLICE_X117Y491  mux_1/sr_p.sr_3_10_sr_v_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         1.207       0.061      SLICE_X121Y480  mux_1/sr_p.sr_3_11_sr_v_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         1.207       0.061      SLICE_X121Y486  mux_1/sr_p.sr_3_12_sr_v_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X123Y487  mux_1/sr_p.sr_3_16_sr_v_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X127Y487  mux_1/sr_p.sr_3_19_sr_v_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X123Y483  mux_1/sr_p.sr_3_0_sr_v_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X123Y483  mux_1/sr_p.sr_3_0_sr_v_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X121Y480  mux_1/sr_p.sr_3_11_sr_v_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X123Y485  mux_1/sr_p.sr_3_18_sr_v_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X119Y483  mux_1/sr_p.sr_3_25_sr_v_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X125Y480  mux_1/sr_p.sr_3_2_sr_v_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X125Y480  mux_1/sr_p.sr_3_4_sr_v_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         0.603       0.030      SLICE_X119Y483  mux_1/sr_p.sr_3_6_sr_v_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk_wrapper
  To Clock:  wrapper_mux|clk_wrapper

Setup :          298  Failing Endpoints,  Worst Slack       -0.227ns,  Total Violation      -18.684ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.292ns,  Total Violation       -0.292ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[27010]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            lsfr_1/output_vector[27011]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk_wrapper rise@1.207ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.097ns (6.855%)  route 1.318ns (93.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 4.531 - 1.207 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.120ns, distribution 1.668ns)
  Clock Net Delay (Destination): 2.467ns (routing 1.018ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.788     3.956    lsfr_1/clk_wrapper_c
    SLICE_X112Y548       FDRE                                         r  lsfr_1/output_vector[27010]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y548       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     4.053 r  lsfr_1/output_vector[27010]/Q
                         net (fo=2, routed)           1.318     5.371    lsfr_1/input_vector[27010]
    SLICE_X112Y548       FDRE                                         r  lsfr_1/output_vector[27011]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.207     1.207 r  
    AU33                                              0.000     1.207 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.207    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.744 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.744    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.744 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.040    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.064 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.467     4.531    lsfr_1/clk_wrapper_c
    SLICE_X112Y548       FDRE                                         r  lsfr_1/output_vector[27011]/C
                         clock pessimism              0.622     5.152    
                         clock uncertainty           -0.035     5.117    
    SLICE_X112Y548       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     5.144    lsfr_1/output_vector[27011]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[27010]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            lsfr_1/output_vector[27011]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk_wrapper rise@1.207ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.097ns (6.855%)  route 1.318ns (93.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 4.531 - 1.207 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.120ns, distribution 1.668ns)
  Clock Net Delay (Destination): 2.467ns (routing 1.018ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.788     3.956    lsfr_1/clk_wrapper_c
    SLICE_X112Y548       FDRE                                         r  lsfr_1/output_vector[27010]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y548       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     4.053 f  lsfr_1/output_vector[27010]/Q
                         net (fo=2, routed)           1.318     5.371    lsfr_1/input_vector[27010]
    SLICE_X112Y548       FDRE                                         f  lsfr_1/output_vector[27011]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.207     1.207 r  
    AU33                                              0.000     1.207 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.207    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.744 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.744    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.744 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.040    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.064 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.467     4.531    lsfr_1/clk_wrapper_c
    SLICE_X112Y548       FDRE                                         r  lsfr_1/output_vector[27011]/C
                         clock pessimism              0.622     5.152    
                         clock uncertainty           -0.035     5.117    
    SLICE_X112Y548       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     5.144    lsfr_1/output_vector[27011]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[580]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            lsfr_1/output_vector[581]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk_wrapper rise@1.207ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.099ns (6.445%)  route 1.437ns (93.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 4.455 - 1.207 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 1.120ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.018ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.437     3.605    lsfr_1/clk_wrapper_c
    SLICE_X112Y453       FDRE                                         r  lsfr_1/output_vector[580]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y453       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.704 r  lsfr_1/output_vector[580]/Q
                         net (fo=2, routed)           1.437     5.141    lsfr_1/input_vector[580]
    SLICE_X113Y453       FDRE                                         r  lsfr_1/output_vector[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.207     1.207 r  
    AU33                                              0.000     1.207 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.207    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.744 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.744    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.744 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.040    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.064 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.391     4.455    lsfr_1/clk_wrapper_c
    SLICE_X113Y453       FDRE                                         r  lsfr_1/output_vector[581]/C
                         clock pessimism              0.481     4.936    
                         clock uncertainty           -0.035     4.900    
    SLICE_X113Y453       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.927    lsfr_1/output_vector[581]
  -------------------------------------------------------------------
                         required time                          4.927    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[580]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            lsfr_1/output_vector[581]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk_wrapper rise@1.207ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.099ns (6.445%)  route 1.437ns (93.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 4.455 - 1.207 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 1.120ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.018ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.437     3.605    lsfr_1/clk_wrapper_c
    SLICE_X112Y453       FDRE                                         r  lsfr_1/output_vector[580]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y453       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.704 f  lsfr_1/output_vector[580]/Q
                         net (fo=2, routed)           1.437     5.141    lsfr_1/input_vector[580]
    SLICE_X113Y453       FDRE                                         f  lsfr_1/output_vector[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.207     1.207 r  
    AU33                                              0.000     1.207 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.207    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.744 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.744    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.744 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.040    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.064 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.391     4.455    lsfr_1/clk_wrapper_c
    SLICE_X113Y453       FDRE                                         r  lsfr_1/output_vector[581]/C
                         clock pessimism              0.481     4.936    
                         clock uncertainty           -0.035     4.900    
    SLICE_X113Y453       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     4.927    lsfr_1/output_vector[581]
  -------------------------------------------------------------------
                         required time                          4.927    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 lsfr_1/output_vector[14028]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Destination:            lsfr_1/output_vector[14029]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.604ns period=1.207ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.207ns  (wrapper_mux|clk_wrapper rise@1.207ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.097ns (7.399%)  route 1.214ns (92.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 4.264 - 1.207 ) 
    Source Clock Delay      (SCD):    3.567ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 1.120ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.018ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.399     3.567    lsfr_1/clk_wrapper_c
    SLICE_X126Y479       FDRE                                         r  lsfr_1/output_vector[14028]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y479       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.664 r  lsfr_1/output_vector[14028]/Q
                         net (fo=2, routed)           1.214     4.878    lsfr_1/input_vector[14028]
    SLICE_X123Y481       FDRE                                         r  lsfr_1/output_vector[14029]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      1.207     1.207 r  
    AU33                                              0.000     1.207 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     1.207    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     1.744 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.744    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.744 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     2.040    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.064 r  clk_wrapper_ibuf/O
    X4Y7 (CLOCK_ROOT)    net (fo=32826, routed)       2.200     4.264    lsfr_1/clk_wrapper_c
    SLICE_X123Y481       FDRE                                         r  lsfr_1/output_vector[14029]/C
                         clock pessimism              0.414     4.677    
                         clock uncertainty           -0.035     4.642    
    SLICE_X123Y481       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     4.669    lsfr_1/output_vector[14029]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                 -0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk_wrapper
Waveform(ns):       { 0.000 0.604 }
Period(ns):         1.207
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.207       -0.292     BUFGCE_X1Y230   clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.207       0.657      SLICE_X111Y478  lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.207       0.657      SLICE_X143Y451  lsfr_1/output_vector[10000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.207       0.657      SLICE_X143Y451  lsfr_1/output_vector[10001]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.207       0.657      SLICE_X143Y451  lsfr_1/output_vector[10002]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X111Y463  lsfr_1/output_vector[1799]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X108Y555  lsfr_1/output_vector[26135]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X108Y555  lsfr_1/output_vector[26136]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X107Y443  lsfr_1/output_vector[45]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X146Y495  lsfr_1/output_vector[10319]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X104Y450  lsfr_1/output_vector[431]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X104Y450  lsfr_1/output_vector[432]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X104Y450  lsfr_1/output_vector[433]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X104Y444  lsfr_1/output_vector[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.603       0.328      SLICE_X111Y458  lsfr_1/output_vector[1800]/C



