`timescale 1 ps/ 1 ps

module HY601(
	clk,
	rst,
	in50,
	in65,
	in69,
	in73,
	L,
	pwm1,
	pwm2,
	out51,
	out52,
	out53,
	out66,
	out67,
	out68,
	out70,
	out71,
	out72,
	out74,
	out75,
	out76,
	out54,
	out55,
	cusled1,
	cusled2,
	cusled3,
	cusled4);
input	clk;
input	rst;
input	in50;
input	in65;
input	in69;
input	in73;
output	[3:0] L;
output	pwm1;
output	pwm2;
output	out51;
output	out52;
output	out53;
output	out66;
output	out67;
output	out68;
output	out70;
output	out71;
output	out72;
output	out74;
output	out75;
output	out76;
output	out54;
output	out55;
output	cusled1;
output	cusled2;
output	cusled3;
output	cusled4;

// module HY601
// Design Ports Information
// L[0]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L[1]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L[2]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// L[3]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwm1	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwm2	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out51	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out52	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out53	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out66	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out67	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out68	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out70	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out71	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out72	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out74	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out75	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out76	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out54	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out55	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cusled1	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cusled2	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cusled3	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cusled4	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in50	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in65	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in69	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in73	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default

//wire	gnd;
//wire	vcc;
//wire	\L[0]~output_o ;
//wire	\L[1]~output_o ;
//wire	\L[2]~output_o ;
//wire	\L[3]~output_o ;
wire	\LessThan0~0_combout ;
wire	\LessThan0~1_combout ;
wire	\LessThan0~2_combout ;
wire	\LessThan0~3_combout ;
wire	\LessThan0~4_combout ;
wire	\LessThan0~5_combout ;
wire	\LessThan0~6_combout ;
wire	\LessThan0~7_combout ;
wire	\LessThan1~0_combout ;
wire	\LessThan1~1_combout ;
wire	\LessThan1~2_combout ;
wire	\LessThan1~3_combout ;
wire	\LessThan1~4_combout ;
wire	\LessThan1~5_combout ;
wire	\LessThan1~6_combout ;
wire	\clk~input_o ;
wire	\clk~inputclkctrl_outclk ;
//wire	\cusled1~output_o ;
//wire	\cusled2~output_o ;
//wire	\cusled3~output_o ;
//wire	\cusled4~output_o ;
tri1	devclrn;
tri1	devoe;
tri1	devpor;
wire	\in50~input_o ;
wire	\in65~input_o ;
wire	\in69~input_o ;
wire	\in73~input_o ;
//wire	\out51~output_o ;
//wire	\out52~output_o ;
//wire	\out53~output_o ;
//wire	\out54~output_o ;
//wire	\out55~output_o ;
//wire	\out66~output_o ;
//wire	\out67~output_o ;
//wire	\out68~output_o ;
//wire	\out70~output_o ;
//wire	\out71~output_o ;
//wire	\out72~output_o ;
//wire	\out74~output_o ;
//wire	\out75~output_o ;
//wire	\out76~output_o ;
//wire	\pwm1~output_o ;
//wire	\pwm2~output_o ;
wire	[26:0] pwm_counter;
//wire	pwm_counter[0];
wire	\pwm_counter[0]~27_combout ;
wire	\pwm_counter[0]~28 ;
//wire	pwm_counter[10];
wire	\pwm_counter[10]~47_combout ;
wire	\pwm_counter[10]~48 ;
//wire	pwm_counter[11];
wire	\pwm_counter[11]~49_combout ;
wire	\pwm_counter[11]~50 ;
//wire	pwm_counter[12];
wire	\pwm_counter[12]~51_combout ;
wire	\pwm_counter[12]~52 ;
//wire	pwm_counter[13];
wire	\pwm_counter[13]~53_combout ;
wire	\pwm_counter[13]~54 ;
//wire	pwm_counter[14];
wire	\pwm_counter[14]~55_combout ;
wire	\pwm_counter[14]~56 ;
//wire	pwm_counter[15];
wire	\pwm_counter[15]~57_combout ;
wire	\pwm_counter[15]~58 ;
//wire	pwm_counter[16];
wire	\pwm_counter[16]~59_combout ;
wire	\pwm_counter[16]~60 ;
//wire	pwm_counter[17];
wire	\pwm_counter[17]~61_combout ;
wire	\pwm_counter[17]~62 ;
//wire	pwm_counter[18];
wire	\pwm_counter[18]~63_combout ;
wire	\pwm_counter[18]~64 ;
//wire	pwm_counter[19];
wire	\pwm_counter[19]~65_combout ;
wire	\pwm_counter[19]~66 ;
//wire	pwm_counter[1];
wire	\pwm_counter[1]~29_combout ;
wire	\pwm_counter[1]~30 ;
//wire	pwm_counter[20];
wire	\pwm_counter[20]~67_combout ;
wire	\pwm_counter[20]~68 ;
//wire	pwm_counter[21];
wire	\pwm_counter[21]~69_combout ;
wire	\pwm_counter[21]~70 ;
//wire	pwm_counter[22];
wire	\pwm_counter[22]~71_combout ;
wire	\pwm_counter[22]~72 ;
//wire	pwm_counter[23];
wire	\pwm_counter[23]~73_combout ;
wire	\pwm_counter[23]~74 ;
//wire	pwm_counter[24];
wire	\pwm_counter[24]~75_combout ;
wire	\pwm_counter[24]~76 ;
//wire	pwm_counter[25];
wire	\pwm_counter[25]~77_combout ;
wire	\pwm_counter[25]~78 ;
//wire	pwm_counter[26];
wire	\pwm_counter[26]~79_combout ;
//wire	pwm_counter[2];
wire	\pwm_counter[2]~31_combout ;
wire	\pwm_counter[2]~32 ;
//wire	pwm_counter[3];
wire	\pwm_counter[3]~33_combout ;
wire	\pwm_counter[3]~34 ;
//wire	pwm_counter[4];
wire	\pwm_counter[4]~35_combout ;
wire	\pwm_counter[4]~36 ;
//wire	pwm_counter[5];
wire	\pwm_counter[5]~37_combout ;
wire	\pwm_counter[5]~38 ;
//wire	pwm_counter[6];
wire	\pwm_counter[6]~39_combout ;
wire	\pwm_counter[6]~40 ;
//wire	pwm_counter[7];
wire	\pwm_counter[7]~41_combout ;
wire	\pwm_counter[7]~42 ;
//wire	pwm_counter[8];
wire	\pwm_counter[8]~43_combout ;
wire	\pwm_counter[8]~44 ;
//wire	pwm_counter[9];
wire	\pwm_counter[9]~45_combout ;
wire	\pwm_counter[9]~46 ;
wire	\pwm_reg1~feeder_combout ;
wire	\pwm_reg1~q ;
wire	\pwm_reg2~q ;
wire	\rst~input_o ;
wire	\rst~inputclkctrl_outclk ;
wire	unknown;

wire vcc;
wire gnd;
assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: IOIBUF_X0_Y11_N1
// alta_io_ibuf \clk~input (
alta_dio \clk~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\clk~input_o ),
	.regout(),
	.padio(clk));
defparam \clk~input .CFG_KEEP = 2'b00;
// defparam \clk~input .simulate_z_as = "z";

// Location: IOOBUF_X11_Y24_N2
// alta_io_obuf \cusled1~output (
alta_dio \cusled1~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(cusled1));
defparam \cusled1~output .CFG_KEEP = 2'b00;
// defparam \cusled1~output .open_drain_output = "false";

// Location: IOIBUF_X13_Y0_N0
// alta_io_ibuf \in50~input (
alta_dio \in50~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\in50~input_o ),
	.regout(),
	.padio(in50));
defparam \in50~input .CFG_KEEP = 2'b00;
// defparam \in50~input .simulate_z_as = "z";

// Location: IOOBUF_X16_Y0_N0
// alta_io_obuf \out53~output (
alta_dio \out53~output (
	.datain(\in50~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out53));
defparam \out53~output .CFG_KEEP = 2'b00;
// defparam \out53~output .open_drain_output = "false";

// Location: IOOBUF_X16_Y0_N1
// alta_io_obuf \out52~output (
alta_dio \out52~output (
	.datain(\in50~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out52));
defparam \out52~output .CFG_KEEP = 2'b00;
// defparam \out52~output .open_drain_output = "false";

// Location: IOOBUF_X16_Y0_N3
// alta_io_obuf \out51~output (
alta_dio \out51~output (
	.datain(\in50~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out51));
defparam \out51~output .CFG_KEEP = 2'b00;
// defparam \out51~output .open_drain_output = "false";

// Location: IOOBUF_X18_Y0_N2
// alta_io_obuf \out55~output (
alta_dio \out55~output (
	.datain(!\in50~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out55));
defparam \out55~output .CFG_KEEP = 2'b00;
// defparam \out55~output .open_drain_output = "false";

// Location: IOOBUF_X18_Y0_N3
// alta_io_obuf \out54~output (
alta_dio \out54~output (
	.datain(\in50~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out54));
defparam \out54~output .CFG_KEEP = 2'b00;
// defparam \out54~output .open_drain_output = "false";

// Location: IOOBUF_X1_Y24_N0
// alta_io_obuf \L[1]~output (
alta_dio \L[1]~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(L[1]));
defparam \L[1]~output .CFG_KEEP = 2'b00;
// defparam \L[1]~output .open_drain_output = "false";

// Location: IOOBUF_X1_Y24_N1
// alta_io_obuf \L[0]~output (
alta_dio \L[0]~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(L[0]));
defparam \L[0]~output .CFG_KEEP = 2'b00;
// defparam \L[0]~output .open_drain_output = "false";

// Location: IOOBUF_X28_Y0_N0
// alta_io_obuf \out66~output (
alta_dio \out66~output (
	.datain(\in65~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out66));
defparam \out66~output .CFG_KEEP = 2'b00;
// defparam \out66~output .open_drain_output = "false";

// Location: IOIBUF_X28_Y0_N3
// alta_io_ibuf \in65~input (
alta_dio \in65~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\in65~input_o ),
	.regout(),
	.padio(in65));
defparam \in65~input .CFG_KEEP = 2'b00;
// defparam \in65~input .simulate_z_as = "z";

// Location: IOIBUF_X30_Y0_N0
// alta_io_ibuf \in69~input (
alta_dio \in69~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\in69~input_o ),
	.regout(),
	.padio(in69));
defparam \in69~input .CFG_KEEP = 2'b00;
// defparam \in69~input .simulate_z_as = "z";

// Location: IOOBUF_X30_Y0_N1
// alta_io_obuf \out68~output (
alta_dio \out68~output (
	.datain(\in65~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out68));
defparam \out68~output .CFG_KEEP = 2'b00;
// defparam \out68~output .open_drain_output = "false";

// Location: IOOBUF_X30_Y0_N3
// alta_io_obuf \out67~output (
alta_dio \out67~output (
	.datain(\in65~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out67));
defparam \out67~output .CFG_KEEP = 2'b00;
// defparam \out67~output .open_drain_output = "false";

// Location: IOOBUF_X32_Y0_N1
// alta_io_obuf \out72~output (
alta_dio \out72~output (
	.datain(\in69~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out72));
defparam \out72~output .CFG_KEEP = 2'b00;
// defparam \out72~output .open_drain_output = "false";

// Location: IOOBUF_X32_Y0_N2
// alta_io_obuf \out71~output (
alta_dio \out71~output (
	.datain(\in69~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out71));
defparam \out71~output .CFG_KEEP = 2'b00;
// defparam \out71~output .open_drain_output = "false";

// Location: IOOBUF_X32_Y0_N3
// alta_io_obuf \out70~output (
alta_dio \out70~output (
	.datain(\in69~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out70));
defparam \out70~output .CFG_KEEP = 2'b00;
// defparam \out70~output .open_drain_output = "false";

// Location: IOIBUF_X34_Y12_N2
// alta_io_ibuf \rst~input (
alta_dio \rst~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\rst~input_o ),
	.regout(),
	.padio(rst));
defparam \rst~input .CFG_KEEP = 2'b00;
// defparam \rst~input .simulate_z_as = "z";

// Location: IOOBUF_X34_Y2_N2
// alta_io_obuf \out74~output (
alta_dio \out74~output (
	.datain(\in73~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out74));
defparam \out74~output .CFG_KEEP = 2'b00;
// defparam \out74~output .open_drain_output = "false";

// Location: IOOBUF_X34_Y3_N3
// alta_io_obuf \out75~output (
alta_dio \out75~output (
	.datain(\in73~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out75));
defparam \out75~output .CFG_KEEP = 2'b00;
// defparam \out75~output .open_drain_output = "false";

// Location: IOIBUF_X34_Y4_N2
// alta_io_ibuf \in73~input (
alta_dio \in73~input (
	.datain(gnd),
	.datainh(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\in73~input_o ),
	.regout(),
	.padio(in73));
defparam \in73~input .CFG_KEEP = 2'b00;
// defparam \in73~input .simulate_z_as = "z";

// Location: IOOBUF_X34_Y4_N3
// alta_io_obuf \out76~output (
alta_dio \out76~output (
	.datain(\in73~input_o ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(out76));
defparam \out76~output .CFG_KEEP = 2'b00;
// defparam \out76~output .open_drain_output = "false";

// Location: IOOBUF_X3_Y24_N3
// alta_io_obuf \L[2]~output (
alta_dio \L[2]~output (
	.datain(vcc),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(L[2]));
defparam \L[2]~output .CFG_KEEP = 2'b00;
// defparam \L[2]~output .open_drain_output = "false";

// Location: IOOBUF_X5_Y0_N2
// alta_io_obuf \pwm1~output (
alta_dio \pwm1~output (
	.datain(!\pwm_reg1~q ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(pwm1));
defparam \pwm1~output .CFG_KEEP = 2'b00;
// defparam \pwm1~output .open_drain_output = "false";

// Location: IOOBUF_X5_Y0_N3
// alta_io_obuf \pwm2~output (
alta_dio \pwm2~output (
	.datain(\pwm_reg2~q ),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(pwm2));
defparam \pwm2~output .CFG_KEEP = 2'b00;
// defparam \pwm2~output .open_drain_output = "false";

// Location: IOOBUF_X5_Y24_N1
// alta_io_obuf \L[3]~output (
alta_dio \L[3]~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(L[3]));
defparam \L[3]~output .CFG_KEEP = 2'b00;
// defparam \L[3]~output .open_drain_output = "false";

// Location: IOOBUF_X7_Y24_N0
// alta_io_obuf \cusled3~output (
alta_dio \cusled3~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(cusled3));
defparam \cusled3~output .CFG_KEEP = 2'b00;
// defparam \cusled3~output .open_drain_output = "false";

// Location: IOOBUF_X7_Y24_N1
// alta_io_obuf \cusled4~output (
alta_dio \cusled4~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(cusled4));
defparam \cusled4~output .CFG_KEEP = 2'b00;
// defparam \cusled4~output .open_drain_output = "false";

// Location: IOOBUF_X9_Y24_N1
// alta_io_obuf \cusled2~output (
alta_dio \cusled2~output (
	.datain(gnd),
	.datainh(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(cusled2));
defparam \cusled2~output .CFG_KEEP = 2'b00;
// defparam \cusled2~output .open_drain_output = "false";

// Location: CLKCTRL_G2
alta_io_gclk \clk~inputclkctrl (
	.inclk (\clk~input_o ),
	.outclk(\clk~inputclkctrl_outclk ));
//defparam \clk~inputclkctrl .clock_type = "global clock";
//defparam \clk~inputclkctrl .ena_register_mode = "none";

// Location: CLKCTRL_G9
alta_io_gclk \rst~inputclkctrl (
	.inclk (\rst~input_o ),
	.outclk(\rst~inputclkctrl_outclk ));
//defparam \rst~inputclkctrl .clock_type = "global clock";
//defparam \rst~inputclkctrl .ena_register_mode = "none";

// Location: LCCOMB_X4_Y1_N0
// alta_lcell_comb \pwm_counter[13]~53 (
alta_slice \pwm_counter[13]~53 (
	.A(pwm_counter[13]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[12]~52 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\pwm_counter[13]~53_combout ),
	.Cout(\pwm_counter[13]~54 ),
	.Q());
defparam \pwm_counter[13]~53 .mask = 16'h5A5F;
defparam \pwm_counter[13]~53 .mode = "ripple";
defparam \pwm_counter[13]~53 .modeMux = 1'b1;
defparam \pwm_counter[13]~53 .FeedbackMux = 1'b0;
defparam \pwm_counter[13]~53 .ShiftMux = 1'b0;
defparam \pwm_counter[13]~53 .BypassEn = 1'b0;
defparam \pwm_counter[13]~53 .CarryEnb = 1'b0;
defparam \pwm_counter[13]~53 .AsyncResetMux = 2'bxx;
defparam \pwm_counter[13]~53 .SyncResetMux = 2'bxx;
defparam \pwm_counter[13]~53 .SyncLoadMux = 2'bxx;
// Location: FF_X4_Y1_N10
// alta_lcell_ff \pwm_counter[18] (
// Location: LCCOMB_X4_Y1_N10
// alta_lcell_comb \pwm_counter[18]~63 (
alta_slice \pwm_counter[18] (
	.A(pwm_counter[18]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[17]~62 ),
	.Qin(pwm_counter[18]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[18]~63_combout ),
	.Cout(\pwm_counter[18]~64 ),
	.Q(pwm_counter[18]));
defparam \pwm_counter[18] .mask = 16'hA50A;
defparam \pwm_counter[18] .mode = "ripple";
defparam \pwm_counter[18] .modeMux = 1'b1;
defparam \pwm_counter[18] .FeedbackMux = 1'b0;
defparam \pwm_counter[18] .ShiftMux = 1'b0;
defparam \pwm_counter[18] .BypassEn = 1'b1;
defparam \pwm_counter[18] .CarryEnb = 1'b0;
defparam \pwm_counter[18] .AsyncResetMux = 2'b11;
defparam \pwm_counter[18] .SyncResetMux = 2'b10;
defparam \pwm_counter[18] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N12
// alta_lcell_ff \pwm_counter[19] (
// Location: LCCOMB_X4_Y1_N12
// alta_lcell_comb \pwm_counter[19]~65 (
alta_slice \pwm_counter[19] (
	.A(pwm_counter[19]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[18]~64 ),
	.Qin(pwm_counter[19]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[19]~65_combout ),
	.Cout(\pwm_counter[19]~66 ),
	.Q(pwm_counter[19]));
defparam \pwm_counter[19] .mask = 16'h5A5F;
defparam \pwm_counter[19] .mode = "ripple";
defparam \pwm_counter[19] .modeMux = 1'b1;
defparam \pwm_counter[19] .FeedbackMux = 1'b0;
defparam \pwm_counter[19] .ShiftMux = 1'b0;
defparam \pwm_counter[19] .BypassEn = 1'b1;
defparam \pwm_counter[19] .CarryEnb = 1'b0;
defparam \pwm_counter[19] .AsyncResetMux = 2'b11;
defparam \pwm_counter[19] .SyncResetMux = 2'b10;
defparam \pwm_counter[19] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N14
// alta_lcell_ff \pwm_counter[20] (
// Location: LCCOMB_X4_Y1_N14
// alta_lcell_comb \pwm_counter[20]~67 (
alta_slice \pwm_counter[20] (
	.A(vcc),
	.B(pwm_counter[20]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[19]~66 ),
	.Qin(pwm_counter[20]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[20]~67_combout ),
	.Cout(\pwm_counter[20]~68 ),
	.Q(pwm_counter[20]));
defparam \pwm_counter[20] .mask = 16'hC30C;
defparam \pwm_counter[20] .mode = "ripple";
defparam \pwm_counter[20] .modeMux = 1'b1;
defparam \pwm_counter[20] .FeedbackMux = 1'b0;
defparam \pwm_counter[20] .ShiftMux = 1'b0;
defparam \pwm_counter[20] .BypassEn = 1'b1;
defparam \pwm_counter[20] .CarryEnb = 1'b0;
defparam \pwm_counter[20] .AsyncResetMux = 2'b11;
defparam \pwm_counter[20] .SyncResetMux = 2'b10;
defparam \pwm_counter[20] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N16
// alta_lcell_ff \pwm_counter[21] (
// Location: LCCOMB_X4_Y1_N16
// alta_lcell_comb \pwm_counter[21]~69 (
alta_slice \pwm_counter[21] (
	.A(vcc),
	.B(pwm_counter[21]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[20]~68 ),
	.Qin(pwm_counter[21]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[21]~69_combout ),
	.Cout(\pwm_counter[21]~70 ),
	.Q(pwm_counter[21]));
defparam \pwm_counter[21] .mask = 16'h3C3F;
defparam \pwm_counter[21] .mode = "ripple";
defparam \pwm_counter[21] .modeMux = 1'b1;
defparam \pwm_counter[21] .FeedbackMux = 1'b0;
defparam \pwm_counter[21] .ShiftMux = 1'b0;
defparam \pwm_counter[21] .BypassEn = 1'b1;
defparam \pwm_counter[21] .CarryEnb = 1'b0;
defparam \pwm_counter[21] .AsyncResetMux = 2'b11;
defparam \pwm_counter[21] .SyncResetMux = 2'b10;
defparam \pwm_counter[21] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N18
// alta_lcell_ff \pwm_counter[22] (
// Location: LCCOMB_X4_Y1_N18
// alta_lcell_comb \pwm_counter[22]~71 (
alta_slice \pwm_counter[22] (
	.A(vcc),
	.B(pwm_counter[22]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[21]~70 ),
	.Qin(pwm_counter[22]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[22]~71_combout ),
	.Cout(\pwm_counter[22]~72 ),
	.Q(pwm_counter[22]));
defparam \pwm_counter[22] .mask = 16'hC30C;
defparam \pwm_counter[22] .mode = "ripple";
defparam \pwm_counter[22] .modeMux = 1'b1;
defparam \pwm_counter[22] .FeedbackMux = 1'b0;
defparam \pwm_counter[22] .ShiftMux = 1'b0;
defparam \pwm_counter[22] .BypassEn = 1'b1;
defparam \pwm_counter[22] .CarryEnb = 1'b0;
defparam \pwm_counter[22] .AsyncResetMux = 2'b11;
defparam \pwm_counter[22] .SyncResetMux = 2'b10;
defparam \pwm_counter[22] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N2
// alta_lcell_ff \pwm_counter[14] (
// Location: LCCOMB_X4_Y1_N2
// alta_lcell_comb \pwm_counter[14]~55 (
alta_slice \pwm_counter[14] (
	.A(vcc),
	.B(pwm_counter[14]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[13]~54 ),
	.Qin(pwm_counter[14]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[14]~55_combout ),
	.Cout(\pwm_counter[14]~56 ),
	.Q(pwm_counter[14]));
defparam \pwm_counter[14] .mask = 16'hC30C;
defparam \pwm_counter[14] .mode = "ripple";
defparam \pwm_counter[14] .modeMux = 1'b1;
defparam \pwm_counter[14] .FeedbackMux = 1'b0;
defparam \pwm_counter[14] .ShiftMux = 1'b0;
defparam \pwm_counter[14] .BypassEn = 1'b1;
defparam \pwm_counter[14] .CarryEnb = 1'b0;
defparam \pwm_counter[14] .AsyncResetMux = 2'b11;
defparam \pwm_counter[14] .SyncResetMux = 2'b10;
defparam \pwm_counter[14] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N20
// alta_lcell_ff \pwm_counter[23] (
// Location: LCCOMB_X4_Y1_N20
// alta_lcell_comb \pwm_counter[23]~73 (
alta_slice \pwm_counter[23] (
	.A(vcc),
	.B(pwm_counter[23]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[22]~72 ),
	.Qin(pwm_counter[23]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[23]~73_combout ),
	.Cout(\pwm_counter[23]~74 ),
	.Q(pwm_counter[23]));
defparam \pwm_counter[23] .mask = 16'h3C3F;
defparam \pwm_counter[23] .mode = "ripple";
defparam \pwm_counter[23] .modeMux = 1'b1;
defparam \pwm_counter[23] .FeedbackMux = 1'b0;
defparam \pwm_counter[23] .ShiftMux = 1'b0;
defparam \pwm_counter[23] .BypassEn = 1'b1;
defparam \pwm_counter[23] .CarryEnb = 1'b0;
defparam \pwm_counter[23] .AsyncResetMux = 2'b11;
defparam \pwm_counter[23] .SyncResetMux = 2'b10;
defparam \pwm_counter[23] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N22
// alta_lcell_ff \pwm_counter[24] (
// Location: LCCOMB_X4_Y1_N22
// alta_lcell_comb \pwm_counter[24]~75 (
alta_slice \pwm_counter[24] (
	.A(pwm_counter[24]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[23]~74 ),
	.Qin(pwm_counter[24]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[24]~75_combout ),
	.Cout(\pwm_counter[24]~76 ),
	.Q(pwm_counter[24]));
defparam \pwm_counter[24] .mask = 16'hA50A;
defparam \pwm_counter[24] .mode = "ripple";
defparam \pwm_counter[24] .modeMux = 1'b1;
defparam \pwm_counter[24] .FeedbackMux = 1'b0;
defparam \pwm_counter[24] .ShiftMux = 1'b0;
defparam \pwm_counter[24] .BypassEn = 1'b1;
defparam \pwm_counter[24] .CarryEnb = 1'b0;
defparam \pwm_counter[24] .AsyncResetMux = 2'b11;
defparam \pwm_counter[24] .SyncResetMux = 2'b10;
defparam \pwm_counter[24] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N24
// alta_lcell_ff \pwm_counter[25] (
// Location: LCCOMB_X4_Y1_N24
// alta_lcell_comb \pwm_counter[25]~77 (
alta_slice \pwm_counter[25] (
	.A(vcc),
	.B(pwm_counter[25]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[24]~76 ),
	.Qin(pwm_counter[25]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[25]~77_combout ),
	.Cout(\pwm_counter[25]~78 ),
	.Q(pwm_counter[25]));
defparam \pwm_counter[25] .mask = 16'h3C3F;
defparam \pwm_counter[25] .mode = "ripple";
defparam \pwm_counter[25] .modeMux = 1'b1;
defparam \pwm_counter[25] .FeedbackMux = 1'b0;
defparam \pwm_counter[25] .ShiftMux = 1'b0;
defparam \pwm_counter[25] .BypassEn = 1'b1;
defparam \pwm_counter[25] .CarryEnb = 1'b0;
defparam \pwm_counter[25] .AsyncResetMux = 2'b11;
defparam \pwm_counter[25] .SyncResetMux = 2'b10;
defparam \pwm_counter[25] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N26
// alta_lcell_ff \pwm_counter[26] (
// Location: LCCOMB_X4_Y1_N26
// alta_lcell_comb \pwm_counter[26]~79 (
alta_slice \pwm_counter[26] (
	.A(pwm_counter[26]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[25]~78 ),
	.Qin(pwm_counter[26]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[26]~79_combout ),
	.Cout(),
	.Q(pwm_counter[26]));
defparam \pwm_counter[26] .mask = 16'hA5A5;
defparam \pwm_counter[26] .mode = "ripple";
defparam \pwm_counter[26] .modeMux = 1'b1;
defparam \pwm_counter[26] .FeedbackMux = 1'b0;
defparam \pwm_counter[26] .ShiftMux = 1'b0;
defparam \pwm_counter[26] .BypassEn = 1'b1;
defparam \pwm_counter[26] .CarryEnb = 1'b1;
defparam \pwm_counter[26] .AsyncResetMux = 2'b11;
defparam \pwm_counter[26] .SyncResetMux = 2'b10;
defparam \pwm_counter[26] .SyncLoadMux = 2'b00;
// Location: LCCOMB_X4_Y1_N28
// alta_lcell_comb \LessThan0~0 (
alta_slice \LessThan0~0 (
	.A(vcc),
	.B(vcc),
	.C(pwm_counter[26]),
	.D(pwm_counter[25]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~0_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~0 .mask = 16'h000F;
defparam \LessThan0~0 .mode = "logic";
defparam \LessThan0~0 .modeMux = 1'b0;
defparam \LessThan0~0 .FeedbackMux = 1'b0;
defparam \LessThan0~0 .ShiftMux = 1'b0;
defparam \LessThan0~0 .BypassEn = 1'b0;
defparam \LessThan0~0 .CarryEnb = 1'b1;
defparam \LessThan0~0 .AsyncResetMux = 2'bxx;
defparam \LessThan0~0 .SyncResetMux = 2'bxx;
defparam \LessThan0~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X4_Y1_N30
// alta_lcell_comb \LessThan1~0 (
alta_slice \LessThan1~0 (
	.A(pwm_counter[19]),
	.B(pwm_counter[21]),
	.C(pwm_counter[20]),
	.D(pwm_counter[18]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~0_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~0 .mask = 16'h8000;
defparam \LessThan1~0 .mode = "logic";
defparam \LessThan1~0 .modeMux = 1'b0;
defparam \LessThan1~0 .FeedbackMux = 1'b0;
defparam \LessThan1~0 .ShiftMux = 1'b0;
defparam \LessThan1~0 .BypassEn = 1'b0;
defparam \LessThan1~0 .CarryEnb = 1'b1;
defparam \LessThan1~0 .AsyncResetMux = 2'bxx;
defparam \LessThan1~0 .SyncResetMux = 2'bxx;
defparam \LessThan1~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X4_Y1_N4
// alta_lcell_comb \pwm_counter[15]~57 (
alta_slice \pwm_counter[15]~57 (
	.A(pwm_counter[15]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[14]~56 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\pwm_counter[15]~57_combout ),
	.Cout(\pwm_counter[15]~58 ),
	.Q());
defparam \pwm_counter[15]~57 .mask = 16'h5A5F;
defparam \pwm_counter[15]~57 .mode = "ripple";
defparam \pwm_counter[15]~57 .modeMux = 1'b1;
defparam \pwm_counter[15]~57 .FeedbackMux = 1'b0;
defparam \pwm_counter[15]~57 .ShiftMux = 1'b0;
defparam \pwm_counter[15]~57 .BypassEn = 1'b0;
defparam \pwm_counter[15]~57 .CarryEnb = 1'b0;
defparam \pwm_counter[15]~57 .AsyncResetMux = 2'bxx;
defparam \pwm_counter[15]~57 .SyncResetMux = 2'bxx;
defparam \pwm_counter[15]~57 .SyncLoadMux = 2'bxx;
// Location: FF_X4_Y1_N6
// alta_lcell_ff \pwm_counter[16] (
// Location: LCCOMB_X4_Y1_N6
// alta_lcell_comb \pwm_counter[16]~59 (
alta_slice \pwm_counter[16] (
	.A(pwm_counter[16]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[15]~58 ),
	.Qin(pwm_counter[16]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[16]~59_combout ),
	.Cout(\pwm_counter[16]~60 ),
	.Q(pwm_counter[16]));
defparam \pwm_counter[16] .mask = 16'hA50A;
defparam \pwm_counter[16] .mode = "ripple";
defparam \pwm_counter[16] .modeMux = 1'b1;
defparam \pwm_counter[16] .FeedbackMux = 1'b0;
defparam \pwm_counter[16] .ShiftMux = 1'b0;
defparam \pwm_counter[16] .BypassEn = 1'b1;
defparam \pwm_counter[16] .CarryEnb = 1'b0;
defparam \pwm_counter[16] .AsyncResetMux = 2'b11;
defparam \pwm_counter[16] .SyncResetMux = 2'b10;
defparam \pwm_counter[16] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y1_N8
// alta_lcell_ff \pwm_counter[17] (
// Location: LCCOMB_X4_Y1_N8
// alta_lcell_comb \pwm_counter[17]~61 (
alta_slice \pwm_counter[17] (
	.A(vcc),
	.B(pwm_counter[17]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[16]~60 ),
	.Qin(pwm_counter[17]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y1_GND),
	.LutOut(\pwm_counter[17]~61_combout ),
	.Cout(\pwm_counter[17]~62 ),
	.Q(pwm_counter[17]));
defparam \pwm_counter[17] .mask = 16'h3C3F;
defparam \pwm_counter[17] .mode = "ripple";
defparam \pwm_counter[17] .modeMux = 1'b1;
defparam \pwm_counter[17] .FeedbackMux = 1'b0;
defparam \pwm_counter[17] .ShiftMux = 1'b0;
defparam \pwm_counter[17] .BypassEn = 1'b1;
defparam \pwm_counter[17] .CarryEnb = 1'b0;
defparam \pwm_counter[17] .AsyncResetMux = 2'b11;
defparam \pwm_counter[17] .SyncResetMux = 2'b10;
defparam \pwm_counter[17] .SyncLoadMux = 2'b00;

// Location: CLKENCTRL_X4_Y1_N0
alta_clkenctrl clken_ctrl_X4_Y1_N0(.ClkIn(\clk~inputclkctrl_outclk ), .ClkEn(), .ClkOut(\clk~inputclkctrl_outclk_X4_Y1_SIG_VCC ));
defparam clken_ctrl_X4_Y1_N0.ClkMux = 2'b10;
defparam clken_ctrl_X4_Y1_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X4_Y1_N0
alta_asyncctrl asyncreset_ctrl_X4_Y1_N0(.Din(\rst~inputclkctrl_outclk ), .Dout(\rst~inputclkctrl_outclk__AsyncReset_X4_Y1_INV ));
defparam asyncreset_ctrl_X4_Y1_N0.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X4_Y1_N0
alta_syncctrl syncreset_ctrl_X4_Y1(.Din(\LessThan0~7_combout ), .Dout(\LessThan0~7_combout__SyncReset_X4_Y1_SIG ));
defparam syncreset_ctrl_X4_Y1.SyncCtrlMux = 2'b10;

// Location: SYNCCTRL_X4_Y1_N1
alta_syncctrl syncload_ctrl_X4_Y1(.Din(), .Dout(SyncLoad_X4_Y1_GND));
defparam syncload_ctrl_X4_Y1.SyncCtrlMux = 2'b00;
// Location: FF_X4_Y2_N10
// alta_lcell_ff \pwm_counter[2] (
// Location: LCCOMB_X4_Y2_N10
// alta_lcell_comb \pwm_counter[2]~31 (
alta_slice \pwm_counter[2] (
	.A(pwm_counter[2]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[1]~30 ),
	.Qin(pwm_counter[2]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[2]~31_combout ),
	.Cout(\pwm_counter[2]~32 ),
	.Q(pwm_counter[2]));
defparam \pwm_counter[2] .mask = 16'hA50A;
defparam \pwm_counter[2] .mode = "ripple";
defparam \pwm_counter[2] .modeMux = 1'b1;
defparam \pwm_counter[2] .FeedbackMux = 1'b0;
defparam \pwm_counter[2] .ShiftMux = 1'b0;
defparam \pwm_counter[2] .BypassEn = 1'b1;
defparam \pwm_counter[2] .CarryEnb = 1'b0;
defparam \pwm_counter[2] .AsyncResetMux = 2'b11;
defparam \pwm_counter[2] .SyncResetMux = 2'b10;
defparam \pwm_counter[2] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N12
// alta_lcell_ff \pwm_counter[3] (
// Location: LCCOMB_X4_Y2_N12
// alta_lcell_comb \pwm_counter[3]~33 (
alta_slice \pwm_counter[3] (
	.A(pwm_counter[3]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[2]~32 ),
	.Qin(pwm_counter[3]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[3]~33_combout ),
	.Cout(\pwm_counter[3]~34 ),
	.Q(pwm_counter[3]));
defparam \pwm_counter[3] .mask = 16'h5A5F;
defparam \pwm_counter[3] .mode = "ripple";
defparam \pwm_counter[3] .modeMux = 1'b1;
defparam \pwm_counter[3] .FeedbackMux = 1'b0;
defparam \pwm_counter[3] .ShiftMux = 1'b0;
defparam \pwm_counter[3] .BypassEn = 1'b1;
defparam \pwm_counter[3] .CarryEnb = 1'b0;
defparam \pwm_counter[3] .AsyncResetMux = 2'b11;
defparam \pwm_counter[3] .SyncResetMux = 2'b10;
defparam \pwm_counter[3] .SyncLoadMux = 2'b00;
// Location: LCCOMB_X4_Y2_N14
// alta_lcell_comb \pwm_counter[4]~35 (
alta_slice \pwm_counter[4]~35 (
	.A(pwm_counter[4]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[3]~34 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\pwm_counter[4]~35_combout ),
	.Cout(\pwm_counter[4]~36 ),
	.Q());
defparam \pwm_counter[4]~35 .mask = 16'hA50A;
defparam \pwm_counter[4]~35 .mode = "ripple";
defparam \pwm_counter[4]~35 .modeMux = 1'b1;
defparam \pwm_counter[4]~35 .FeedbackMux = 1'b0;
defparam \pwm_counter[4]~35 .ShiftMux = 1'b0;
defparam \pwm_counter[4]~35 .BypassEn = 1'b0;
defparam \pwm_counter[4]~35 .CarryEnb = 1'b0;
defparam \pwm_counter[4]~35 .AsyncResetMux = 2'bxx;
defparam \pwm_counter[4]~35 .SyncResetMux = 2'bxx;
defparam \pwm_counter[4]~35 .SyncLoadMux = 2'bxx;
// Location: FF_X4_Y2_N16
// alta_lcell_ff \pwm_counter[5] (
// Location: LCCOMB_X4_Y2_N16
// alta_lcell_comb \pwm_counter[5]~37 (
alta_slice \pwm_counter[5] (
	.A(vcc),
	.B(pwm_counter[5]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[4]~36 ),
	.Qin(pwm_counter[5]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[5]~37_combout ),
	.Cout(\pwm_counter[5]~38 ),
	.Q(pwm_counter[5]));
defparam \pwm_counter[5] .mask = 16'h3C3F;
defparam \pwm_counter[5] .mode = "ripple";
defparam \pwm_counter[5] .modeMux = 1'b1;
defparam \pwm_counter[5] .FeedbackMux = 1'b0;
defparam \pwm_counter[5] .ShiftMux = 1'b0;
defparam \pwm_counter[5] .BypassEn = 1'b1;
defparam \pwm_counter[5] .CarryEnb = 1'b0;
defparam \pwm_counter[5] .AsyncResetMux = 2'b11;
defparam \pwm_counter[5] .SyncResetMux = 2'b10;
defparam \pwm_counter[5] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N18
// alta_lcell_ff \pwm_counter[6] (
// Location: LCCOMB_X4_Y2_N18
// alta_lcell_comb \pwm_counter[6]~39 (
alta_slice \pwm_counter[6] (
	.A(vcc),
	.B(pwm_counter[6]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[5]~38 ),
	.Qin(pwm_counter[6]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[6]~39_combout ),
	.Cout(\pwm_counter[6]~40 ),
	.Q(pwm_counter[6]));
defparam \pwm_counter[6] .mask = 16'hC30C;
defparam \pwm_counter[6] .mode = "ripple";
defparam \pwm_counter[6] .modeMux = 1'b1;
defparam \pwm_counter[6] .FeedbackMux = 1'b0;
defparam \pwm_counter[6] .ShiftMux = 1'b0;
defparam \pwm_counter[6] .BypassEn = 1'b1;
defparam \pwm_counter[6] .CarryEnb = 1'b0;
defparam \pwm_counter[6] .AsyncResetMux = 2'b11;
defparam \pwm_counter[6] .SyncResetMux = 2'b10;
defparam \pwm_counter[6] .SyncLoadMux = 2'b00;
// Location: LCCOMB_X4_Y2_N2
// alta_lcell_comb \LessThan0~1 (
alta_slice \LessThan0~1 (
	.A(pwm_counter[2]),
	.B(pwm_counter[5]),
	.C(pwm_counter[1]),
	.D(pwm_counter[0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~1_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~1 .mask = 16'h7FFF;
defparam \LessThan0~1 .mode = "logic";
defparam \LessThan0~1 .modeMux = 1'b0;
defparam \LessThan0~1 .FeedbackMux = 1'b0;
defparam \LessThan0~1 .ShiftMux = 1'b0;
defparam \LessThan0~1 .BypassEn = 1'b0;
defparam \LessThan0~1 .CarryEnb = 1'b1;
defparam \LessThan0~1 .AsyncResetMux = 2'bxx;
defparam \LessThan0~1 .SyncResetMux = 2'bxx;
defparam \LessThan0~1 .SyncLoadMux = 2'bxx;
// Location: FF_X4_Y2_N20
// alta_lcell_ff \pwm_counter[7] (
// Location: LCCOMB_X4_Y2_N20
// alta_lcell_comb \pwm_counter[7]~41 (
alta_slice \pwm_counter[7] (
	.A(vcc),
	.B(pwm_counter[7]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[6]~40 ),
	.Qin(pwm_counter[7]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[7]~41_combout ),
	.Cout(\pwm_counter[7]~42 ),
	.Q(pwm_counter[7]));
defparam \pwm_counter[7] .mask = 16'h3C3F;
defparam \pwm_counter[7] .mode = "ripple";
defparam \pwm_counter[7] .modeMux = 1'b1;
defparam \pwm_counter[7] .FeedbackMux = 1'b0;
defparam \pwm_counter[7] .ShiftMux = 1'b0;
defparam \pwm_counter[7] .BypassEn = 1'b1;
defparam \pwm_counter[7] .CarryEnb = 1'b0;
defparam \pwm_counter[7] .AsyncResetMux = 2'b11;
defparam \pwm_counter[7] .SyncResetMux = 2'b10;
defparam \pwm_counter[7] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N22
// alta_lcell_ff \pwm_counter[8] (
// Location: LCCOMB_X4_Y2_N22
// alta_lcell_comb \pwm_counter[8]~43 (
alta_slice \pwm_counter[8] (
	.A(pwm_counter[8]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[7]~42 ),
	.Qin(pwm_counter[8]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[8]~43_combout ),
	.Cout(\pwm_counter[8]~44 ),
	.Q(pwm_counter[8]));
defparam \pwm_counter[8] .mask = 16'hA50A;
defparam \pwm_counter[8] .mode = "ripple";
defparam \pwm_counter[8] .modeMux = 1'b1;
defparam \pwm_counter[8] .FeedbackMux = 1'b0;
defparam \pwm_counter[8] .ShiftMux = 1'b0;
defparam \pwm_counter[8] .BypassEn = 1'b1;
defparam \pwm_counter[8] .CarryEnb = 1'b0;
defparam \pwm_counter[8] .AsyncResetMux = 2'b11;
defparam \pwm_counter[8] .SyncResetMux = 2'b10;
defparam \pwm_counter[8] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N24
// alta_lcell_ff \pwm_counter[9] (
// Location: LCCOMB_X4_Y2_N24
// alta_lcell_comb \pwm_counter[9]~45 (
alta_slice \pwm_counter[9] (
	.A(vcc),
	.B(pwm_counter[9]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[8]~44 ),
	.Qin(pwm_counter[9]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[9]~45_combout ),
	.Cout(\pwm_counter[9]~46 ),
	.Q(pwm_counter[9]));
defparam \pwm_counter[9] .mask = 16'h3C3F;
defparam \pwm_counter[9] .mode = "ripple";
defparam \pwm_counter[9] .modeMux = 1'b1;
defparam \pwm_counter[9] .FeedbackMux = 1'b0;
defparam \pwm_counter[9] .ShiftMux = 1'b0;
defparam \pwm_counter[9] .BypassEn = 1'b1;
defparam \pwm_counter[9] .CarryEnb = 1'b0;
defparam \pwm_counter[9] .AsyncResetMux = 2'b11;
defparam \pwm_counter[9] .SyncResetMux = 2'b10;
defparam \pwm_counter[9] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N26
// alta_lcell_ff \pwm_counter[10] (
// Location: LCCOMB_X4_Y2_N26
// alta_lcell_comb \pwm_counter[10]~47 (
alta_slice \pwm_counter[10] (
	.A(pwm_counter[10]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[9]~46 ),
	.Qin(pwm_counter[10]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[10]~47_combout ),
	.Cout(\pwm_counter[10]~48 ),
	.Q(pwm_counter[10]));
defparam \pwm_counter[10] .mask = 16'hA50A;
defparam \pwm_counter[10] .mode = "ripple";
defparam \pwm_counter[10] .modeMux = 1'b1;
defparam \pwm_counter[10] .FeedbackMux = 1'b0;
defparam \pwm_counter[10] .ShiftMux = 1'b0;
defparam \pwm_counter[10] .BypassEn = 1'b1;
defparam \pwm_counter[10] .CarryEnb = 1'b0;
defparam \pwm_counter[10] .AsyncResetMux = 2'b11;
defparam \pwm_counter[10] .SyncResetMux = 2'b10;
defparam \pwm_counter[10] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N28
// alta_lcell_ff \pwm_counter[11] (
// Location: LCCOMB_X4_Y2_N28
// alta_lcell_comb \pwm_counter[11]~49 (
alta_slice \pwm_counter[11] (
	.A(vcc),
	.B(pwm_counter[11]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[10]~48 ),
	.Qin(pwm_counter[11]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[11]~49_combout ),
	.Cout(\pwm_counter[11]~50 ),
	.Q(pwm_counter[11]));
defparam \pwm_counter[11] .mask = 16'h3C3F;
defparam \pwm_counter[11] .mode = "ripple";
defparam \pwm_counter[11] .modeMux = 1'b1;
defparam \pwm_counter[11] .FeedbackMux = 1'b0;
defparam \pwm_counter[11] .ShiftMux = 1'b0;
defparam \pwm_counter[11] .BypassEn = 1'b1;
defparam \pwm_counter[11] .CarryEnb = 1'b0;
defparam \pwm_counter[11] .AsyncResetMux = 2'b11;
defparam \pwm_counter[11] .SyncResetMux = 2'b10;
defparam \pwm_counter[11] .SyncLoadMux = 2'b00;
// Location: LCCOMB_X4_Y2_N30
// alta_lcell_comb \pwm_counter[12]~51 (
alta_slice \pwm_counter[12]~51 (
	.A(pwm_counter[12]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[11]~50 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\pwm_counter[12]~51_combout ),
	.Cout(\pwm_counter[12]~52 ),
	.Q());
defparam \pwm_counter[12]~51 .mask = 16'hA50A;
defparam \pwm_counter[12]~51 .mode = "ripple";
defparam \pwm_counter[12]~51 .modeMux = 1'b1;
defparam \pwm_counter[12]~51 .FeedbackMux = 1'b0;
defparam \pwm_counter[12]~51 .ShiftMux = 1'b0;
defparam \pwm_counter[12]~51 .BypassEn = 1'b0;
defparam \pwm_counter[12]~51 .CarryEnb = 1'b0;
defparam \pwm_counter[12]~51 .AsyncResetMux = 2'bxx;
defparam \pwm_counter[12]~51 .SyncResetMux = 2'bxx;
defparam \pwm_counter[12]~51 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X4_Y2_N4
// alta_lcell_comb \LessThan1~1 (
alta_slice \LessThan1~1 (
	.A(pwm_counter[8]),
	.B(pwm_counter[6]),
	.C(pwm_counter[7]),
	.D(pwm_counter[9]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~1_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~1 .mask = 16'h0001;
defparam \LessThan1~1 .mode = "logic";
defparam \LessThan1~1 .modeMux = 1'b0;
defparam \LessThan1~1 .FeedbackMux = 1'b0;
defparam \LessThan1~1 .ShiftMux = 1'b0;
defparam \LessThan1~1 .BypassEn = 1'b0;
defparam \LessThan1~1 .CarryEnb = 1'b1;
defparam \LessThan1~1 .AsyncResetMux = 2'bxx;
defparam \LessThan1~1 .SyncResetMux = 2'bxx;
defparam \LessThan1~1 .SyncLoadMux = 2'bxx;
// Location: FF_X4_Y2_N6
// alta_lcell_ff \pwm_counter[0] (
// Location: LCCOMB_X4_Y2_N6
// alta_lcell_comb \pwm_counter[0]~27 (
alta_slice \pwm_counter[0] (
	.A(pwm_counter[0]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(pwm_counter[0]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[0]~27_combout ),
	.Cout(\pwm_counter[0]~28 ),
	.Q(pwm_counter[0]));
defparam \pwm_counter[0] .mask = 16'h55AA;
defparam \pwm_counter[0] .mode = "logic";
defparam \pwm_counter[0] .modeMux = 1'b0;
defparam \pwm_counter[0] .FeedbackMux = 1'b0;
defparam \pwm_counter[0] .ShiftMux = 1'b0;
defparam \pwm_counter[0] .BypassEn = 1'b1;
defparam \pwm_counter[0] .CarryEnb = 1'b0;
defparam \pwm_counter[0] .AsyncResetMux = 2'b11;
defparam \pwm_counter[0] .SyncResetMux = 2'b10;
defparam \pwm_counter[0] .SyncLoadMux = 2'b00;
// Location: FF_X4_Y2_N8
// alta_lcell_ff \pwm_counter[1] (
// Location: LCCOMB_X4_Y2_N8
// alta_lcell_comb \pwm_counter[1]~29 (
alta_slice \pwm_counter[1] (
	.A(vcc),
	.B(pwm_counter[1]),
	.C(vcc),
	.D(vcc),
	.Cin(\pwm_counter[0]~28 ),
	.Qin(pwm_counter[1]),
	.Clk(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X4_Y2_GND),
	.LutOut(\pwm_counter[1]~29_combout ),
	.Cout(\pwm_counter[1]~30 ),
	.Q(pwm_counter[1]));
defparam \pwm_counter[1] .mask = 16'h3C3F;
defparam \pwm_counter[1] .mode = "ripple";
defparam \pwm_counter[1] .modeMux = 1'b1;
defparam \pwm_counter[1] .FeedbackMux = 1'b0;
defparam \pwm_counter[1] .ShiftMux = 1'b0;
defparam \pwm_counter[1] .BypassEn = 1'b1;
defparam \pwm_counter[1] .CarryEnb = 1'b0;
defparam \pwm_counter[1] .AsyncResetMux = 2'b11;
defparam \pwm_counter[1] .SyncResetMux = 2'b10;
defparam \pwm_counter[1] .SyncLoadMux = 2'b00;

// Location: CLKENCTRL_X4_Y2_N0
alta_clkenctrl clken_ctrl_X4_Y2_N0(.ClkIn(\clk~inputclkctrl_outclk ), .ClkEn(), .ClkOut(\clk~inputclkctrl_outclk_X4_Y2_SIG_VCC ));
defparam clken_ctrl_X4_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X4_Y2_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X4_Y2_N0
alta_asyncctrl asyncreset_ctrl_X4_Y2_N0(.Din(\rst~inputclkctrl_outclk ), .Dout(\rst~inputclkctrl_outclk__AsyncReset_X4_Y2_INV ));
defparam asyncreset_ctrl_X4_Y2_N0.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X4_Y2_N0
alta_syncctrl syncreset_ctrl_X4_Y2(.Din(\LessThan0~7_combout ), .Dout(\LessThan0~7_combout__SyncReset_X4_Y2_SIG ));
defparam syncreset_ctrl_X4_Y2.SyncCtrlMux = 2'b10;

// Location: SYNCCTRL_X4_Y2_N1
alta_syncctrl syncload_ctrl_X4_Y2(.Din(), .Dout(SyncLoad_X4_Y2_GND));
defparam syncload_ctrl_X4_Y2.SyncCtrlMux = 2'b00;
// Location: LCCOMB_X5_Y2_N0
// alta_lcell_comb \LessThan1~2 (
alta_slice \LessThan1~2 (
	.A(pwm_counter[13]),
	.B(pwm_counter[12]),
	.C(vcc),
	.D(pwm_counter[11]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~2_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~2 .mask = 16'h8800;
defparam \LessThan1~2 .mode = "logic";
defparam \LessThan1~2 .modeMux = 1'b0;
defparam \LessThan1~2 .FeedbackMux = 1'b0;
defparam \LessThan1~2 .ShiftMux = 1'b0;
defparam \LessThan1~2 .BypassEn = 1'b0;
defparam \LessThan1~2 .CarryEnb = 1'b1;
defparam \LessThan1~2 .AsyncResetMux = 2'bxx;
defparam \LessThan1~2 .SyncResetMux = 2'bxx;
defparam \LessThan1~2 .SyncLoadMux = 2'bxx;
// Location: FF_X5_Y2_N10
// alta_lcell_ff \pwm_counter[13] (
alta_slice \pwm_counter[13] (
	.A(),
	.B(),
	.C(\pwm_counter[13]~53_combout ),
	.D(),
	.Cin(),
	.Qin(pwm_counter[13]),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X5_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X5_Y2_VCC),
	.LutOut(),
	.Cout(),
	.Q(pwm_counter[13]));
defparam \pwm_counter[13] .mask = 16'hFFFF;
defparam \pwm_counter[13] .mode = "ripple";
defparam \pwm_counter[13] .modeMux = 1'b1;
defparam \pwm_counter[13] .FeedbackMux = 1'b0;
defparam \pwm_counter[13] .ShiftMux = 1'b0;
defparam \pwm_counter[13] .BypassEn = 1'b1;
defparam \pwm_counter[13] .CarryEnb = 1'b1;
defparam \pwm_counter[13] .AsyncResetMux = 2'b11;
defparam \pwm_counter[13] .SyncResetMux = 2'b10;
defparam \pwm_counter[13] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X5_Y2_N12
// alta_lcell_comb \LessThan0~4 (
alta_slice \LessThan0~4 (
	.A(pwm_counter[17]),
	.B(pwm_counter[15]),
	.C(pwm_counter[14]),
	.D(\LessThan1~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~4_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~4 .mask = 16'h0111;
defparam \LessThan0~4 .mode = "logic";
defparam \LessThan0~4 .modeMux = 1'b0;
defparam \LessThan0~4 .FeedbackMux = 1'b0;
defparam \LessThan0~4 .ShiftMux = 1'b0;
defparam \LessThan0~4 .BypassEn = 1'b0;
defparam \LessThan0~4 .CarryEnb = 1'b1;
defparam \LessThan0~4 .AsyncResetMux = 2'bxx;
defparam \LessThan0~4 .SyncResetMux = 2'bxx;
defparam \LessThan0~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N14
// alta_lcell_comb \LessThan0~3 (
alta_slice \LessThan0~3 (
	.A(pwm_counter[17]),
	.B(\LessThan1~1_combout ),
	.C(pwm_counter[10]),
	.D(\LessThan0~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~3_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~3 .mask = 16'h0004;
defparam \LessThan0~3 .mode = "logic";
defparam \LessThan0~3 .modeMux = 1'b0;
defparam \LessThan0~3 .FeedbackMux = 1'b0;
defparam \LessThan0~3 .ShiftMux = 1'b0;
defparam \LessThan0~3 .BypassEn = 1'b0;
defparam \LessThan0~3 .CarryEnb = 1'b1;
defparam \LessThan0~3 .AsyncResetMux = 2'bxx;
defparam \LessThan0~3 .SyncResetMux = 2'bxx;
defparam \LessThan0~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N16
// alta_lcell_comb \LessThan0~2 (
alta_slice \LessThan0~2 (
	.A(pwm_counter[4]),
	.B(pwm_counter[15]),
	.C(pwm_counter[3]),
	.D(\LessThan0~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~2_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~2 .mask = 16'hCCEC;
defparam \LessThan0~2 .mode = "logic";
defparam \LessThan0~2 .modeMux = 1'b0;
defparam \LessThan0~2 .FeedbackMux = 1'b0;
defparam \LessThan0~2 .ShiftMux = 1'b0;
defparam \LessThan0~2 .BypassEn = 1'b0;
defparam \LessThan0~2 .CarryEnb = 1'b1;
defparam \LessThan0~2 .AsyncResetMux = 2'bxx;
defparam \LessThan0~2 .SyncResetMux = 2'bxx;
defparam \LessThan0~2 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N18
// alta_lcell_comb \LessThan1~6 (
// Location: FF_X5_Y2_N18
// alta_lcell_ff pwm_reg2(
alta_slice pwm_reg2(
	.A(\LessThan0~0_combout ),
	.B(pwm_counter[23]),
	.C(\LessThan1~5_combout ),
	.D(pwm_counter[24]),
	.Cin(),
	.Qin(\pwm_reg2~q ),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~6_combout ),
	.Cout(),
	.Q(\pwm_reg2~q ));
defparam pwm_reg2.mask = 16'hFFD5;
defparam pwm_reg2.mode = "logic";
defparam pwm_reg2.modeMux = 1'b0;
defparam pwm_reg2.FeedbackMux = 1'b0;
defparam pwm_reg2.ShiftMux = 1'b0;
defparam pwm_reg2.BypassEn = 1'b0;
defparam pwm_reg2.CarryEnb = 1'b1;
defparam pwm_reg2.AsyncResetMux = 2'b11;
defparam pwm_reg2.SyncResetMux = 2'bxx;
defparam pwm_reg2.SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N2
// alta_lcell_comb \LessThan0~5 (
alta_slice \LessThan0~5 (
	.A(pwm_counter[17]),
	.B(vcc),
	.C(pwm_counter[22]),
	.D(pwm_counter[16]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~5_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~5 .mask = 16'h0F5F;
defparam \LessThan0~5 .mode = "logic";
defparam \LessThan0~5 .modeMux = 1'b0;
defparam \LessThan0~5 .FeedbackMux = 1'b0;
defparam \LessThan0~5 .ShiftMux = 1'b0;
defparam \LessThan0~5 .BypassEn = 1'b0;
defparam \LessThan0~5 .CarryEnb = 1'b1;
defparam \LessThan0~5 .AsyncResetMux = 2'bxx;
defparam \LessThan0~5 .SyncResetMux = 2'bxx;
defparam \LessThan0~5 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N20
// alta_lcell_comb \LessThan1~4 (
alta_slice \LessThan1~4 (
	.A(pwm_counter[16]),
	.B(pwm_counter[14]),
	.C(\LessThan1~3_combout ),
	.D(pwm_counter[15]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~4_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~4 .mask = 16'hEFAA;
defparam \LessThan1~4 .mode = "logic";
defparam \LessThan1~4 .modeMux = 1'b0;
defparam \LessThan1~4 .FeedbackMux = 1'b0;
defparam \LessThan1~4 .ShiftMux = 1'b0;
defparam \LessThan1~4 .BypassEn = 1'b0;
defparam \LessThan1~4 .CarryEnb = 1'b1;
defparam \LessThan1~4 .AsyncResetMux = 2'bxx;
defparam \LessThan1~4 .SyncResetMux = 2'bxx;
defparam \LessThan1~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N22
// alta_lcell_comb \LessThan1~3 (
alta_slice \LessThan1~3 (
	.A(pwm_counter[5]),
	.B(\LessThan1~1_combout ),
	.C(pwm_counter[10]),
	.D(\LessThan1~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~3_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~3 .mask = 16'h4FFF;
defparam \LessThan1~3 .mode = "logic";
defparam \LessThan1~3 .modeMux = 1'b0;
defparam \LessThan1~3 .FeedbackMux = 1'b0;
defparam \LessThan1~3 .ShiftMux = 1'b0;
defparam \LessThan1~3 .BypassEn = 1'b0;
defparam \LessThan1~3 .CarryEnb = 1'b1;
defparam \LessThan1~3 .AsyncResetMux = 2'bxx;
defparam \LessThan1~3 .SyncResetMux = 2'bxx;
defparam \LessThan1~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N24
// alta_lcell_comb \LessThan0~6 (
alta_slice \LessThan0~6 (
	.A(\LessThan0~4_combout ),
	.B(\LessThan0~5_combout ),
	.C(\LessThan0~3_combout ),
	.D(\LessThan1~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~6_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~6 .mask = 16'hFEFF;
defparam \LessThan0~6 .mode = "logic";
defparam \LessThan0~6 .modeMux = 1'b0;
defparam \LessThan0~6 .FeedbackMux = 1'b0;
defparam \LessThan0~6 .ShiftMux = 1'b0;
defparam \LessThan0~6 .BypassEn = 1'b0;
defparam \LessThan0~6 .CarryEnb = 1'b1;
defparam \LessThan0~6 .AsyncResetMux = 2'bxx;
defparam \LessThan0~6 .SyncResetMux = 2'bxx;
defparam \LessThan0~6 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X5_Y2_N26
// alta_lcell_comb \LessThan1~5 (
alta_slice \LessThan1~5 (
	.A(pwm_counter[17]),
	.B(\LessThan1~0_combout ),
	.C(pwm_counter[22]),
	.D(\LessThan1~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan1~5_combout ),
	.Cout(),
	.Q());
defparam \LessThan1~5 .mask = 16'hF8F0;
defparam \LessThan1~5 .mode = "logic";
defparam \LessThan1~5 .modeMux = 1'b0;
defparam \LessThan1~5 .FeedbackMux = 1'b0;
defparam \LessThan1~5 .ShiftMux = 1'b0;
defparam \LessThan1~5 .BypassEn = 1'b0;
defparam \LessThan1~5 .CarryEnb = 1'b1;
defparam \LessThan1~5 .AsyncResetMux = 2'bxx;
defparam \LessThan1~5 .SyncResetMux = 2'bxx;
defparam \LessThan1~5 .SyncLoadMux = 2'bxx;
// Location: FF_X5_Y2_N28
// alta_lcell_ff \pwm_counter[15] (
alta_slice \pwm_counter[15] (
	.A(),
	.B(),
	.C(\pwm_counter[15]~57_combout ),
	.D(),
	.Cin(),
	.Qin(pwm_counter[15]),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X5_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X5_Y2_VCC),
	.LutOut(),
	.Cout(),
	.Q(pwm_counter[15]));
defparam \pwm_counter[15] .mask = 16'hFFFF;
defparam \pwm_counter[15] .mode = "ripple";
defparam \pwm_counter[15] .modeMux = 1'b1;
defparam \pwm_counter[15] .FeedbackMux = 1'b0;
defparam \pwm_counter[15] .ShiftMux = 1'b0;
defparam \pwm_counter[15] .BypassEn = 1'b1;
defparam \pwm_counter[15] .CarryEnb = 1'b1;
defparam \pwm_counter[15] .AsyncResetMux = 2'b11;
defparam \pwm_counter[15] .SyncResetMux = 2'b10;
defparam \pwm_counter[15] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X5_Y2_N30
// alta_lcell_comb \LessThan0~7 (
alta_slice \LessThan0~7 (
	.A(\LessThan0~0_combout ),
	.B(pwm_counter[24]),
	.C(pwm_counter[23]),
	.D(\LessThan0~6_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\LessThan0~7_combout ),
	.Cout(),
	.Q());
defparam \LessThan0~7 .mask = 16'hD5DD;
defparam \LessThan0~7 .mode = "logic";
defparam \LessThan0~7 .modeMux = 1'b0;
defparam \LessThan0~7 .FeedbackMux = 1'b0;
defparam \LessThan0~7 .ShiftMux = 1'b0;
defparam \LessThan0~7 .BypassEn = 1'b0;
defparam \LessThan0~7 .CarryEnb = 1'b1;
defparam \LessThan0~7 .AsyncResetMux = 2'bxx;
defparam \LessThan0~7 .SyncResetMux = 2'bxx;
defparam \LessThan0~7 .SyncLoadMux = 2'bxx;
// Location: FF_X5_Y2_N4
// alta_lcell_ff \pwm_counter[12] (
alta_slice \pwm_counter[12] (
	.A(),
	.B(),
	.C(\pwm_counter[12]~51_combout ),
	.D(),
	.Cin(),
	.Qin(pwm_counter[12]),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X5_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X5_Y2_VCC),
	.LutOut(),
	.Cout(),
	.Q(pwm_counter[12]));
defparam \pwm_counter[12] .mask = 16'hFFFF;
defparam \pwm_counter[12] .mode = "ripple";
defparam \pwm_counter[12] .modeMux = 1'b1;
defparam \pwm_counter[12] .FeedbackMux = 1'b0;
defparam \pwm_counter[12] .ShiftMux = 1'b0;
defparam \pwm_counter[12] .BypassEn = 1'b1;
defparam \pwm_counter[12] .CarryEnb = 1'b1;
defparam \pwm_counter[12] .AsyncResetMux = 2'b11;
defparam \pwm_counter[12] .SyncResetMux = 2'b10;
defparam \pwm_counter[12] .SyncLoadMux = 2'b01;
// Location: FF_X5_Y2_N6
// alta_lcell_ff \pwm_counter[4] (
alta_slice \pwm_counter[4] (
	.A(),
	.B(),
	.C(\pwm_counter[4]~35_combout ),
	.D(),
	.Cin(),
	.Qin(pwm_counter[4]),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(\LessThan0~7_combout__SyncReset_X5_Y2_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X5_Y2_VCC),
	.LutOut(),
	.Cout(),
	.Q(pwm_counter[4]));
defparam \pwm_counter[4] .mask = 16'hFFFF;
defparam \pwm_counter[4] .mode = "ripple";
defparam \pwm_counter[4] .modeMux = 1'b1;
defparam \pwm_counter[4] .FeedbackMux = 1'b0;
defparam \pwm_counter[4] .ShiftMux = 1'b0;
defparam \pwm_counter[4] .BypassEn = 1'b1;
defparam \pwm_counter[4] .CarryEnb = 1'b1;
defparam \pwm_counter[4] .AsyncResetMux = 2'b11;
defparam \pwm_counter[4] .SyncResetMux = 2'b10;
defparam \pwm_counter[4] .SyncLoadMux = 2'b01;
// Location: FF_X5_Y2_N8
// alta_lcell_ff pwm_reg1(
// Location: LCCOMB_X5_Y2_N8
// alta_lcell_comb \pwm_reg1~feeder (
alta_slice pwm_reg1(
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\LessThan1~6_combout ),
	.Cin(),
	.Qin(\pwm_reg1~q ),
	.Clk(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ),
	.AsyncReset(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\pwm_reg1~feeder_combout ),
	.Cout(),
	.Q(\pwm_reg1~q ));
defparam pwm_reg1.mask = 16'hFF00;
defparam pwm_reg1.mode = "logic";
defparam pwm_reg1.modeMux = 1'b0;
defparam pwm_reg1.FeedbackMux = 1'b0;
defparam pwm_reg1.ShiftMux = 1'b0;
defparam pwm_reg1.BypassEn = 1'b0;
defparam pwm_reg1.CarryEnb = 1'b1;
defparam pwm_reg1.AsyncResetMux = 2'b11;
defparam pwm_reg1.SyncResetMux = 2'bxx;
defparam pwm_reg1.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X5_Y2_N0
alta_clkenctrl clken_ctrl_X5_Y2_N0(.ClkIn(\clk~inputclkctrl_outclk ), .ClkEn(), .ClkOut(\clk~inputclkctrl_outclk_X5_Y2_SIG_VCC ));
defparam clken_ctrl_X5_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X5_Y2_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X5_Y2_N0
alta_asyncctrl asyncreset_ctrl_X5_Y2_N0(.Din(\rst~inputclkctrl_outclk ), .Dout(\rst~inputclkctrl_outclk__AsyncReset_X5_Y2_INV ));
defparam asyncreset_ctrl_X5_Y2_N0.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X5_Y2_N0
alta_syncctrl syncreset_ctrl_X5_Y2(.Din(\LessThan0~7_combout ), .Dout(\LessThan0~7_combout__SyncReset_X5_Y2_SIG ));
defparam syncreset_ctrl_X5_Y2.SyncCtrlMux = 2'b10;

// Location: SYNCCTRL_X5_Y2_N1
alta_syncctrl syncload_ctrl_X5_Y2(.Din(), .Dout(SyncLoad_X5_Y2_VCC));
defparam syncload_ctrl_X5_Y2.SyncCtrlMux = 2'b01;
endmodule
