{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594872763179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594872763180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 22:12:43 2020 " "Processing started: Wed Jul 15 22:12:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594872763180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594872763180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectEqualizer -c VectEqualizer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectEqualizer -c VectEqualizer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594872763180 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "div_ip.qip " "Tcl Script File div_ip.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE div_ip.qip " "set_global_assignment -name QIP_FILE div_ip.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1594872763324 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1594872763324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594872763946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594872763946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk/clkdivide.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk/clkdivide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivide " "Found entity 1: clkDivide" {  } { { "Clk/clkDivide.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Clk/clkDivide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772121 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "preImem.sv(15) " "Verilog HDL warning at preImem.sv(15): extended using \"x\" or \"z\"" {  } { { "Mems/preImem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "preImem.sv(20) " "Verilog HDL warning at preImem.sv(20): extended using \"x\" or \"z\"" {  } { { "Mems/preImem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/preimem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/preimem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 preImem " "Found entity 1: preImem" {  } { { "Mems/preImem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "FPU/multiplier.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/mul_norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/mul_norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_norm " "Found entity 1: mul_norm" {  } { { "FPU/mul_norm.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/mul_norm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/fpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_tb " "Found entity 1: FPU_tb" {  } { { "FPU/FPU_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU/FPU.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772142 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPU/div_ip_bb.v " "Can't analyze file -- file FPU/div_ip_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1594872772145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/div_ip.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu/div_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_ip_altfp_div_pst_afe " "Found entity 1: div_ip_altfp_div_pst_afe" {  } { { "FPU/div_ip.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772179 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_ip_altfp_div_s4h " "Found entity 2: div_ip_altfp_div_s4h" {  } { { "FPU/div_ip.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772179 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_ip " "Found entity 3: div_ip" {  } { { "FPU/div_ip.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v" 949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "FPU/adder_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "FPU/adder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/add_norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu/add_norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_norm " "Found entity 1: add_norm" {  } { { "FPU/add_norm.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/add_norm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter/filtergpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter/filtergpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filterGPU " "Found entity 1: filterGPU" {  } { { "Filter/filterGPU.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Datapath/DataPath.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/vectormemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/vectormemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemoryTB " "Found entity 1: vectorMemoryTB" {  } { { "TestBenchs/vectorMemoryTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/vectorMemoryTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/ramtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/ramtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramTB " "Found entity 1: ramTB" {  } { { "TestBenchs/ramTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/ramTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "TestBenchs/main_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/instructionloadertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/instructionloadertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoaderTB " "Found entity 1: instructionLoaderTB" {  } { { "TestBenchs/instructionLoaderTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/instructionLoaderTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/imemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/imemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemTB " "Found entity 1: imemTB" {  } { { "TestBenchs/imemTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/imemTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/hazardunittb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/hazardunittb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnitTB " "Found entity 1: hazardUnitTB" {  } { { "TestBenchs/hazardUnitTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/hazardUnitTB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/filtergputb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/filtergputb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FilterGPUTB " "Found entity 1: FilterGPUTB" {  } { { "TestBenchs/FilterGPUTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/fetchtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/fetchtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchTB " "Found entity 1: FetchTB" {  } { { "TestBenchs/FetchTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FetchTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/extendunittb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/extendunittb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnitTB " "Found entity 1: extendUnitTB" {  } { { "TestBenchs/extendUnitTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/extendUnitTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/decodetb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/decodetb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeTB " "Found entity 1: DecodeTB" {  } { { "TestBenchs/DecodeTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/DecodeTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/datamemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/datamemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryTB " "Found entity 1: dataMemoryTB" {  } { { "TestBenchs/dataMemoryTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/dataMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/control_unittb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/control_unittb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UnitTB " "Found entity 1: Control_UnitTB" {  } { { "TestBenchs/Control_UnitTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/Control_UnitTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "TestBenchs/aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluMain_tb.sv(21) " "Verilog HDL information at aluMain_tb.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "TestBenchs/aluMain_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/aluMain_tb.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1594872772264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/alumain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/alumain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain_tb " "Found entity 1: aluMain_tb" {  } { { "TestBenchs/aluMain_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/aluMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA-Controller/VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/vga_contollertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/vga_contollertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_contollerTest " "Found entity 1: vga_contollerTest" {  } { { "VGA-Controller/vga_contollerTest.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/vga_contollerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "VGA-Controller/system.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/system.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/imagedrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/imagedrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imageDrawer " "Found entity 1: imageDrawer" {  } { { "VGA-Controller/imageDrawer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/imageDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "draw.sv(7) " "Verilog HDL warning at draw.sv(7): extended using \"x\" or \"z\"" {  } { { "VGA-Controller/draw.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/draw.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772288 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "draw.sv(10) " "Verilog HDL warning at draw.sv(10): extended using \"x\" or \"z\"" {  } { { "VGA-Controller/draw.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/draw.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-controller/draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga-controller/draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "VGA-Controller/draw.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Pipeline/hazard_unit.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Pipeline/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vectorMemory.sv(57) " "Verilog HDL information at vectorMemory.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1594872772297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/vectormemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/vectormemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemory " "Found entity 1: vectorMemory" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(9) " "Verilog HDL warning at dataMemory.sv(9): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/dataMemory.sv" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772306 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/dataMemory.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(11) " "Verilog HDL warning at dataMemory.sv(11): extended using \"x\" or \"z\"" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/dataMemory.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594872772307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "Mems/dataMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionloader/instructionloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionloader/instructionloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoader " "Found entity 1: instructionLoader" {  } { { "instructionLoader/instructionLoader.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/instructionLoader/instructionLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "CPU-Steps/WriteBack.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "CPU-Steps/Execute.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU-Steps/Decode.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/regfilevec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/regfilevec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileVec " "Found entity 1: regfileVec" {  } { { "CPU-Components/regfileVec.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/regfileVec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "CPU-Components/n_bit_register.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "CPU-Components/n_bit_mux.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "CPU-Components/mux_3to1.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1_esc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1_esc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_esc " "Found entity 1: mux_2to1_esc" {  } { { "CPU-Components/mux_2to1_esc.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_2to1_esc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "CPU-Components/mux_2to1.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "CPU-Components/extendUnit.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Control-Unit/main_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Control-Unit/decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control-Unit/control_unit.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/writebackbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/writebackbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writebackBuffer " "Found entity 1: writebackBuffer" {  } { { "Buffers/writebackBuffer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/writebackBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/registersbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/registersbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registersBuffer " "Found entity 1: registersBuffer" {  } { { "Buffers/registersBuffer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/registersBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/instructionbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/instructionbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionBuffer " "Found entity 1: instructionBuffer" {  } { { "Buffers/instructionBuffer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/instructionBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/alubuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/alubuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBuffer " "Found entity 1: ALUBuffer" {  } { { "Buffers/ALUBuffer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/ALUBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/aluvectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/aluvectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial " "Found entity 1: aluVectorial" {  } { { "ALU-Vectorial/aluVectorial.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluVectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluScalar " "Found entity 1: aluScalar" {  } { { "ALU-Vectorial/aluScalar.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/alumain.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/alumain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain " "Found entity 1: aluMain" {  } { { "ALU-Vectorial/aluMain.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/ramtb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/ramtb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramTB2 " "Found entity 1: ramTB2" {  } { { "TestBenchs/ramTB2.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/ramTB2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramhistogram.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramhistogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramHistogram " "Found entity 1: ramHistogram" {  } { { "Mems/ramHistogram.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramimage1.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramimage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramImage1 " "Found entity 1: ramImage1" {  } { { "Mems/ramImage1.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramimage2.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramimage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramImage2 " "Found entity 1: ramImage2" {  } { { "Mems/ramImage2.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramimage3.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramimage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramImage3 " "Found entity 1: ramImage3" {  } { { "Mems/ramImage3.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramimage4.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramimage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramImage4 " "Found entity 1: ramImage4" {  } { { "Mems/ramImage4.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/ramimage5.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/ramimage5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramImage5 " "Found entity 1: ramImage5" {  } { { "Mems/ramImage5.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872772461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_sign FPU.sv(45) " "Verilog HDL Implicit Net warning at FPU.sv(45): created implicit net for \"a_sign\"" {  } { { "FPU/FPU.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_sign FPU.sv(49) " "Verilog HDL Implicit Net warning at FPU.sv(49): created implicit net for \"b_sign\"" {  } { { "FPU/FPU.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OE FilterGPUTB.sv(23) " "Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for \"OE\"" {  } { { "TestBenchs/FilterGPUTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wEnable FilterGPUTB.sv(23) " "Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for \"wEnable\"" {  } { { "TestBenchs/FilterGPUTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock FilterGPUTB.sv(23) " "Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for \"clock\"" {  } { { "TestBenchs/FilterGPUTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register FilterGPUTB.sv(23) " "Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for \"register\"" {  } { { "TestBenchs/FilterGPUTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_tb " "Elaborating entity \"main_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594872772737 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk main_tb.sv(28) " "Verilog HDL warning at main_tb.sv(28): assignments to clk create a combinational loop" {  } { { "TestBenchs/main_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv" 28 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1594872772738 "|main_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "main_tb.sv(31) " "Verilog HDL warning at main_tb.sv(31): ignoring unsupported system task" {  } { { "TestBenchs/main_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1594872772738 "|main_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:dut " "Elaborating entity \"main\" for hierarchy \"main:dut\"" {  } { { "TestBenchs/main_tb.sv" "dut" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivide main:dut\|clkDivide:vgaclk " "Elaborating entity \"clkDivide\" for hierarchy \"main:dut\|clkDivide:vgaclk\"" {  } { { "main.sv" "vgaclk" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw main:dut\|draw:Draw " "Elaborating entity \"draw\" for hierarchy \"main:dut\|draw:Draw\"" {  } { { "main.sv" "Draw" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preImem main:dut\|preImem:imem " "Elaborating entity \"preImem\" for hierarchy \"main:dut\|preImem:imem\"" {  } { { "main.sv" "imem" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 preImem.sv(12) " "Verilog HDL assignment warning at preImem.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "Mems/preImem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594872772758 "|main|preImem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem main:dut\|preImem:imem\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"main:dut\|preImem:imem\|imem:imem\"" {  } { { "Mems/preImem.sv" "imem" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772761 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "988215 0 100 imem.sv(12) " "Verilog HDL warning at imem.sv(12): number of words (988215) in memory file does not match the number of elements in the address range \[0:100\]" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594872772762 "|main|preImem:imem|imem:imem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 imem.sv(19) " "Verilog HDL assignment warning at imem.sv(19): truncated value with size 32 to match size of target (28)" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594872772762 "|main|preImem:imem|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(5) " "Net \"RAM.data_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594872772762 "|main|preImem:imem|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(5) " "Net \"RAM.waddr_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594872772762 "|main|preImem:imem|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(5) " "Net \"RAM.we_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594872772762 "|main|preImem:imem|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filterGPU main:dut\|filterGPU:FILTERGPU " "Elaborating entity \"filterGPU\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\"" {  } { { "main.sv" "FILTERGPU" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\"" {  } { { "Filter/filterGPU.sv" "controlUnit" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit " "Elaborating entity \"decoder\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit\"" {  } { { "Control-Unit/control_unit.sv" "decoderUnit" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/control_unit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit\|main_decoder:mainDecoder " "Elaborating entity \"main_decoder\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit\|main_decoder:mainDecoder\"" {  } { { "Control-Unit/decoder.sv" "mainDecoder" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit\|alu_decoder:aluDecoder " "Elaborating entity \"alu_decoder\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|control_unit:controlUnit\|decoder:decoderUnit\|alu_decoder:aluDecoder\"" {  } { { "Control-Unit/decoder.sv" "aluDecoder" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772778 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicOutputs alu_decoder.sv(17) " "Verilog HDL Always Construct warning at alu_decoder.sv(17): inferring latch(es) for variable \"logicOutputs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594872772779 "|main|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[0\] alu_decoder.sv(17) " "Inferred latch for \"logicOutputs\[0\]\" at alu_decoder.sv(17)" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594872772779 "|main|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[1\] alu_decoder.sv(17) " "Inferred latch for \"logicOutputs\[1\]\" at alu_decoder.sv(17)" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594872772779 "|main|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[2\] alu_decoder.sv(17) " "Inferred latch for \"logicOutputs\[2\]\" at alu_decoder.sv(17)" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594872772779 "|main|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicOutputs\[3\] alu_decoder.sv(17) " "Inferred latch for \"logicOutputs\[3\]\" at alu_decoder.sv(17)" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594872772779 "|main|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath main:dut\|filterGPU:FILTERGPU\|DataPath:datapath " "Elaborating entity \"DataPath\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\"" {  } { { "Filter/filterGPU.sv" "datapath" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Fetch:fetch\"" {  } { { "Datapath/DataPath.sv" "fetch" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Fetch:fetch\|n_bit_register:pc_reg " "Elaborating entity \"n_bit_register\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Fetch:fetch\|n_bit_register:pc_reg\"" {  } { { "CPU-Steps/Fetch.sv" "pc_reg" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionBuffer main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|instructionBuffer:instbuff " "Elaborating entity \"instructionBuffer\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|instructionBuffer:instbuff\"" {  } { { "Datapath/DataPath.sv" "instbuff" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\"" {  } { { "Datapath/DataPath.sv" "decode" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_mux main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|n_bit_mux:ra1_mux " "Elaborating entity \"n_bit_mux\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|n_bit_mux:ra1_mux\"" {  } { { "CPU-Steps/Decode.sv" "ra1_mux" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfileVec main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|regfileVec:registerFile " "Elaborating entity \"regfileVec\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|regfileVec:registerFile\"" {  } { { "CPU-Steps/Decode.sv" "registerFile" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772805 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fullregister_table " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fullregister_table\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1594872772820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendUnit main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|extendUnit:extend " "Elaborating entity \"extendUnit\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Decode:decode\|extendUnit:extend\"" {  } { { "CPU-Steps/Decode.sv" "extend" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registersBuffer main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|registersBuffer:regbuff " "Elaborating entity \"registersBuffer\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|registersBuffer:regbuff\"" {  } { { "Datapath/DataPath.sv" "regbuff" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\"" {  } { { "Datapath/DataPath.sv" "execute" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|mux_3to1:muxAlu1 " "Elaborating entity \"mux_3to1\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|mux_3to1:muxAlu1\"" {  } { { "CPU-Steps/Execute.sv" "muxAlu1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|mux_2to1:mux2to1Alu " "Elaborating entity \"mux_2to1\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|mux_2to1:mux2to1Alu\"" {  } { { "CPU-Steps/Execute.sv" "mux2to1Alu" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMain main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|aluMain:alu " "Elaborating entity \"aluMain\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|aluMain:alu\"" {  } { { "CPU-Steps/Execute.sv" "alu" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluScalar main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|aluMain:alu\|aluScalar:alu1 " "Elaborating entity \"aluScalar\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|Execute:execute\|aluMain:alu\|aluScalar:alu1\"" {  } { { "ALU-Vectorial/aluMain.sv" "alu1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluMain.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUBuffer main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|ALUBuffer:alubuff " "Elaborating entity \"ALUBuffer\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|ALUBuffer:alubuff\"" {  } { { "Datapath/DataPath.sv" "alubuff" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writebackBuffer main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|writebackBuffer:wrbBuff " "Elaborating entity \"writebackBuffer\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|writebackBuffer:wrbBuff\"" {  } { { "Datapath/DataPath.sv" "wrbBuff" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|DataPath:datapath\|WriteBack:writeback\"" {  } { { "Datapath/DataPath.sv" "writeback" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit main:dut\|filterGPU:FILTERGPU\|hazard_unit:hazardunit " "Elaborating entity \"hazard_unit\" for hierarchy \"main:dut\|filterGPU:FILTERGPU\|hazard_unit:hazardunit\"" {  } { { "Filter/filterGPU.sv" "hazardunit" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorMemory main:dut\|vectorMemory:dmem " "Elaborating entity \"vectorMemory\" for hierarchy \"main:dut\|vectorMemory:dmem\"" {  } { { "main.sv" "dmem" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 vectorMemory.sv(63) " "Verilog HDL assignment warning at vectorMemory.sv(63): truncated value with size 21 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772901 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(94) " "Verilog HDL assignment warning at vectorMemory.sv(94): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772901 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(95) " "Verilog HDL assignment warning at vectorMemory.sv(95): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772901 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(96) " "Verilog HDL assignment warning at vectorMemory.sv(96): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772901 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(97) " "Verilog HDL assignment warning at vectorMemory.sv(97): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772901 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(98) " "Verilog HDL assignment warning at vectorMemory.sv(98): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(99) " "Verilog HDL assignment warning at vectorMemory.sv(99): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(100) " "Verilog HDL assignment warning at vectorMemory.sv(100): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(101) " "Verilog HDL assignment warning at vectorMemory.sv(101): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(102) " "Verilog HDL assignment warning at vectorMemory.sv(102): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(103) " "Verilog HDL assignment warning at vectorMemory.sv(103): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(132) " "Verilog HDL assignment warning at vectorMemory.sv(132): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(133) " "Verilog HDL assignment warning at vectorMemory.sv(133): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(134) " "Verilog HDL assignment warning at vectorMemory.sv(134): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(135) " "Verilog HDL assignment warning at vectorMemory.sv(135): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(136) " "Verilog HDL assignment warning at vectorMemory.sv(136): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(137) " "Verilog HDL assignment warning at vectorMemory.sv(137): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(138) " "Verilog HDL assignment warning at vectorMemory.sv(138): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(139) " "Verilog HDL assignment warning at vectorMemory.sv(139): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(140) " "Verilog HDL assignment warning at vectorMemory.sv(140): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(141) " "Verilog HDL assignment warning at vectorMemory.sv(141): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(152) " "Verilog HDL assignment warning at vectorMemory.sv(152): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(153) " "Verilog HDL assignment warning at vectorMemory.sv(153): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(154) " "Verilog HDL assignment warning at vectorMemory.sv(154): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(155) " "Verilog HDL assignment warning at vectorMemory.sv(155): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(156) " "Verilog HDL assignment warning at vectorMemory.sv(156): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(157) " "Verilog HDL assignment warning at vectorMemory.sv(157): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(158) " "Verilog HDL assignment warning at vectorMemory.sv(158): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(159) " "Verilog HDL assignment warning at vectorMemory.sv(159): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(160) " "Verilog HDL assignment warning at vectorMemory.sv(160): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(161) " "Verilog HDL assignment warning at vectorMemory.sv(161): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(171) " "Verilog HDL assignment warning at vectorMemory.sv(171): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(172) " "Verilog HDL assignment warning at vectorMemory.sv(172): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(173) " "Verilog HDL assignment warning at vectorMemory.sv(173): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(174) " "Verilog HDL assignment warning at vectorMemory.sv(174): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(175) " "Verilog HDL assignment warning at vectorMemory.sv(175): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(176) " "Verilog HDL assignment warning at vectorMemory.sv(176): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(177) " "Verilog HDL assignment warning at vectorMemory.sv(177): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772902 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(178) " "Verilog HDL assignment warning at vectorMemory.sv(178): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(179) " "Verilog HDL assignment warning at vectorMemory.sv(179): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(180) " "Verilog HDL assignment warning at vectorMemory.sv(180): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(190) " "Verilog HDL assignment warning at vectorMemory.sv(190): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(191) " "Verilog HDL assignment warning at vectorMemory.sv(191): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(192) " "Verilog HDL assignment warning at vectorMemory.sv(192): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(193) " "Verilog HDL assignment warning at vectorMemory.sv(193): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(194) " "Verilog HDL assignment warning at vectorMemory.sv(194): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(195) " "Verilog HDL assignment warning at vectorMemory.sv(195): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(196) " "Verilog HDL assignment warning at vectorMemory.sv(196): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(197) " "Verilog HDL assignment warning at vectorMemory.sv(197): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(198) " "Verilog HDL assignment warning at vectorMemory.sv(198): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(199) " "Verilog HDL assignment warning at vectorMemory.sv(199): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(209) " "Verilog HDL assignment warning at vectorMemory.sv(209): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(210) " "Verilog HDL assignment warning at vectorMemory.sv(210): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(211) " "Verilog HDL assignment warning at vectorMemory.sv(211): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(212) " "Verilog HDL assignment warning at vectorMemory.sv(212): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(213) " "Verilog HDL assignment warning at vectorMemory.sv(213): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(214) " "Verilog HDL assignment warning at vectorMemory.sv(214): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(215) " "Verilog HDL assignment warning at vectorMemory.sv(215): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(216) " "Verilog HDL assignment warning at vectorMemory.sv(216): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(217) " "Verilog HDL assignment warning at vectorMemory.sv(217): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(218) " "Verilog HDL assignment warning at vectorMemory.sv(218): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(227) " "Verilog HDL assignment warning at vectorMemory.sv(227): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(228) " "Verilog HDL assignment warning at vectorMemory.sv(228): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(229) " "Verilog HDL assignment warning at vectorMemory.sv(229): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(230) " "Verilog HDL assignment warning at vectorMemory.sv(230): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(231) " "Verilog HDL assignment warning at vectorMemory.sv(231): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(232) " "Verilog HDL assignment warning at vectorMemory.sv(232): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(233) " "Verilog HDL assignment warning at vectorMemory.sv(233): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(234) " "Verilog HDL assignment warning at vectorMemory.sv(234): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(235) " "Verilog HDL assignment warning at vectorMemory.sv(235): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(236) " "Verilog HDL assignment warning at vectorMemory.sv(236): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(248) " "Verilog HDL assignment warning at vectorMemory.sv(248): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772903 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(249) " "Verilog HDL assignment warning at vectorMemory.sv(249): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(250) " "Verilog HDL assignment warning at vectorMemory.sv(250): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(251) " "Verilog HDL assignment warning at vectorMemory.sv(251): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(252) " "Verilog HDL assignment warning at vectorMemory.sv(252): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(253) " "Verilog HDL assignment warning at vectorMemory.sv(253): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(254) " "Verilog HDL assignment warning at vectorMemory.sv(254): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(255) " "Verilog HDL assignment warning at vectorMemory.sv(255): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(256) " "Verilog HDL assignment warning at vectorMemory.sv(256): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 vectorMemory.sv(257) " "Verilog HDL assignment warning at vectorMemory.sv(257): truncated value with size 20 to match size of target (16)" {  } { { "Mems/vectorMemory.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594872772904 "|main|vectorMemory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramHistogram main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem " "Elaborating entity \"ramHistogram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\"" {  } { { "Mems/vectorMemory.sv" "histogramMem" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramHistogram.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramHistogram.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872772977 ""}  } { { "Mems/ramHistogram.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872772977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jt1 " "Found entity 1: altsyncram_4jt1" {  } { { "db/altsyncram_4jt1.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_4jt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jt1 main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component\|altsyncram_4jt1:auto_generated " "Elaborating entity \"altsyncram_4jt1\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramHistogram:histogramMem\|altsyncram:altsyncram_component\|altsyncram_4jt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramImage1 main:dut\|vectorMemory:dmem\|ramImage1:imageMem1 " "Elaborating entity \"ramImage1\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\"" {  } { { "Mems/vectorMemory.sv" "imageMem1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage1.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage1.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file panda1.mif " "Parameter \"init_file\" = \"panda1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773064 ""}  } { { "Mems/ramImage1.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872773064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ek2 " "Found entity 1: altsyncram_7ek2" {  } { { "db/altsyncram_7ek2.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ek2 main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated " "Elaborating entity \"altsyncram_7ek2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_7ek2.tdf" "decode2" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_7ek2.tdf" "rden_decode_a" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage1:imageMem1\|altsyncram:altsyncram_component\|altsyncram_7ek2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_7ek2.tdf" "mux4" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramImage2 main:dut\|vectorMemory:dmem\|ramImage2:imageMem2 " "Elaborating entity \"ramImage2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\"" {  } { { "Mems/vectorMemory.sv" "imageMem2" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage2.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage2.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file panda2.mif " "Parameter \"init_file\" = \"panda2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773406 ""}  } { { "Mems/ramImage2.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872773406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ek2 " "Found entity 1: altsyncram_8ek2" {  } { { "db/altsyncram_8ek2.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_8ek2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ek2 main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component\|altsyncram_8ek2:auto_generated " "Elaborating entity \"altsyncram_8ek2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage2:imageMem2\|altsyncram:altsyncram_component\|altsyncram_8ek2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramImage3 main:dut\|vectorMemory:dmem\|ramImage3:imageMem3 " "Elaborating entity \"ramImage3\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\"" {  } { { "Mems/vectorMemory.sv" "imageMem3" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage3.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage3.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file panda3.mif " "Parameter \"init_file\" = \"panda3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773632 ""}  } { { "Mems/ramImage3.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872773632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ek2 " "Found entity 1: altsyncram_9ek2" {  } { { "db/altsyncram_9ek2.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_9ek2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ek2 main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component\|altsyncram_9ek2:auto_generated " "Elaborating entity \"altsyncram_9ek2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage3:imageMem3\|altsyncram:altsyncram_component\|altsyncram_9ek2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramImage4 main:dut\|vectorMemory:dmem\|ramImage4:imageMem4 " "Elaborating entity \"ramImage4\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\"" {  } { { "Mems/vectorMemory.sv" "imageMem4" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage4.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage4.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file panda4.mif " "Parameter \"init_file\" = \"panda4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773864 ""}  } { { "Mems/ramImage4.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872773864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aek2 " "Found entity 1: altsyncram_aek2" {  } { { "db/altsyncram_aek2.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_aek2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872773938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872773938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aek2 main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component\|altsyncram_aek2:auto_generated " "Elaborating entity \"altsyncram_aek2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage4:imageMem4\|altsyncram:altsyncram_component\|altsyncram_aek2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872773942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramImage5 main:dut\|vectorMemory:dmem\|ramImage5:imageMem5 " "Elaborating entity \"ramImage5\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\"" {  } { { "Mems/vectorMemory.sv" "imageMem5" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage5.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component\"" {  } { { "Mems/ramImage5.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file panda5.mif " "Parameter \"init_file\" = \"panda5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774107 ""}  } { { "Mems/ramImage5.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1594872774107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bek2 " "Found entity 1: altsyncram_bek2" {  } { { "db/altsyncram_bek2.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_bek2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594872774169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594872774169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bek2 main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component\|altsyncram_bek2:auto_generated " "Elaborating entity \"altsyncram_bek2\" for hierarchy \"main:dut\|vectorMemory:dmem\|ramImage5:imageMem5\|altsyncram:altsyncram_component\|altsyncram_bek2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_contollerTest main:dut\|vga_contollerTest:vgaTest " "Elaborating entity \"vga_contollerTest\" for hierarchy \"main:dut\|vga_contollerTest:vgaTest\"" {  } { { "main.sv" "vgaTest" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594872774323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "TestBenchs/main_tb.sv" "clk" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594872774745 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594872774745 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1594872775163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/output_files/VectEqualizer.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/output_files/VectEqualizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1594872775288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594872775327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 22:12:55 2020 " "Processing ended: Wed Jul 15 22:12:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594872775327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594872775327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594872775327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594872775327 ""}
