<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUSubtarget.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUSubtarget.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUSubtarget_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Implements the AMDGPU specific subclass of TargetSubtarget.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600ISelLowering_8h.html">R600ISelLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIISelLowering_8h.html">SIISelLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallString_8h.html">llvm/ADT/SmallString.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   27</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-subtarget&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">   29</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">   31</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AMDGPUGenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="AMDGPUSubtarget_8cpp.html#a4b03cc0b172822e1f6f563fcfa1f23c4">   34</a></span>&#160;<span class="keyword">static</span> std::string <a class="code" href="AMDGPUSubtarget_8cpp.html#a4b03cc0b172822e1f6f563fcfa1f23c4">computeDataLayout</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a>) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  std::string <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <span class="stringliteral">&quot;e-p:32:32&quot;</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a55694f7a09763b5a82c9e9407f682833">is64bit</a>()) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// 32-bit private, local, and region pointers. 64-bit global and constant.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    Ret += <span class="stringliteral">&quot;-p1:64:64-p2:64:64-p3:32:32-p4:64:64-p5:32:32-p24:64:64&quot;</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  }</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  Ret += <span class="stringliteral">&quot;-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256&quot;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;         <span class="stringliteral">&quot;-v512:512-v1024:1024-v2048:2048-n32:64&quot;</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a26e5adffdc164e4f237877b213cd2ccb">   49</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a26e5adffdc164e4f237877b213cd2ccb">AMDGPUSubtarget::initializeSubtargetDependencies</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FS) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// Determine default and user-specified characteristics</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// On SI+, we want FP64 denormals to be on by default. FP32 denormals can be</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// enabled, but some instructions do not respect them and they run at the</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// double precision rate, so don&#39;t enable by default.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// We want to be able to turn these off, but making this a subtarget feature</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// for SI has the unhelpful behavior that it unsets everything else if you</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// disable it.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;256&gt;</a> FullFS(<span class="stringliteral">&quot;+promote-alloca,+fp64-denormals,&quot;</span>);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  FullFS += FS;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a3e6b577869b9e05d581500670195f006">ParseSubtargetFeatures</a>(GPU, FullFS);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// FIXME: I don&#39;t think think Evergreen has any useful support for</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// denormals, but should be checked. Should we issue a warning somewhere</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// if someone tries to enable these?</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">AMDGPUSubtarget::NORTHERN_ISLANDS</a>) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    FP32Denormals = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    FP64Denormals = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a08d068d3ae5cc73262ee1fda82dfc54a">   74</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a08d068d3ae5cc73262ee1fda82dfc54a">AMDGPUSubtarget::AMDGPUSubtarget</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FS,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                 <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510">TM</a>)</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    : <a class="code" href="classAMDGPUGenSubtargetInfo.html">AMDGPUGenSubtargetInfo</a>(TT, GPU, FS), DevName(GPU), Is64bit(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      DumpCode(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), R600ALUInst(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), HasVertexCache(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      TexVTXClauseSize(0), Gen(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>::R600), FP64(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      FP64Denormals(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), FP32Denormals(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), CaymanISA(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      FlatAddressSpace(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), EnableIRStructurizer(<a class="code" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>),</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      EnablePromoteAlloca(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), EnableIfCvt(<a class="code" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>),</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <a class="code" href="AArch64TargetMachine_8cpp.html#afff3415d9edc925f812901c3892a62f0">EnableLoadStoreOpt</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), WavefrontSize(0), CFALUBug(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), LocalMemorySize(0),</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      EnableVGPRSpilling(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>(<a class="code" href="AMDGPUSubtarget_8cpp.html#a4b03cc0b172822e1f6f563fcfa1f23c4">computeDataLayout</a>(initializeSubtargetDependencies(GPU, FS))),</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      FrameLowering(<a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a>::StackGrowsUp,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                    64 * 16, <span class="comment">// Maximum stack alignment (long16)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                    0),</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      InstrItins(getInstrItineraryForCPU(GPU)),</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      TargetTriple(TT) {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">AMDGPUSubtarget::NORTHERN_ISLANDS</a>) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    InstrInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>(*<span class="keyword">this</span>));</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    TLInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1R600TargetLowering.html">R600TargetLowering</a>(TM));</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    InstrInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>(*<span class="keyword">this</span>));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    TLInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a>(TM));</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#ab9585142d0b2bc7a8f4cfa6d6722a49e">   99</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab9585142d0b2bc7a8f4cfa6d6722a49e">AMDGPUSubtarget::getStackEntrySize</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">NORTHERN_ISLANDS</a>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">switch</span>(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a52ca4d894cb9773a4b205ffacde66f65">getWavefrontSize</a>()) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a045e609e3c7471ae3f3f473cc2ace081">hasCaymanISA</a>() ? 4 : 8;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal wavefront size.&quot;</span>);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  }</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a54429a865f83308526251898d684f813">  113</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a54429a865f83308526251898d684f813">AMDGPUSubtarget::getAmdKernelCodeChipID</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">switch</span>(<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>()) {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;ChipID unknown&quot;</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">SEA_ISLANDS</a>: <span class="keywordflow">return</span> 12;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#ae1f00d1ddeb05a4615395bd568ee0afb">  120</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae1f00d1ddeb05a4615395bd568ee0afb">AMDGPUSubtarget::isVGPRSpillingEnabled</a>(</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">return</span> MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> || EnableVGPRSpilling;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSubtarget.html#a8cb7a9ac66f79bf4c9d382e1b3340d70">  125</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a8cb7a9ac66f79bf4c9d382e1b3340d70">AMDGPUSubtarget::overrideSchedPolicy</a>(<a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                          <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">SOUTHERN_ISLANDS</a>) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// Track register pressure so the scheduler can try to decrease</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// pressure once register usage is above the threshold defined by</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// SIRegisterInfo::getRegPressureSetLimit()</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Enabling both top down and bottom up scheduling seems to give us less</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// register spills than just using one of these approaches on its own.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    Policy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a045e609e3c7471ae3f3f473cc2ace081"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a045e609e3c7471ae3f3f473cc2ace081">llvm::AMDGPUSubtarget::hasCaymanISA</a></div><div class="ttdeci">bool hasCaymanISA() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00120">AMDGPUSubtarget.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00248">Path.cpp:248</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a26e5adffdc164e4f237877b213cd2ccb"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a26e5adffdc164e4f237877b213cd2ccb">llvm::AMDGPUSubtarget::initializeSubtargetDependencies</a></div><div class="ttdeci">AMDGPUSubtarget &amp; initializeSubtargetDependencies(StringRef GPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00049">AMDGPUSubtarget.cpp:49</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_aee4e3964174cee8cf362508ccef135ca"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">llvm::MachineSchedPolicy::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00152">MachineScheduler.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00157">MachineScheduler.h:157</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00097">AMDGPU.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00063">SystemZISelLowering.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a99cd0ffdd2bb133080a521fb1fb9faad">llvm::AMDGPUSubtarget::NORTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00042">AMDGPUSubtarget.h:42</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8cpp_html_a4b03cc0b172822e1f6f563fcfa1f23c4"><div class="ttname"><a href="AMDGPUSubtarget_8cpp.html#a4b03cc0b172822e1f6f563fcfa1f23c4">computeDataLayout</a></div><div class="ttdeci">static std::string computeDataLayout(const AMDGPUSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00034">AMDGPUSubtarget.cpp:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00240">Path.cpp:240</a></div></div>
<div class="ttc" id="R600MachineScheduler_8h_html"><div class="ttname"><a href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a></div><div class="ttdoc">R600 Machine Scheduler interface. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a8cb7a9ac66f79bf4c9d382e1b3340d70"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a8cb7a9ac66f79bf4c9d382e1b3340d70">llvm::AMDGPUSubtarget::overrideSchedPolicy</a></div><div class="ttdeci">void overrideSchedPolicy(MachineSchedPolicy &amp;Policy, MachineInstr *begin, MachineInstr *end, unsigned NumRegionInstrs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00125">AMDGPUSubtarget.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a55694f7a09763b5a82c9e9407f682833"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a55694f7a09763b5a82c9e9407f682833">llvm::AMDGPUSubtarget::is64bit</a></div><div class="ttdeci">bool is64bit() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00100">AMDGPUSubtarget.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a54429a865f83308526251898d684f813"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a54429a865f83308526251898d684f813">llvm::AMDGPUSubtarget::getAmdKernelCodeChipID</a></div><div class="ttdeci">unsigned getAmdKernelCodeChipID() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00113">AMDGPUSubtarget.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00036">AMDGPUMachineFunction.h:36</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="SmallString_8h_html"><div class="ttname"><a href="SmallString_8h.html">SmallString.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ab9585142d0b2bc7a8f4cfa6d6722a49e"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ab9585142d0b2bc7a8f4cfa6d6722a49e">llvm::AMDGPUSubtarget::getStackEntrySize</a></div><div class="ttdeci">unsigned getStackEntrySize() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00099">AMDGPUSubtarget.cpp:99</a></div></div>
<div class="ttc" id="ConvertUTF_8c_html_a3898a228575af19a9b2052f2b3677dce"><div class="ttname"><a href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="ConvertUTF_8c_source.html#l00065">ConvertUTF.c:65</a></div></div>
<div class="ttc" id="classAMDGPUGenSubtargetInfo_html"><div class="ttname"><a href="classAMDGPUGenSubtargetInfo.html">AMDGPUGenSubtargetInfo</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="GlobalMerge_8cpp_source.html#l00147">GlobalMerge.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString&lt; 256 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a809874434eeba216fbd9be4dd934ba0e"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">llvm::AMDGPUSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00112">AMDGPUSubtarget.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a3e6b577869b9e05d581500670195f006"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a3e6b577869b9e05d581500670195f006">llvm::AMDGPUSubtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef FS)</div></div>
<div class="ttc" id="ConvertUTF_8c_html_a41f9c5fb8b08eb5dc3edce4dcb37fee7"><div class="ttname"><a href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a></div><div class="ttdeci">#define true</div><div class="ttdef"><b>Definition:</b> <a href="ConvertUTF_8c_source.html#l00066">ConvertUTF.c:66</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00156">MachineScheduler.h:156</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="SIISelLowering_8h_html"><div class="ttname"><a href="SIISelLowering_8h.html">SIISelLowering.h</a></div><div class="ttdoc">SI DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00025">SIInstrInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00033">TargetFrameLowering.h:33</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00043">AMDGPUSubtarget.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html">llvm::R600TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8h_source.html#l00024">R600ISelLowering.h:24</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00150">MachineScheduler.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="AArch64TargetMachine_8cpp_html_afff3415d9edc925f812901c3892a62f0"><div class="ttname"><a href="AArch64TargetMachine_8cpp.html#afff3415d9edc925f812901c3892a62f0">EnableLoadStoreOpt</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoadStoreOpt(&quot;aarch64-load-store-opt&quot;, cl::desc(&quot;Enable the load/store pair&quot;&quot; optimization pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00028">SIMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00067">MipsISelLowering.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a08d068d3ae5cc73262ee1fda82dfc54a"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a08d068d3ae5cc73262ee1fda82dfc54a">llvm::AMDGPUSubtarget::AMDGPUSubtarget</a></div><div class="ttdeci">AMDGPUSubtarget(StringRef TT, StringRef CPU, StringRef FS, TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00074">AMDGPUSubtarget.cpp:74</a></div></div>
<div class="ttc" id="R600ISelLowering_8h_html"><div class="ttname"><a href="R600ISelLowering_8h.html">R600ISelLowering.h</a></div><div class="ttdoc">R600 DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00044">AMDGPUSubtarget.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a52ca4d894cb9773a4b205ffacde66f65"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52ca4d894cb9773a4b205ffacde66f65">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00191">AMDGPUSubtarget.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00040">StringRef.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae1f00d1ddeb05a4615395bd568ee0afb"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae1f00d1ddeb05a4615395bd568ee0afb">llvm::AMDGPUSubtarget::isVGPRSpillingEnabled</a></div><div class="ttdeci">bool isVGPRSpillingEnabled(const SIMachineFunctionInfo *MFI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00120">AMDGPUSubtarget.cpp:120</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:24 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
