Analysis & Synthesis report for ac_test
Thu Dec 23 11:51:39 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ac_test|pres_state
 11. State Machine - |ac_test|rs232_tx:tx0|pres_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for rs232_rx:rx0|dcfifo:data_buffer
 18. Source assignments for rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated
 19. Source assignments for rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4|altsyncram_6oh1:altsyncram14
 20. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated
 21. Parameter Settings for User Entity Instance: ac_test_pll:clk0|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: rs232_rx:rx0|binary_counter:sample_counter
 23. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 24. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 25. Parameter Settings for User Entity Instance: rs232_rx:rx0|dcfifo:data_buffer
 26. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 27. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 28. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 29. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 30. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 31. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 32. Parameter Settings for User Entity Instance: counter:tx_char_counter
 33. altpll Parameter Settings by Entity Instance
 34. dcfifo Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "counter:tx_char_counter"
 37. Port Connectivity Checks: "rs232_tx:tx0|shift_reg:tx_buffer"
 38. Port Connectivity Checks: "rs232_tx:tx0|fifo:data_buffer"
 39. Port Connectivity Checks: "rs232_tx:tx0|counter:bit_counter"
 40. Port Connectivity Checks: "rs232_tx:tx0"
 41. Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_buffer"
 42. Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_sample"
 43. Port Connectivity Checks: "rs232_rx:rx0|binary_counter:sample_counter"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 23 11:51:39 2010          ;
; Quartus II Version          ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name               ; ac_test                                        ;
; Top-level Entity Name       ; ac_test                                        ;
; Family                      ; Stratix                                        ;
; Total logic elements        ; 287                                            ;
; Total pins                  ; 199                                            ;
; Total virtual pins          ; 0                                              ;
; Total memory bits           ; 640                                            ;
; DSP block 9-bit elements    ; 0                                              ;
; Total PLLs                  ; 1                                              ;
; Total DLLs                  ; 0                                              ;
+-----------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1S10F780C5       ;                    ;
; Top-level entity name                                                      ; ac_test            ; ac_test            ;
; Family name                                                                ; Stratix            ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/data_types_pack.vhd ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd  ;
; ../../../library/components/source/rtl/component_pack.vhd ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/component_pack.vhd  ;
; ../../../library/components/source/rtl/binary_counter.vhd ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/binary_counter.vhd  ;
; ../../../library/components/source/rtl/counter.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/counter.vhd         ;
; ../../../library/components/source/rtl/shift_reg.vhd      ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/shift_reg.vhd       ;
; ../../../library/components/source/rtl/fifo.vhd           ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/fifo.vhd            ;
; ../../../all_cards/async/source/rtl/ascii_pack.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd         ;
; ../../../all_cards/async/source/rtl/async_pack.vhd        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd         ;
; ../../../all_cards/async/source/rtl/rs232_rx.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd           ;
; ../../../all_cards/async/source/rtl/rs232_tx.vhd          ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd           ;
; ../source/ac_test_pack.vhd                                ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/test/source/ac_test_pack.vhd            ;
; ../source/ac_dac_ctrl_test.vhd                            ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/test/source/ac_dac_ctrl_test.vhd        ;
; ../source/ac_dac_ramp.vhd                                 ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/test/source/ac_dac_ramp.vhd             ;
; ../source/ac_test_pll.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/mce/cards/addr_card/test/source/ac_test_pll.vhd             ;
; ../source/ac_test.vhd                                     ; yes             ; User VHDL File               ; C:/mce/cards/addr_card/test/source/ac_test.vhd                 ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf      ;
; dcfifo.tdf                                                ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf      ;
; db/dcfifo_la12.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/dcfifo_la12.tdf           ;
; db/alt_sync_fifo_dbj.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/alt_sync_fifo_dbj.tdf     ;
; db/dpram_g341.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/dpram_g341.tdf            ;
; db/altsyncram_6oh1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/altsyncram_6oh1.tdf       ;
; db/add_sub_pf8.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/add_sub_pf8.tdf           ;
; db/add_sub_v08.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/add_sub_v08.tdf           ;
; db/cntr_aua.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/cntr_aua.tdf              ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf  ;
; db/altsyncram_7nb1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/altsyncram_7nb1.tdf       ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_ivi.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/addr_card/test/synth/db/cntr_ivi.tdf              ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 287                                            ;
;     -- Combinational with no register       ; 159                                            ;
;     -- Register only                        ; 18                                             ;
;     -- Combinational with a register        ; 110                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 124                                            ;
;     -- 3 input functions                    ; 58                                             ;
;     -- 2 input functions                    ; 79                                             ;
;     -- 1 input functions                    ; 6                                              ;
;     -- 0 input functions                    ; 2                                              ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 221                                            ;
;     -- arithmetic mode                      ; 66                                             ;
;     -- qfbk mode                            ; 0                                              ;
;     -- register cascade mode                ; 0                                              ;
;     -- synchronous clear/load mode          ; 29                                             ;
;     -- asynchronous clear/load mode         ; 128                                            ;
;                                             ;                                                ;
; Total registers                             ; 128                                            ;
; Total logic cells in carry chains           ; 77                                             ;
; I/O pins                                    ; 199                                            ;
; Total memory bits                           ; 640                                            ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; ac_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 145                                            ;
; Total fan-out                               ; 1620                                           ;
; Average fan-out                             ; 3.22                                           ;
+---------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-------------+--------------+-------------+------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------+--------------+-------------+------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ac_test                                         ; 287 (97)    ; 128          ; 640         ; 0          ; 0            ; 0       ; 0         ; 0         ; 199  ; 0            ; 159 (87)     ; 18 (0)            ; 110 (10)         ; 77 (0)          ; 0 (0)      ; |ac_test                                                                                                                                       ;              ;
;    |ac_dac_ctrl_test:ac_dac_fix|                 ; 16 (16)     ; 6            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_dac_ctrl_test:ac_dac_fix                                                                                                           ;              ;
;    |ac_dac_ramp:ac_dac_ramp1|                    ; 16 (16)     ; 16           ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 13 (13)         ; 0 (0)      ; |ac_test|ac_dac_ramp:ac_dac_ramp1                                                                                                              ;              ;
;    |ac_test_pll:clk0|                            ; 0 (0)       ; 0            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_test_pll:clk0                                                                                                                      ;              ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_test_pll:clk0|altpll:altpll_component                                                                                              ;              ;
;    |counter:tx_char_counter|                     ; 9 (9)       ; 7            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |ac_test|counter:tx_char_counter                                                                                                               ;              ;
;    |rs232_rx:rx0|                                ; 68 (7)      ; 49           ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (3)       ; 16 (1)            ; 33 (3)           ; 32 (0)          ; 0 (0)      ; |ac_test|rs232_rx:rx0                                                                                                                          ;              ;
;       |binary_counter:sample_counter|            ; 8 (8)       ; 8            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|binary_counter:sample_counter                                                                                            ;              ;
;       |dcfifo:data_buffer|                       ; 40 (0)      ; 25           ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer                                                                                                       ;              ;
;          |dcfifo_la12:auto_generated|            ; 40 (0)      ; 25           ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 15 (0)            ; 10 (0)           ; 24 (0)          ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated                                                                            ;              ;
;             |alt_sync_fifo_dbj:sync_fifo|        ; 40 (30)     ; 25           ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (10)      ; 15 (15)           ; 10 (5)           ; 24 (14)         ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo                                                ;              ;
;                |add_sub_pf8:add_sub2|            ; 5 (5)       ; 0            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|add_sub_pf8:add_sub2                           ;              ;
;                |cntr_aua:cntr1|                  ; 5 (5)       ; 5            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|cntr_aua:cntr1                                 ;              ;
;                |dpram_g341:dpram4|               ; 0 (0)       ; 0            ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4                              ;              ;
;                   |altsyncram_6oh1:altsyncram14| ; 0 (0)       ; 0            ; 128         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4|altsyncram_6oh1:altsyncram14 ;              ;
;       |shift_reg:rx_buffer|                      ; 10 (10)     ; 9            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|shift_reg:rx_buffer                                                                                                      ;              ;
;       |shift_reg:rx_sample|                      ; 3 (3)       ; 3            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|shift_reg:rx_sample                                                                                                      ;              ;
;    |rs232_tx:tx0|                                ; 81 (34)     ; 40           ; 512         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (30)      ; 0 (0)             ; 40 (4)           ; 25 (0)          ; 0 (0)      ; |ac_test|rs232_tx:tx0                                                                                                                          ;              ;
;       |counter:bit_counter|                      ; 18 (18)     ; 13           ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |ac_test|rs232_tx:tx0|counter:bit_counter                                                                                                      ;              ;
;       |fifo:data_buffer|                         ; 19 (7)      ; 13           ; 512         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer                                                                                                         ;              ;
;          |altsyncram:fifo_storage|               ; 0 (0)       ; 0            ; 512         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                                                                 ;              ;
;             |altsyncram_7nb1:auto_generated|     ; 0 (0)       ; 0            ; 512         ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated                                                  ;              ;
;          |lpm_counter:read_pointer|              ; 6 (0)       ; 6            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                                                                                ;              ;
;             |cntr_ivi:auto_generated|            ; 6 (6)       ; 6            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_ivi:auto_generated                                                        ;              ;
;          |lpm_counter:write_pointer|             ; 6 (0)       ; 6            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                                                                               ;              ;
;             |cntr_ivi:auto_generated|            ; 6 (6)       ; 6            ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_ivi:auto_generated                                                       ;              ;
;       |shift_reg:tx_buffer|                      ; 10 (10)     ; 10           ; 0           ; 0          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|shift_reg:tx_buffer                                                                                                      ;              ;
+--------------------------------------------------+-------------+--------------+-------------+------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4|altsyncram_6oh1:altsyncram14|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |ac_test|ac_test_pll:clk0 ; C:/mce/cards/addr_card/test/source/ac_test_pll.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ac_test|pres_state                                                                                                                                                                                                                                                             ;
+---------------------------+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; Name                      ; pres_state.WAIT_RAMP_DONE ; pres_state.WAIT_DAC_DONE ; pres_state.RAMP_DAC_TEST ; pres_state.RAMP_OFF_MSG ; pres_state.FIXED_DAC_TEST ; pres_state.RX_CMD2 ; pres_state.RX_CMD1 ; pres_state.TX_ERROR ; pres_state.TX_IDLE ; pres_state.TX_RESET ; pres_state.RESET ;
+---------------------------+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.RESET          ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.TX_RESET       ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.TX_IDLE        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.TX_ERROR       ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.RX_CMD1        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 1                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.RX_CMD2        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                         ; 1                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.FIXED_DAC_TEST ; 0                         ; 0                        ; 0                        ; 0                       ; 1                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.RAMP_OFF_MSG   ; 0                         ; 0                        ; 0                        ; 1                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.RAMP_DAC_TEST  ; 0                         ; 0                        ; 1                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.WAIT_DAC_DONE  ; 0                         ; 1                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.WAIT_RAMP_DONE ; 1                         ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
+---------------------------+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |ac_test|rs232_tx:tx0|pres_state                                          ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1               ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ramp_mode                                          ; WideOr9             ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+-----------------------------------------+-------------------------------------------------+
; Register name                           ; Reason for Removal                              ;
+-----------------------------------------+-------------------------------------------------+
; rs232_rx:rx0|shift_reg:rx_buffer|reg[0] ; Lost fanout                                     ;
; ac_dac_ctrl_test:ac_dac_fix|done_o      ; Merged with ac_dac_ctrl_test:ac_dac_fix|dac_clk ;
; pres_state.RX_CMD2                      ; Lost fanout                                     ;
; pres_state.RAMP_OFF_MSG                 ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 4   ;                                                 ;
+-----------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rs232_rx:rx0|rs232_sig                 ; 2       ;
; rs232_rx:rx0|rs232_temp                ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ac_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[8]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ac_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[9]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ac_test|rs232_tx:tx0|counter:bit_counter|count[1] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ac_test|counter:tx_char_counter|count[5]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ac_test|next_state.RAMP_DAC_TEST                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |ac_test|Selector17                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for rs232_rx:rx0|dcfifo:data_buffer ;
+---------------------------------+-------+------+-------+
; Assignment                      ; Value ; From ; To    ;
+---------------------------------+-------+------+-------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -     ;
+---------------------------------+-------+------+-------+


+-----------------------------------------------------------------------------------+
; Source assignments for rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4|altsyncram_6oh1:altsyncram14 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 288               ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15625             ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|binary_counter:sample_counter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|dcfifo:data_buffer ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                       ;
; LPM_WIDTH               ; 8           ; Signed Integer                       ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                       ;
; LPM_WIDTHU              ; 4           ; Signed Integer                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                              ;
; USE_EAB                 ; ON          ; Untyped                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                              ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer                       ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer                       ;
; RDSYNC_DELAYPIPE        ; 0           ; Signed Integer                       ;
; WRSYNC_DELAYPIPE        ; 0           ; Signed Integer                       ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                              ;
; DEVICE_FAMILY           ; Stratix     ; Untyped                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                              ;
; CBXI_PARAMETER          ; dcfifo_la12 ; Untyped                              ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Signed Integer                                       ;
; step_size      ; 1     ; Signed Integer                                       ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                    ;
; addr_width     ; 6     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 1                    ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Stratix              ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_7nb1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Signed Integer                                          ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_ivi          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Signed Integer                                         ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_ivi          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Signed Integer                              ;
; step_size      ; 1     ; Signed Integer                              ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; ac_test_pll:clk0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                 ;
+----------------------------+---------------------------------+
; Name                       ; Value                           ;
+----------------------------+---------------------------------+
; Number of entity instances ; 1                               ;
; Entity Instance            ; rs232_rx:rx0|dcfifo:data_buffer ;
;     -- FIFO Type           ; Dual Clock                      ;
;     -- LPM_WIDTH           ; 8                               ;
;     -- LPM_NUMWORDS        ; 16                              ;
;     -- LPM_SHOWAHEAD       ; OFF                             ;
;     -- USE_EAB             ; ON                              ;
+----------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 1                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "counter:tx_char_counter" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; count_i ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|shift_reg:tx_buffer"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clr_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[9] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_i[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|fifo:data_buffer"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clear_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; error_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0|counter:bit_counter" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; count_i ; Input ; Info     ; Stuck at GND                    ;
+---------+-------+----------+---------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "rs232_tx:tx0"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dat_i[7] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_buffer"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_o[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|shift_reg:rx_sample"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; shr_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; serial_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_rx:rx0|binary_counter:sample_counter" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; up_i    ; Input ; Info     ; Stuck at VCC                              ;
; load_i  ; Input ; Info     ; Stuck at GND                              ;
; count_i ; Input ; Info     ; Stuck at GND                              ;
+---------+-------+----------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 23 11:51:34 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ac_test -c ac_test
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file /mce/cards/library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file /mce/cards/library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file /mce/cards/library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 0 entities, in source file /mce/cards/all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 1 design units, including 0 entities, in source file /mce/cards/all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 2 design units, including 1 entities, in source file /mce/cards/all_cards/async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 1 design units, including 0 entities, in source file /mce/cards/addr_card/test/source/ac_test_pack.vhd
    Info: Found design unit 1: ac_test_pack
Info: Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/test/source/ac_dac_ctrl_test.vhd
    Info: Found design unit 1: ac_dac_ctrl_test-rtl
    Info: Found entity 1: ac_dac_ctrl_test
Info: Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/test/source/ac_dac_ramp.vhd
    Info: Found design unit 1: ac_dac_ramp-rtl
    Info: Found entity 1: ac_dac_ramp
Info: Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/test/source/ac_test_pll.vhd
    Info: Found design unit 1: ac_test_pll-SYN
    Info: Found entity 1: ac_test_pll
Info: Found 2 design units, including 1 entities, in source file /mce/cards/addr_card/test/source/ac_test.vhd
    Info: Found design unit 1: ac_test-rtl
    Info: Found entity 1: ac_test
Info: Elaborating entity "ac_test" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at ac_test.vhd(374): inferring latch(es) for signal or variable "ramp_mode", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ramp_mode" at ac_test.vhd(374)
Info: Elaborating entity "ac_test_pll" for hierarchy "ac_test_pll:clk0"
Info: Elaborating entity "altpll" for hierarchy "ac_test_pll:clk0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ac_test_pll:clk0|altpll:altpll_component"
Info: Instantiated megafunction "ac_test_pll:clk0|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15625"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "288"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "spread_frequency" = "0"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info: Elaborating entity "binary_counter" for hierarchy "rs232_rx:rx0|binary_counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "dcfifo" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer"
Info: Elaborated megafunction instantiation "rs232_rx:rx0|dcfifo:data_buffer"
Info: Instantiated megafunction "rs232_rx:rx0|dcfifo:data_buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "add_usedw_msb_bit" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "0"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "0"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "dcfifo"
Warning: Assertion warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_la12.tdf
    Info: Found entity 1: dcfifo_la12
Info: Elaborating entity "dcfifo_la12" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_dbj.tdf
    Info: Found entity 1: alt_sync_fifo_dbj
Info: Elaborating entity "alt_sync_fifo_dbj" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_g341.tdf
    Info: Found entity 1: dpram_g341
Info: Elaborating entity "dpram_g341" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6oh1.tdf
    Info: Found entity 1: altsyncram_6oh1
Info: Elaborating entity "altsyncram_6oh1" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|dpram_g341:dpram4|altsyncram_6oh1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf
    Info: Found entity 1: add_sub_pf8
Info: Elaborating entity "add_sub_pf8" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|add_sub_pf8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v08.tdf
    Info: Found entity 1: add_sub_v08
Info: Elaborating entity "add_sub_v08" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|add_sub_v08:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_aua.tdf
    Info: Found entity 1: cntr_aua
Info: Elaborating entity "cntr_aua" for hierarchy "rs232_rx:rx0|dcfifo:data_buffer|dcfifo_la12:auto_generated|alt_sync_fifo_dbj:sync_fifo|cntr_aua:cntr1"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info: Elaborating entity "counter" for hierarchy "rs232_tx:tx0|counter:bit_counter"
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info: Found entity 1: altsyncram_7nb1
Info: Elaborating entity "altsyncram_7nb1" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf
    Info: Found entity 1: cntr_ivi
Info: Elaborating entity "cntr_ivi" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_ivi:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "ac_dac_ctrl_test" for hierarchy "ac_dac_ctrl_test:ac_dac_fix"
Info: Elaborating entity "ac_dac_ramp" for hierarchy "ac_dac_ramp:ac_dac_ramp1"
Info: Ignored 33 buffer(s)
    Info: Ignored 33 SOFT buffer(s)
Warning: Latch ramp_mode has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pres_state.RAMP_DAC_TEST
Info: Registers with preset signals will power-up high
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "rs232_rx:rx0|shift_reg:rx_buffer|reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pres_state.RX_CMD2" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "ac_test_pll:clk0|altpll:altpll_component|pll"
Info: Implemented 503 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 196 output pins
    Info: Implemented 287 logic cells
    Info: Implemented 16 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Thu Dec 23 11:51:39 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


