<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Memory access APIs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.3</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__xetla__core__memory.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Memory access APIs<div class="ingroups"><a class="el" href="group__xetla__core.html">XeTLA Core</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Defines XeTLA APIs to access memory, including read, write and atomic.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Memory access APIs:</div>
<div class="dyncontent">
<div class="center"><img src="group__xetla__core__memory.png" border="0" usemap="#agroup____xetla____core____memory" alt=""/></div>
<map name="agroup____xetla____core____memory" id="agroup____xetla____core____memory">
<area shape="rect" href="group__xetla__core.html" title="This is a low&#45;level API wrapper for ESIMD." alt="" coords="5,5,96,31"/>
<area shape="rect" title="Defines XeTLA APIs to access memory, including read, write and atomic." alt="" coords="144,5,291,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4d89ab60cfe99dedda4f94185b13eed9"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::cached, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::cached, int N&gt; </td></tr>
<tr class="memitem:ga4d89ab60cfe99dedda4f94185b13eed9"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga4d89ab60cfe99dedda4f94185b13eed9">gpu::xetla::xetla_prefetch_global</a> (Ty *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga4d89ab60cfe99dedda4f94185b13eed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered prefetch.  <a href="group__xetla__core__memory.html#ga4d89ab60cfe99dedda4f94185b13eed9">More...</a><br /></td></tr>
<tr class="separator:ga4d89ab60cfe99dedda4f94185b13eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12977e49695cb3cfd62359da9ccf2cf8"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::cached, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::cached&gt; </td></tr>
<tr class="memitem:ga12977e49695cb3cfd62359da9ccf2cf8"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga12977e49695cb3cfd62359da9ccf2cf8">gpu::xetla::xetla_prefetch_global</a> (Ty *p, uint64_t offset=0)</td></tr>
<tr class="memdesc:ga12977e49695cb3cfd62359da9ccf2cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless block prefetch (transposed gather with 1 channel).  <a href="group__xetla__core__memory.html#ga12977e49695cb3cfd62359da9ccf2cf8">More...</a><br /></td></tr>
<tr class="separator:ga12977e49695cb3cfd62359da9ccf2cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103379b76c960b4967704e057b7969ba"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none, int N&gt; </td></tr>
<tr class="memitem:ga103379b76c960b4967704e057b7969ba"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">gpu::xetla::xetla_load_global</a> (Ty *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga103379b76c960b4967704e057b7969ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered load.  <a href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">More...</a><br /></td></tr>
<tr class="separator:ga103379b76c960b4967704e057b7969ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc059e7ed30628a868a1033a2e626ee"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </td></tr>
<tr class="memitem:ga6bc059e7ed30628a868a1033a2e626ee"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga6bc059e7ed30628a868a1033a2e626ee">gpu::xetla::xetla_load_global</a> (Ty *p, uint64_t offset=0)</td></tr>
<tr class="memdesc:ga6bc059e7ed30628a868a1033a2e626ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless block load (transposed gather with 1 channel).  <a href="group__xetla__core__memory.html#ga6bc059e7ed30628a868a1033a2e626ee">More...</a><br /></td></tr>
<tr class="separator:ga6bc059e7ed30628a868a1033a2e626ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03572dc0e489ddc1e352f82914d8d4c9"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none, int N&gt; </td></tr>
<tr class="memitem:ga03572dc0e489ddc1e352f82914d8d4c9"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga03572dc0e489ddc1e352f82914d8d4c9">gpu::xetla::xetla_store_global</a> (Ty *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt; vals, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga03572dc0e489ddc1e352f82914d8d4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered store.  <a href="group__xetla__core__memory.html#ga03572dc0e489ddc1e352f82914d8d4c9">More...</a><br /></td></tr>
<tr class="separator:ga03572dc0e489ddc1e352f82914d8d4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f2ca1d7a16efedd55131e88f3642c9"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </td></tr>
<tr class="memitem:gad6f2ca1d7a16efedd55131e88f3642c9"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#gad6f2ca1d7a16efedd55131e88f3642c9">gpu::xetla::xetla_store_global</a> (Ty *p, uint64_t offset, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt; vals)</td></tr>
<tr class="memdesc:gad6f2ca1d7a16efedd55131e88f3642c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless block store (transposed scatter with 1 channel).  <a href="group__xetla__core__memory.html#gad6f2ca1d7a16efedd55131e88f3642c9">More...</a><br /></td></tr>
<tr class="separator:gad6f2ca1d7a16efedd55131e88f3642c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c0e26e34fa6bbdca0de3a76ddb8f5c"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </td></tr>
<tr class="memitem:gad0c0e26e34fa6bbdca0de3a76ddb8f5c"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#gad0c0e26e34fa6bbdca0de3a76ddb8f5c">gpu::xetla::xetla_atomic_global</a> (T *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gad0c0e26e34fa6bbdca0de3a76ddb8f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered atomic (0 src).  <a href="group__xetla__core__memory.html#gad0c0e26e34fa6bbdca0de3a76ddb8f5c">More...</a><br /></td></tr>
<tr class="separator:gad0c0e26e34fa6bbdca0de3a76ddb8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc1f1948643e09670002ec57137f83b"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </td></tr>
<tr class="memitem:ga5fc1f1948643e09670002ec57137f83b"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga5fc1f1948643e09670002ec57137f83b">gpu::xetla::xetla_atomic_global</a> (T *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src0, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga5fc1f1948643e09670002ec57137f83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered atomic (1 src).  <a href="group__xetla__core__memory.html#ga5fc1f1948643e09670002ec57137f83b">More...</a><br /></td></tr>
<tr class="separator:ga5fc1f1948643e09670002ec57137f83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeec8413bd2e81ed58b2c54043a59ca"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </td></tr>
<tr class="memitem:ga3aeec8413bd2e81ed58b2c54043a59ca"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga3aeec8413bd2e81ed58b2c54043a59ca">gpu::xetla::xetla_atomic_global</a> (T *p, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src0, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src1, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga3aeec8413bd2e81ed58b2c54043a59ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stateless scattered atomic (2 src).  <a href="group__xetla__core__memory.html#ga3aeec8413bd2e81ed58b2c54043a59ca">More...</a><br /></td></tr>
<tr class="separator:ga3aeec8413bd2e81ed58b2c54043a59ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530064066727fd84339ed21a07ba973b"><td class="memTemplParams" colspan="2">template&lt;uint32_t SLMSize&gt; </td></tr>
<tr class="memitem:ga530064066727fd84339ed21a07ba973b"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga530064066727fd84339ed21a07ba973b">gpu::xetla::xetla_local_init</a> ()</td></tr>
<tr class="memdesc:ga530064066727fd84339ed21a07ba973b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declare per-work-group slm size.  <a href="group__xetla__core__memory.html#ga530064066727fd84339ed21a07ba973b">More...</a><br /></td></tr>
<tr class="separator:ga530064066727fd84339ed21a07ba973b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea747b34159e29f8feb9d2ce6f1ea81"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:ga8ea747b34159e29f8feb9d2ce6f1ea81"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga8ea747b34159e29f8feb9d2ce6f1ea81">gpu::xetla::xetla_load_local</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga8ea747b34159e29f8feb9d2ce6f1ea81"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scattered load.  <a href="group__xetla__core__memory.html#ga8ea747b34159e29f8feb9d2ce6f1ea81">More...</a><br /></td></tr>
<tr class="separator:ga8ea747b34159e29f8feb9d2ce6f1ea81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf180b3b4d5e2ceec14e6c6ccb42a130b"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </td></tr>
<tr class="memitem:gaf180b3b4d5e2ceec14e6c6ccb42a130b"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#gaf180b3b4d5e2ceec14e6c6ccb42a130b">gpu::xetla::xetla_load_local</a> (uint32_t offset)</td></tr>
<tr class="memdesc:gaf180b3b4d5e2ceec14e6c6ccb42a130b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM block load.  <a href="group__xetla__core__memory.html#gaf180b3b4d5e2ceec14e6c6ccb42a130b">More...</a><br /></td></tr>
<tr class="separator:gaf180b3b4d5e2ceec14e6c6ccb42a130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a98482c237779c19b8d32ad199e206"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, int N&gt; </td></tr>
<tr class="memitem:gae5a98482c237779c19b8d32ad199e206"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#gae5a98482c237779c19b8d32ad199e206">gpu::xetla::xetla_store_local</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt; vals, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:gae5a98482c237779c19b8d32ad199e206"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scattered store.  <a href="group__xetla__core__memory.html#gae5a98482c237779c19b8d32ad199e206">More...</a><br /></td></tr>
<tr class="separator:gae5a98482c237779c19b8d32ad199e206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a340b34b3475ab665d68267fea50cd0"><td class="memTemplParams" colspan="2">template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </td></tr>
<tr class="memitem:ga1a340b34b3475ab665d68267fea50cd0"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga1a340b34b3475ab665d68267fea50cd0">gpu::xetla::xetla_store_local</a> (uint32_t offset, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt; vals)</td></tr>
<tr class="memdesc:ga1a340b34b3475ab665d68267fea50cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM block store (transposed SLM scatter with 1 channel).  <a href="group__xetla__core__memory.html#ga1a340b34b3475ab665d68267fea50cd0">More...</a><br /></td></tr>
<tr class="separator:ga1a340b34b3475ab665d68267fea50cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da945efe90b2fd829a59177340c7903"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </td></tr>
<tr class="memitem:ga0da945efe90b2fd829a59177340c7903"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga0da945efe90b2fd829a59177340c7903">gpu::xetla::xetla_atomic_local</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga0da945efe90b2fd829a59177340c7903"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scattered atomic (0 src).  <a href="group__xetla__core__memory.html#ga0da945efe90b2fd829a59177340c7903">More...</a><br /></td></tr>
<tr class="separator:ga0da945efe90b2fd829a59177340c7903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe53caa69315b7dec3488f544a220727"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </td></tr>
<tr class="memitem:gabe53caa69315b7dec3488f544a220727"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#gabe53caa69315b7dec3488f544a220727">gpu::xetla::xetla_atomic_local</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src0, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:gabe53caa69315b7dec3488f544a220727"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scattered atomic (1 src).  <a href="group__xetla__core__memory.html#gabe53caa69315b7dec3488f544a220727">More...</a><br /></td></tr>
<tr class="separator:gabe53caa69315b7dec3488f544a220727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040951eb98ed9c412266f8ab7535baa6"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </td></tr>
<tr class="memitem:ga040951eb98ed9c412266f8ab7535baa6"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga040951eb98ed9c412266f8ab7535baa6">gpu::xetla::xetla_atomic_local</a> (<a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src0, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; src1, <a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ga040951eb98ed9c412266f8ab7535baa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM scattered atomic (2 src).  <a href="group__xetla__core__memory.html#ga040951eb98ed9c412266f8ab7535baa6">More...</a><br /></td></tr>
<tr class="separator:ga040951eb98ed9c412266f8ab7535baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405ebabe993e0ba91b46e34a2731665a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a56a2620546cb08dd7d850ee1251220b9">memory_kind</a> Kind = memory_kind::untyped_global, <a class="el" href="namespacegpu_1_1xetla.html#a4e759570d78bb1d0797c4e3dac86fed8">fence_op</a> FenceOp = fence_op::none, <a class="el" href="namespacegpu_1_1xetla.html#a52fa7b5d0cce636d18ddead7b3ef0072">fence_scope</a> Scope = fence_scope::group, int N = 16&gt; </td></tr>
<tr class="memitem:ga405ebabe993e0ba91b46e34a2731665a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="group__xetla__core__memory.html#ga405ebabe993e0ba91b46e34a2731665a">gpu::xetla::xetla_fence</a> (<a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt; pred=1)</td></tr>
<tr class="memdesc:ga405ebabe993e0ba91b46e34a2731665a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory fence.  <a href="group__xetla__core__memory.html#ga405ebabe993e0ba91b46e34a2731665a">More...</a><br /></td></tr>
<tr class="separator:ga405ebabe993e0ba91b46e34a2731665a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Defines XeTLA APIs to access memory, including read, write and atomic. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gad0c0e26e34fa6bbdca0de3a76ddb8f5c" name="gad0c0e26e34fa6bbdca0de3a76ddb8f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c0e26e34fa6bbdca0de3a76ddb8f5c">&#9670;&#160;</a></span>xetla_atomic_global() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_global </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered atomic (0 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5fc1f1948643e09670002ec57137f83b" name="ga5fc1f1948643e09670002ec57137f83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc1f1948643e09670002ec57137f83b">&#9670;&#160;</a></span>xetla_atomic_global() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_global </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered atomic (1 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>[in] is the first atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3aeec8413bd2e81ed58b2c54043a59ca" name="ga3aeec8413bd2e81ed58b2c54043a59ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aeec8413bd2e81ed58b2c54043a59ca">&#9670;&#160;</a></span>xetla_atomic_global() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_global </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered atomic (2 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>[in] is the first atomic operand. </td></tr>
    <tr><td class="paramname">src1</td><td>[in] is the second atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0da945efe90b2fd829a59177340c7903" name="ga0da945efe90b2fd829a59177340c7903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0da945efe90b2fd829a59177340c7903">&#9670;&#160;</a></span>xetla_atomic_local() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_local </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM scattered atomic (0 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe53caa69315b7dec3488f544a220727" name="gabe53caa69315b7dec3488f544a220727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe53caa69315b7dec3488f544a220727">&#9670;&#160;</a></span>xetla_atomic_local() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_local </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM scattered atomic (1 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>[in] is the first atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga040951eb98ed9c412266f8ab7535baa6" name="ga040951eb98ed9c412266f8ab7535baa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga040951eb98ed9c412266f8ab7535baa6">&#9670;&#160;</a></span>xetla_atomic_local() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66">atomic_op</a> Op, typename T , int N, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt; gpu::xetla::xetla_atomic_local </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM scattered atomic (2 src). </p>
<p >Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>[in] is the first atomic operand. </td></tr>
    <tr><td class="paramname">src1</td><td>[in] is the second atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga405ebabe993e0ba91b46e34a2731665a" name="ga405ebabe993e0ba91b46e34a2731665a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga405ebabe993e0ba91b46e34a2731665a">&#9670;&#160;</a></span>xetla_fence()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#a56a2620546cb08dd7d850ee1251220b9">memory_kind</a> Kind = memory_kind::untyped_global, <a class="el" href="namespacegpu_1_1xetla.html#a4e759570d78bb1d0797c4e3dac86fed8">fence_op</a> FenceOp = fence_op::none, <a class="el" href="namespacegpu_1_1xetla.html#a52fa7b5d0cce636d18ddead7b3ef0072">fence_scope</a> Scope = fence_scope::group, int N = 16&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_fence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory fence. </p>
<p >Supported platforms: DG2, PVC</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Kind</td><td>is the Sfid shaded function. </td></tr>
    <tr><td class="paramname">FenceOp</td><td>is the fence operation. </td></tr>
    <tr><td class="paramname">Scope</td><td>is the operation scope. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6bc059e7ed30628a868a1033a2e626ee" name="ga6bc059e7ed30628a868a1033a2e626ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc059e7ed30628a868a1033a2e626ee">&#9670;&#160;</a></span>xetla_load_global() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt; gpu::xetla::xetla_load_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless block load (transposed gather with 1 channel). </p>
<p >Collects elements located at specified address and returns them to a single <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a> object.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offset</td><td>[in] is the zero-based offset in bytes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a xetla_vector of type T and size NElts. </dd></dl>

</div>
</div>
<a id="ga103379b76c960b4967704e057b7969ba" name="ga103379b76c960b4967704e057b7969ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga103379b76c960b4967704e057b7969ba">&#9670;&#160;</a></span>xetla_load_global() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none, int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt; gpu::xetla::xetla_load_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered load. </p>
<p >Collects elements located at specified address and returns them to a single <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a> object.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a xetla_vector of type T and size N * NElts. </dd></dl>

</div>
</div>
<a id="gaf180b3b4d5e2ceec14e6c6ccb42a130b" name="gaf180b3b4d5e2ceec14e6c6ccb42a130b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf180b3b4d5e2ceec14e6c6ccb42a130b">&#9670;&#160;</a></span>xetla_load_local() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt; gpu::xetla::xetla_load_local </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM block load. </p>
<p >(transposed gather with 1 channel). Collects elements located at slm and returns them as a single <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a> object.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>[in] is the zero-based offset for SLM buffer in bytes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a xetla_vector of type T and size NElts. </dd></dl>

</div>
</div>
<a id="ga8ea747b34159e29f8feb9d2ce6f1ea81" name="ga8ea747b34159e29f8feb9d2ce6f1ea81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ea747b34159e29f8feb9d2ce6f1ea81">&#9670;&#160;</a></span>xetla_load_local() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt; gpu::xetla::xetla_load_local </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM scattered load. </p>
<p >Collects elements located at slm and returns them as a single <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a> object.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets for SLM buffer in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a xetla_vector of type T and size N * NElts. </dd></dl>

</div>
</div>
<a id="ga530064066727fd84339ed21a07ba973b" name="ga530064066727fd84339ed21a07ba973b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga530064066727fd84339ed21a07ba973b">&#9670;&#160;</a></span>xetla_local_init()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;uint32_t SLMSize&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_local_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Declare per-work-group slm size. </p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">SLMSize</td><td>Shared Local Memory (SLM) size (in Bytes). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga12977e49695cb3cfd62359da9ccf2cf8" name="ga12977e49695cb3cfd62359da9ccf2cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12977e49695cb3cfd62359da9ccf2cf8">&#9670;&#160;</a></span>xetla_prefetch_global() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::cached, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::cached&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_prefetch_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless block prefetch (transposed gather with 1 channel). </p>
<p >Prefetches elements located at specified address.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to prefetch per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offset</td><td>[in] is the zero-based offset in bytes. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4d89ab60cfe99dedda4f94185b13eed9" name="ga4d89ab60cfe99dedda4f94185b13eed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d89ab60cfe99dedda4f94185b13eed9">&#9670;&#160;</a></span>xetla_prefetch_global() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::cached, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::cached, int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_prefetch_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered prefetch. </p>
<p >Prefetches elements located at specified address.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_load.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to prefetch per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6f2ca1d7a16efedd55131e88f3642c9" name="gad6f2ca1d7a16efedd55131e88f3642c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f2ca1d7a16efedd55131e88f3642c9">&#9670;&#160;</a></span>xetla_store_global() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_store_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless block store (transposed scatter with 1 channel). </p>
<p >Writes elements to specific address.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_store.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to store per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offset</td><td>[in] is the zero-based offset in bytes. </td></tr>
    <tr><td class="paramname">vals</td><td>[in] is values to store. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03572dc0e489ddc1e352f82914d8d4c9" name="ga03572dc0e489ddc1e352f82914d8d4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03572dc0e489ddc1e352f82914d8d4c9">&#9670;&#160;</a></span>xetla_store_global() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L1H = cache_hint::none, <a class="el" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30">cache_hint</a> L3H = cache_hint::none, int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_store_global </td>
          <td>(</td>
          <td class="paramtype">Ty *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stateless scattered store. </p>
<p >Writes elements to specific address.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_store.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to store per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">L1H</td><td>is L1 cache hint. </td></tr>
    <tr><td class="paramname">L3H</td><td>is L3 cache hint. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>[in] is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets in bytes. </td></tr>
    <tr><td class="paramname">vals</td><td>[in] is values to store. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1a340b34b3475ab665d68267fea50cd0" name="ga1a340b34b3475ab665d68267fea50cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a340b34b3475ab665d68267fea50cd0">&#9670;&#160;</a></span>xetla_store_local() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_store_local </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM block store (transposed SLM scatter with 1 channel). </p>
<p >Scatters elements located to slm.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_store.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to store per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>[in] is the zero-based offset for SLM buffer in bytes. </td></tr>
    <tr><td class="paramname">vals</td><td>[in] is values to store. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae5a98482c237779c19b8d32ad199e206" name="gae5a98482c237779c19b8d32ad199e206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a98482c237779c19b8d32ad199e206">&#9670;&#160;</a></span>xetla_store_local() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Ty , uint8_t NElts = 1, <a class="el" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76">data_size</a> DS = data_size::default_size, int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void gpu::xetla::xetla_store_local </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; Ty, N *NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM scattered store. </p>
<p >Scatters elements located to slm.</p>
<p >Supported platforms: DG2, PVC</p>
<p >VISA instruction: lsc_store.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Ty</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to store per address (i.e. vector_size per SIMD channel). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of SIMD channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>[in] is the zero-based offsets for SLM buffer in bytes. </td></tr>
    <tr><td class="paramname">vals</td><td>[in] is values to store. </td></tr>
    <tr><td class="paramname">pred</td><td>[in] is predicates. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
