$date
	Mon Jun 20 10:52:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 4 " address [3:0] $end
$var reg 1 # clock $end
$var reg 4 $ length [3:0] $end
$var reg 1 % rd $end
$var reg 1 & reset $end
$var reg 1 ' start $end
$var reg 32 ( wdata [31:0] $end
$var reg 1 ) wr $end
$scope module uut $end
$var wire 1 * Rx_clock $end
$var wire 4 + Rx_io_ADD [3:0] $end
$var wire 1 , Rx_io_RD $end
$var wire 32 - Rx_io_WDATA [31:0] $end
$var wire 1 . Rx_io_WR $end
$var wire 1 / Tx_clock $end
$var wire 32 0 Tx_io_RDATA [31:0] $end
$var wire 1 1 Tx_io_START $end
$var wire 4 2 Tx_io_TOP_ADDRESS [3:0] $end
$var wire 4 3 Tx_io_TOP_LENGTH [3:0] $end
$var wire 1 4 Tx_io_TOP_RD $end
$var wire 32 5 Tx_io_TOP_WDATA [31:0] $end
$var wire 1 6 Tx_io_TOP_WR $end
$var wire 1 7 Tx_reset $end
$var wire 1 # clock $end
$var wire 1 ' io_start $end
$var wire 4 8 io_top_address [3:0] $end
$var wire 4 9 io_top_length [3:0] $end
$var wire 1 % io_top_rd $end
$var wire 32 : io_top_rdata [31:0] $end
$var wire 32 ; io_top_wdata [31:0] $end
$var wire 1 ) io_top_wr $end
$var wire 1 & reset $end
$var wire 1 < Tx_io_WR $end
$var wire 32 = Tx_io_WDATA [31:0] $end
$var wire 32 > Tx_io_TOP_RDATA [31:0] $end
$var wire 1 ? Tx_io_RD $end
$var wire 4 @ Tx_io_ADDRESS [3:0] $end
$var wire 32 A Rx_io_RDATA [31:0] $end
$scope module Rx $end
$var wire 1 * clock $end
$var wire 4 B io_ADD [3:0] $end
$var wire 1 , io_RD $end
$var wire 32 C io_WDATA [31:0] $end
$var wire 1 . io_WR $end
$var wire 4 D rf__T_5_addr [3:0] $end
$var wire 32 E rf__T_5_data [31:0] $end
$var wire 1 F rf__T_5_en $end
$var wire 1 G rf__T_5_mask $end
$var wire 4 H rf__T_7_addr [3:0] $end
$var wire 32 I rf__T_7_data [31:0] $end
$var wire 1 J w_mem_rdy $end
$var wire 32 K io_RDATA [31:0] $end
$var wire 32 L _GEN_3 [31:0] $end
$var reg 1 M r_rd $end
$upscope $end
$scope module Tx $end
$var wire 1 N _GEN_15 $end
$var wire 1 O _GEN_16 $end
$var wire 1 / clock $end
$var wire 4 P io_ADDRESS [3:0] $end
$var wire 1 ? io_RD $end
$var wire 32 Q io_RDATA [31:0] $end
$var wire 1 1 io_START $end
$var wire 4 R io_TOP_ADDRESS [3:0] $end
$var wire 4 S io_TOP_LENGTH [3:0] $end
$var wire 1 4 io_TOP_RD $end
$var wire 32 T io_TOP_WDATA [31:0] $end
$var wire 1 6 io_TOP_WR $end
$var wire 1 < io_WR $end
$var wire 1 7 reset $end
$var wire 32 U io_WDATA [31:0] $end
$var wire 32 V io_TOP_RDATA [31:0] $end
$var wire 1 W _T_8 $end
$var wire 1 X _T_7 $end
$var wire 1 Y _T_4 $end
$var wire 1 Z _T_2 $end
$var wire 4 [ _T_12 [3:0] $end
$var wire 4 \ _T_10 [3:0] $end
$var wire 32 ] _GEN_3 [31:0] $end
$var wire 32 ^ _GEN_19 [31:0] $end
$var wire 32 _ _GEN_12 [31:0] $end
$var reg 4 ` r_address [3:0] $end
$var reg 4 a r_len [3:0] $end
$var reg 1 b r_rd $end
$var reg 32 c r_wdata [31:0] $end
$var reg 1 d r_wr $end
$var reg 2 e state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx e
xd
bx c
xb
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
xZ
xY
xX
xW
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
xO
xN
xM
bx L
bx K
xJ
bx I
bx H
1G
xF
bx E
bx D
bx C
bx B
bx A
bx @
x?
bx >
bx =
x<
bx ;
bx :
bx 9
bx 8
x7
x6
bx 5
x4
bx 3
bx 2
x1
bx 0
0/
x.
bx -
x,
bx +
0*
x)
bx (
x'
x&
x%
bx $
0#
bx "
bx !
$end
#5000
1/
1*
1#
#10000
0/
0*
0#
#15000
b0 !
b0 :
b0 >
b0 V
b0 ^
b0 _
0O
0N
1Z
0X
b0 e
0,
0?
0b
0F
0.
0<
0d
b0 E
b0 -
b0 C
b0 =
b0 U
b0 c
b1 \
b0 H
b0 D
b0 +
b0 B
b0 @
b0 P
b0 `
0W
b1111 [
b0 a
b0 ]
1/
1*
1#
01
0'
17
1&
#20000
0/
0*
0#
#25000
b0 L
b0 ^
b0 0
b0 Q
b0 A
b0 K
b0 _
1N
0J
0Z
1X
b1 e
1F
1.
1<
1d
b1010 E
b1010 -
b1010 C
b1010 =
b1010 U
b1010 c
b1000 \
b111 H
b111 D
b111 +
b111 B
b111 @
b111 P
b111 `
1W
b11 [
b100 a
0M
b0 !
b0 :
b0 >
b0 V
04
0%
16
1)
b1010 5
b1010 T
b1010 (
b1010 ;
1Y
b100 3
b100 S
b100 $
b100 9
b111 2
b111 R
b111 "
b111 8
b0 ]
1/
1*
1#
11
1'
07
0&
#30000
0/
0*
0#
#35000
b1011 E
b1011 -
b1011 C
b1011 =
b1011 U
b1011 c
b1001 \
b1000 H
b1000 D
b1000 +
b1000 B
b1000 @
b1000 P
b1000 `
b10 [
b11 a
bx I
06
0)
b1011 5
b1011 T
b1011 (
b1011 ;
0Y
b0 3
b0 S
b0 $
b0 9
b0 2
b0 R
b0 "
b0 8
1/
1*
1#
#40000
0/
0*
0#
#45000
b1100 E
b1100 -
b1100 C
b1100 =
b1100 U
b1100 c
b1010 \
b1001 H
b1001 D
b1001 +
b1001 B
b1001 @
b1001 P
b1001 `
b1 [
b10 a
bx I
b1100 5
b1100 T
b1100 (
b1100 ;
1/
1*
1#
#50000
0/
0*
0#
#55000
0N
b1101 E
b1101 -
b1101 C
b1101 =
b1101 U
b1101 c
b1011 \
b1010 H
b1010 D
b1010 +
b1010 B
b1010 @
b1010 P
b1010 `
0W
b0 [
b1 a
bx I
b1101 5
b1101 T
b1101 (
b1101 ;
1/
1*
1#
#60000
0/
0*
0#
#65000
1Z
0X
b0 e
0F
0.
0<
0d
b0 E
b0 -
b0 C
b0 =
b0 U
b0 c
b1 \
b0 H
b0 D
b0 +
b0 B
b0 @
b0 P
b0 `
b1111 [
b0 a
b0 5
b0 T
b0 (
b0 ;
1/
1*
1#
#70000
0/
0*
0#
#75000
b1010 !
b1010 :
b1010 >
b1010 V
b1010 ^
b1010 ]
b1010 _
b1010 0
b1010 Q
b1010 A
b1010 K
b1010 L
1J
1O
0Z
1X
b1 e
1,
1?
1b
b1000 \
b1010 I
b111 H
b111 D
b111 +
b111 B
b111 @
b111 P
b111 `
1W
b11 [
b100 a
14
1%
1Y
b100 3
b100 S
b100 $
b100 9
b111 2
b111 R
b111 "
b111 8
1/
1*
1#
#80000
0/
0*
0#
#85000
b1011 !
b1011 :
b1011 >
b1011 V
b1011 ^
b1011 ]
b1011 _
b1011 0
b1011 Q
b1011 A
b1011 K
b1011 L
b1001 \
b1011 I
b1000 H
b1000 D
b1000 +
b1000 B
b1000 @
b1000 P
b1000 `
b10 [
b11 a
1M
04
0%
0Y
b0 3
b0 S
b0 $
b0 9
b0 2
b0 R
b0 "
b0 8
1/
1*
1#
#90000
0/
0*
0#
#95000
b1100 !
b1100 :
b1100 >
b1100 V
b1100 ^
b1100 ]
b1100 _
b1100 0
b1100 Q
b1100 A
b1100 K
b1100 L
b1010 \
b1100 I
b1001 H
b1001 D
b1001 +
b1001 B
b1001 @
b1001 P
b1001 `
b1 [
b10 a
1/
1*
1#
#100000
0/
0*
0#
#105000
bx ]
b0 !
b0 :
b0 >
b0 V
bx 0
bx Q
bx A
bx K
b0 ^
bx L
b0 _
0O
b1011 \
bx I
b1010 H
b1010 D
b1010 +
b1010 B
b1010 @
b1010 P
b1010 `
0W
b0 [
b1 a
1/
1*
1#
#110000
0/
0*
0#
#115000
bx !
bx :
bx >
bx V
1Z
0X
b0 e
0,
0?
0b
b1 \
b0 H
b0 D
b0 +
b0 B
b0 @
b0 P
b0 `
b1111 [
b0 a
1/
1*
1#
#120000
0/
0*
0#
#125000
b0 !
b0 :
b0 >
b0 V
b0 ]
b0 0
b0 Q
b0 A
b0 K
b0 L
0J
0M
1/
1*
1#
#130000
0/
0*
0#
#135000
1/
1*
1#
#140000
0/
0*
0#
#145000
1/
1*
1#
#150000
0/
0*
0#
#155000
1/
1*
1#
#160000
0/
0*
0#
#165000
1/
1*
1#
#170000
0/
0*
0#
#175000
1/
1*
1#
#180000
0/
0*
0#
#185000
1/
1*
1#
