Loading plugins phase: Elapsed time ==> 0s.295ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -d CY8C5267AXI-LP051 -s C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (PixelClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '25.175 MHz +/- 5%, (23.916 MHz - 26.434 MHz)'.).
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cydwr (PixelClock)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\TopDesign\TopDesign.cysch (Instance:PixelClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.530ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.135ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 RPPSOC-Terminal.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 RPPSOC-Terminal.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 -verilog RPPSOC-Terminal.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Nov 03 15:12:37 2016


======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   vpp
Options  :    -yv2 -q10 RPPSOC-Terminal.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Nov 03 15:12:38 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPPSOC-Terminal.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
RPPSOC-Terminal.v (line 551, col 52):  Note: Substituting module 'cmp_vv_vv' for '<='.
RPPSOC-Terminal.v (line 631, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-Terminal.v (line 1511, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-Terminal.v (line 2537, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-Terminal.v (line 2685, col 52):  Note: Substituting module 'cmp_vv_vv' for '<='.
RPPSOC-Terminal.v (line 2762, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-Terminal.v (line 2910, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-Terminal.v (line 3058, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-Terminal.v (line 3364, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.

vlogfe:  No errors.


======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 -verilog RPPSOC-Terminal.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Nov 03 15:12:38 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\codegentemp\RPPSOC-Terminal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\codegentemp\RPPSOC-Terminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPPSOC-Terminal.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 -verilog RPPSOC-Terminal.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Nov 03 15:12:39 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\codegentemp\RPPSOC-Terminal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\codegentemp\RPPSOC-Terminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CharacterCounter:MODULE_1:b_31\
	\CharacterCounter:MODULE_1:b_30\
	\CharacterCounter:MODULE_1:b_29\
	\CharacterCounter:MODULE_1:b_28\
	\CharacterCounter:MODULE_1:b_27\
	\CharacterCounter:MODULE_1:b_26\
	\CharacterCounter:MODULE_1:b_25\
	\CharacterCounter:MODULE_1:b_24\
	\CharacterCounter:MODULE_1:b_23\
	\CharacterCounter:MODULE_1:b_22\
	\CharacterCounter:MODULE_1:b_21\
	\CharacterCounter:MODULE_1:b_20\
	\CharacterCounter:MODULE_1:b_19\
	\CharacterCounter:MODULE_1:b_18\
	\CharacterCounter:MODULE_1:b_17\
	\CharacterCounter:MODULE_1:b_16\
	\CharacterCounter:MODULE_1:b_15\
	\CharacterCounter:MODULE_1:b_14\
	\CharacterCounter:MODULE_1:b_13\
	\CharacterCounter:MODULE_1:b_12\
	\CharacterCounter:MODULE_1:b_11\
	\CharacterCounter:MODULE_1:b_10\
	\CharacterCounter:MODULE_1:b_9\
	\CharacterCounter:MODULE_1:b_8\
	\CharacterCounter:MODULE_1:b_7\
	\CharacterCounter:MODULE_1:b_6\
	\CharacterCounter:MODULE_1:b_5\
	\CharacterCounter:MODULE_1:b_4\
	\CharacterCounter:MODULE_1:b_3\
	\CharacterCounter:MODULE_1:b_2\
	\CharacterCounter:MODULE_1:b_1\
	\CharacterCounter:MODULE_1:b_0\
	\CharacterCounter:MODULE_1:g2:a0:a_31\
	\CharacterCounter:MODULE_1:g2:a0:a_30\
	\CharacterCounter:MODULE_1:g2:a0:a_29\
	\CharacterCounter:MODULE_1:g2:a0:a_28\
	\CharacterCounter:MODULE_1:g2:a0:a_27\
	\CharacterCounter:MODULE_1:g2:a0:a_26\
	\CharacterCounter:MODULE_1:g2:a0:a_25\
	\CharacterCounter:MODULE_1:g2:a0:a_24\
	\CharacterCounter:MODULE_1:g2:a0:b_31\
	\CharacterCounter:MODULE_1:g2:a0:b_30\
	\CharacterCounter:MODULE_1:g2:a0:b_29\
	\CharacterCounter:MODULE_1:g2:a0:b_28\
	\CharacterCounter:MODULE_1:g2:a0:b_27\
	\CharacterCounter:MODULE_1:g2:a0:b_26\
	\CharacterCounter:MODULE_1:g2:a0:b_25\
	\CharacterCounter:MODULE_1:g2:a0:b_24\
	\CharacterCounter:MODULE_1:g2:a0:b_23\
	\CharacterCounter:MODULE_1:g2:a0:b_22\
	\CharacterCounter:MODULE_1:g2:a0:b_21\
	\CharacterCounter:MODULE_1:g2:a0:b_20\
	\CharacterCounter:MODULE_1:g2:a0:b_19\
	\CharacterCounter:MODULE_1:g2:a0:b_18\
	\CharacterCounter:MODULE_1:g2:a0:b_17\
	\CharacterCounter:MODULE_1:g2:a0:b_16\
	\CharacterCounter:MODULE_1:g2:a0:b_15\
	\CharacterCounter:MODULE_1:g2:a0:b_14\
	\CharacterCounter:MODULE_1:g2:a0:b_13\
	\CharacterCounter:MODULE_1:g2:a0:b_12\
	\CharacterCounter:MODULE_1:g2:a0:b_11\
	\CharacterCounter:MODULE_1:g2:a0:b_10\
	\CharacterCounter:MODULE_1:g2:a0:b_9\
	\CharacterCounter:MODULE_1:g2:a0:b_8\
	\CharacterCounter:MODULE_1:g2:a0:b_7\
	\CharacterCounter:MODULE_1:g2:a0:b_6\
	\CharacterCounter:MODULE_1:g2:a0:b_5\
	\CharacterCounter:MODULE_1:g2:a0:b_4\
	\CharacterCounter:MODULE_1:g2:a0:b_3\
	\CharacterCounter:MODULE_1:g2:a0:b_2\
	\CharacterCounter:MODULE_1:g2:a0:b_1\
	\CharacterCounter:MODULE_1:g2:a0:b_0\
	\CharacterCounter:MODULE_1:g2:a0:s_31\
	\CharacterCounter:MODULE_1:g2:a0:s_30\
	\CharacterCounter:MODULE_1:g2:a0:s_29\
	\CharacterCounter:MODULE_1:g2:a0:s_28\
	\CharacterCounter:MODULE_1:g2:a0:s_27\
	\CharacterCounter:MODULE_1:g2:a0:s_26\
	\CharacterCounter:MODULE_1:g2:a0:s_25\
	\CharacterCounter:MODULE_1:g2:a0:s_24\
	\CharacterCounter:MODULE_1:g2:a0:s_23\
	\CharacterCounter:MODULE_1:g2:a0:s_22\
	\CharacterCounter:MODULE_1:g2:a0:s_21\
	\CharacterCounter:MODULE_1:g2:a0:s_20\
	\CharacterCounter:MODULE_1:g2:a0:s_19\
	\CharacterCounter:MODULE_1:g2:a0:s_18\
	\CharacterCounter:MODULE_1:g2:a0:s_17\
	\CharacterCounter:MODULE_1:g2:a0:s_16\
	\CharacterCounter:MODULE_1:g2:a0:s_15\
	\CharacterCounter:MODULE_1:g2:a0:s_14\
	\CharacterCounter:MODULE_1:g2:a0:s_13\
	\CharacterCounter:MODULE_1:g2:a0:s_12\
	\CharacterCounter:MODULE_1:g2:a0:s_11\
	\CharacterCounter:MODULE_1:g2:a0:s_10\
	\CharacterCounter:MODULE_1:g2:a0:s_9\
	\CharacterCounter:MODULE_1:g2:a0:s_8\
	\CharacterCounter:MODULE_1:g2:a0:s_7\
	\CharacterCounter:MODULE_1:g2:a0:s_6\
	\CharacterCounter:MODULE_1:g2:a0:s_5\
	\CharacterCounter:MODULE_1:g2:a0:s_4\
	\CharacterCounter:MODULE_1:g2:a0:s_3\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\HorizontalCounter:MODULE_2:b_31\
	\HorizontalCounter:MODULE_2:b_30\
	\HorizontalCounter:MODULE_2:b_29\
	\HorizontalCounter:MODULE_2:b_28\
	\HorizontalCounter:MODULE_2:b_27\
	\HorizontalCounter:MODULE_2:b_26\
	\HorizontalCounter:MODULE_2:b_25\
	\HorizontalCounter:MODULE_2:b_24\
	\HorizontalCounter:MODULE_2:b_23\
	\HorizontalCounter:MODULE_2:b_22\
	\HorizontalCounter:MODULE_2:b_21\
	\HorizontalCounter:MODULE_2:b_20\
	\HorizontalCounter:MODULE_2:b_19\
	\HorizontalCounter:MODULE_2:b_18\
	\HorizontalCounter:MODULE_2:b_17\
	\HorizontalCounter:MODULE_2:b_16\
	\HorizontalCounter:MODULE_2:b_15\
	\HorizontalCounter:MODULE_2:b_14\
	\HorizontalCounter:MODULE_2:b_13\
	\HorizontalCounter:MODULE_2:b_12\
	\HorizontalCounter:MODULE_2:b_11\
	\HorizontalCounter:MODULE_2:b_10\
	\HorizontalCounter:MODULE_2:b_9\
	\HorizontalCounter:MODULE_2:b_8\
	\HorizontalCounter:MODULE_2:b_7\
	\HorizontalCounter:MODULE_2:b_6\
	\HorizontalCounter:MODULE_2:b_5\
	\HorizontalCounter:MODULE_2:b_4\
	\HorizontalCounter:MODULE_2:b_3\
	\HorizontalCounter:MODULE_2:b_2\
	\HorizontalCounter:MODULE_2:b_1\
	\HorizontalCounter:MODULE_2:b_0\
	\HorizontalCounter:MODULE_2:g2:a0:a_31\
	\HorizontalCounter:MODULE_2:g2:a0:a_30\
	\HorizontalCounter:MODULE_2:g2:a0:a_29\
	\HorizontalCounter:MODULE_2:g2:a0:a_28\
	\HorizontalCounter:MODULE_2:g2:a0:a_27\
	\HorizontalCounter:MODULE_2:g2:a0:a_26\
	\HorizontalCounter:MODULE_2:g2:a0:a_25\
	\HorizontalCounter:MODULE_2:g2:a0:a_24\
	\HorizontalCounter:MODULE_2:g2:a0:b_31\
	\HorizontalCounter:MODULE_2:g2:a0:b_30\
	\HorizontalCounter:MODULE_2:g2:a0:b_29\
	\HorizontalCounter:MODULE_2:g2:a0:b_28\
	\HorizontalCounter:MODULE_2:g2:a0:b_27\
	\HorizontalCounter:MODULE_2:g2:a0:b_26\
	\HorizontalCounter:MODULE_2:g2:a0:b_25\
	\HorizontalCounter:MODULE_2:g2:a0:b_24\
	\HorizontalCounter:MODULE_2:g2:a0:b_23\
	\HorizontalCounter:MODULE_2:g2:a0:b_22\
	\HorizontalCounter:MODULE_2:g2:a0:b_21\
	\HorizontalCounter:MODULE_2:g2:a0:b_20\
	\HorizontalCounter:MODULE_2:g2:a0:b_19\
	\HorizontalCounter:MODULE_2:g2:a0:b_18\
	\HorizontalCounter:MODULE_2:g2:a0:b_17\
	\HorizontalCounter:MODULE_2:g2:a0:b_16\
	\HorizontalCounter:MODULE_2:g2:a0:b_15\
	\HorizontalCounter:MODULE_2:g2:a0:b_14\
	\HorizontalCounter:MODULE_2:g2:a0:b_13\
	\HorizontalCounter:MODULE_2:g2:a0:b_12\
	\HorizontalCounter:MODULE_2:g2:a0:b_11\
	\HorizontalCounter:MODULE_2:g2:a0:b_10\
	\HorizontalCounter:MODULE_2:g2:a0:b_9\
	\HorizontalCounter:MODULE_2:g2:a0:b_8\
	\HorizontalCounter:MODULE_2:g2:a0:b_7\
	\HorizontalCounter:MODULE_2:g2:a0:b_6\
	\HorizontalCounter:MODULE_2:g2:a0:b_5\
	\HorizontalCounter:MODULE_2:g2:a0:b_4\
	\HorizontalCounter:MODULE_2:g2:a0:b_3\
	\HorizontalCounter:MODULE_2:g2:a0:b_2\
	\HorizontalCounter:MODULE_2:g2:a0:b_1\
	\HorizontalCounter:MODULE_2:g2:a0:b_0\
	\HorizontalCounter:MODULE_2:g2:a0:s_31\
	\HorizontalCounter:MODULE_2:g2:a0:s_30\
	\HorizontalCounter:MODULE_2:g2:a0:s_29\
	\HorizontalCounter:MODULE_2:g2:a0:s_28\
	\HorizontalCounter:MODULE_2:g2:a0:s_27\
	\HorizontalCounter:MODULE_2:g2:a0:s_26\
	\HorizontalCounter:MODULE_2:g2:a0:s_25\
	\HorizontalCounter:MODULE_2:g2:a0:s_24\
	\HorizontalCounter:MODULE_2:g2:a0:s_23\
	\HorizontalCounter:MODULE_2:g2:a0:s_22\
	\HorizontalCounter:MODULE_2:g2:a0:s_21\
	\HorizontalCounter:MODULE_2:g2:a0:s_20\
	\HorizontalCounter:MODULE_2:g2:a0:s_19\
	\HorizontalCounter:MODULE_2:g2:a0:s_18\
	\HorizontalCounter:MODULE_2:g2:a0:s_17\
	\HorizontalCounter:MODULE_2:g2:a0:s_16\
	\HorizontalCounter:MODULE_2:g2:a0:s_15\
	\HorizontalCounter:MODULE_2:g2:a0:s_14\
	\HorizontalCounter:MODULE_2:g2:a0:s_13\
	\HorizontalCounter:MODULE_2:g2:a0:s_12\
	\HorizontalCounter:MODULE_2:g2:a0:s_11\
	\HorizontalCounter:MODULE_2:g2:a0:s_10\
	\HorizontalCounter:MODULE_2:g2:a0:s_9\
	\HorizontalCounter:MODULE_2:g2:a0:s_8\
	\HorizontalCounter:MODULE_2:g2:a0:s_7\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\VerticalCounter:MODULE_3:b_31\
	\VerticalCounter:MODULE_3:b_30\
	\VerticalCounter:MODULE_3:b_29\
	\VerticalCounter:MODULE_3:b_28\
	\VerticalCounter:MODULE_3:b_27\
	\VerticalCounter:MODULE_3:b_26\
	\VerticalCounter:MODULE_3:b_25\
	\VerticalCounter:MODULE_3:b_24\
	\VerticalCounter:MODULE_3:b_23\
	\VerticalCounter:MODULE_3:b_22\
	\VerticalCounter:MODULE_3:b_21\
	\VerticalCounter:MODULE_3:b_20\
	\VerticalCounter:MODULE_3:b_19\
	\VerticalCounter:MODULE_3:b_18\
	\VerticalCounter:MODULE_3:b_17\
	\VerticalCounter:MODULE_3:b_16\
	\VerticalCounter:MODULE_3:b_15\
	\VerticalCounter:MODULE_3:b_14\
	\VerticalCounter:MODULE_3:b_13\
	\VerticalCounter:MODULE_3:b_12\
	\VerticalCounter:MODULE_3:b_11\
	\VerticalCounter:MODULE_3:b_10\
	\VerticalCounter:MODULE_3:b_9\
	\VerticalCounter:MODULE_3:b_8\
	\VerticalCounter:MODULE_3:b_7\
	\VerticalCounter:MODULE_3:b_6\
	\VerticalCounter:MODULE_3:b_5\
	\VerticalCounter:MODULE_3:b_4\
	\VerticalCounter:MODULE_3:b_3\
	\VerticalCounter:MODULE_3:b_2\
	\VerticalCounter:MODULE_3:b_1\
	\VerticalCounter:MODULE_3:b_0\
	\VerticalCounter:MODULE_3:g2:a0:a_31\
	\VerticalCounter:MODULE_3:g2:a0:a_30\
	\VerticalCounter:MODULE_3:g2:a0:a_29\
	\VerticalCounter:MODULE_3:g2:a0:a_28\
	\VerticalCounter:MODULE_3:g2:a0:a_27\
	\VerticalCounter:MODULE_3:g2:a0:a_26\
	\VerticalCounter:MODULE_3:g2:a0:a_25\
	\VerticalCounter:MODULE_3:g2:a0:a_24\
	\VerticalCounter:MODULE_3:g2:a0:b_31\
	\VerticalCounter:MODULE_3:g2:a0:b_30\
	\VerticalCounter:MODULE_3:g2:a0:b_29\
	\VerticalCounter:MODULE_3:g2:a0:b_28\
	\VerticalCounter:MODULE_3:g2:a0:b_27\
	\VerticalCounter:MODULE_3:g2:a0:b_26\
	\VerticalCounter:MODULE_3:g2:a0:b_25\
	\VerticalCounter:MODULE_3:g2:a0:b_24\
	\VerticalCounter:MODULE_3:g2:a0:b_23\
	\VerticalCounter:MODULE_3:g2:a0:b_22\
	\VerticalCounter:MODULE_3:g2:a0:b_21\
	\VerticalCounter:MODULE_3:g2:a0:b_20\
	\VerticalCounter:MODULE_3:g2:a0:b_19\
	\VerticalCounter:MODULE_3:g2:a0:b_18\
	\VerticalCounter:MODULE_3:g2:a0:b_17\
	\VerticalCounter:MODULE_3:g2:a0:b_16\
	\VerticalCounter:MODULE_3:g2:a0:b_15\
	\VerticalCounter:MODULE_3:g2:a0:b_14\
	\VerticalCounter:MODULE_3:g2:a0:b_13\
	\VerticalCounter:MODULE_3:g2:a0:b_12\
	\VerticalCounter:MODULE_3:g2:a0:b_11\
	\VerticalCounter:MODULE_3:g2:a0:b_10\
	\VerticalCounter:MODULE_3:g2:a0:b_9\
	\VerticalCounter:MODULE_3:g2:a0:b_8\
	\VerticalCounter:MODULE_3:g2:a0:b_7\
	\VerticalCounter:MODULE_3:g2:a0:b_6\
	\VerticalCounter:MODULE_3:g2:a0:b_5\
	\VerticalCounter:MODULE_3:g2:a0:b_4\
	\VerticalCounter:MODULE_3:g2:a0:b_3\
	\VerticalCounter:MODULE_3:g2:a0:b_2\
	\VerticalCounter:MODULE_3:g2:a0:b_1\
	\VerticalCounter:MODULE_3:g2:a0:b_0\
	\VerticalCounter:MODULE_3:g2:a0:s_31\
	\VerticalCounter:MODULE_3:g2:a0:s_30\
	\VerticalCounter:MODULE_3:g2:a0:s_29\
	\VerticalCounter:MODULE_3:g2:a0:s_28\
	\VerticalCounter:MODULE_3:g2:a0:s_27\
	\VerticalCounter:MODULE_3:g2:a0:s_26\
	\VerticalCounter:MODULE_3:g2:a0:s_25\
	\VerticalCounter:MODULE_3:g2:a0:s_24\
	\VerticalCounter:MODULE_3:g2:a0:s_23\
	\VerticalCounter:MODULE_3:g2:a0:s_22\
	\VerticalCounter:MODULE_3:g2:a0:s_21\
	\VerticalCounter:MODULE_3:g2:a0:s_20\
	\VerticalCounter:MODULE_3:g2:a0:s_19\
	\VerticalCounter:MODULE_3:g2:a0:s_18\
	\VerticalCounter:MODULE_3:g2:a0:s_17\
	\VerticalCounter:MODULE_3:g2:a0:s_16\
	\VerticalCounter:MODULE_3:g2:a0:s_15\
	\VerticalCounter:MODULE_3:g2:a0:s_14\
	\VerticalCounter:MODULE_3:g2:a0:s_13\
	\VerticalCounter:MODULE_3:g2:a0:s_12\
	\VerticalCounter:MODULE_3:g2:a0:s_11\
	\VerticalCounter:MODULE_3:g2:a0:s_10\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_4:g1:a0:gx:u0:xnor_array_9\
	\MODULE_4:g1:a0:gx:u0:aeqb_0\
	\MODULE_4:g1:a0:gx:u0:aeqb_1\
	\MODULE_4:g1:a0:gx:u0:eq_8\
	\MODULE_4:g1:a0:gx:u0:eq_9\
	\MODULE_4:g1:a0:gx:u0:eqi_1\
	\MODULE_4:g1:a0:gx:u0:aeqb_2\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:xeq\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:eq\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:xnor_array_9\
	\MODULE_5:g1:a0:gx:u0:aeqb_0\
	\MODULE_5:g1:a0:gx:u0:aeqb_1\
	\MODULE_5:g1:a0:gx:u0:eq_8\
	\MODULE_5:g1:a0:gx:u0:eq_9\
	\MODULE_5:g1:a0:gx:u0:eqi_1\
	\MODULE_5:g1:a0:gx:u0:aeqb_2\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xeq\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:lt\
	\MODULE_5:eq\
	\MODULE_5:gt\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:albi_4\
	\MODULE_6:g1:a0:gx:u0:agbi_4\
	\MODULE_6:g1:a0:gx:u0:albi_3\
	\MODULE_6:g1:a0:gx:u0:agbi_3\
	\MODULE_6:g1:a0:gx:u0:albi_2\
	\MODULE_6:g1:a0:gx:u0:agbi_2\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:xnor_array_9\
	\MODULE_7:g1:a0:gx:u0:aeqb_0\
	\MODULE_7:g1:a0:gx:u0:aeqb_1\
	\MODULE_7:g1:a0:gx:u0:eq_8\
	\MODULE_7:g1:a0:gx:u0:eq_9\
	\MODULE_7:g1:a0:gx:u0:eqi_1\
	\MODULE_7:g1:a0:gx:u0:aeqb_2\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xeq\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:lt\
	\MODULE_7:eq\
	\MODULE_7:gt\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_0\
	\MODULE_8:g1:a0:gx:u0:eq_0\
	\MODULE_8:g1:a0:gx:u0:eq_1\
	\MODULE_8:g1:a0:gx:u0:eq_2\
	\MODULE_8:g1:a0:gx:u0:eq_3\
	\MODULE_8:g1:a0:gx:u0:eq_4\
	\MODULE_8:g1:a0:gx:u0:eq_5\
	\MODULE_8:g1:a0:gx:u0:eq_6\
	\MODULE_8:g1:a0:gx:u0:eqi_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_1\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:xeq\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:eq\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:xnor_array_6\
	\MODULE_9:g1:a0:gx:u0:xnor_array_3\
	\MODULE_9:g1:a0:gx:u0:xnor_array_0\
	\MODULE_9:g1:a0:gx:u0:aeqb_0\
	\MODULE_9:g1:a0:gx:u0:eq_0\
	\MODULE_9:g1:a0:gx:u0:eq_1\
	\MODULE_9:g1:a0:gx:u0:eq_2\
	\MODULE_9:g1:a0:gx:u0:eq_3\
	\MODULE_9:g1:a0:gx:u0:eq_4\
	\MODULE_9:g1:a0:gx:u0:eq_5\
	\MODULE_9:g1:a0:gx:u0:eq_6\
	\MODULE_9:g1:a0:gx:u0:eqi_0\
	\MODULE_9:g1:a0:gx:u0:aeqb_1\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xeq\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:lt\
	\MODULE_9:eq\
	\MODULE_9:gt\
	\MODULE_9:lte\
	\MODULE_9:neq\
	\MODULE_10:g1:a0:gx:u0:albi_1\
	\MODULE_10:g1:a0:gx:u0:agbi_1\
	\MODULE_10:g1:a0:gx:u0:lt_0\
	\MODULE_10:g1:a0:gx:u0:gt_0\
	\MODULE_10:g1:a0:gx:u0:lt_1\
	\MODULE_10:g1:a0:gx:u0:gt_1\
	\MODULE_10:g1:a0:gx:u0:lt_2\
	\MODULE_10:g1:a0:gx:u0:gt_2\
	\MODULE_10:g1:a0:gx:u0:lti_0\
	\MODULE_10:g1:a0:gx:u0:gti_0\
	\MODULE_10:g1:a0:gx:u0:albi_0\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:g1:a0:xgte\
	\MODULE_10:lt\
	\MODULE_10:gt\
	\MODULE_10:gte\
	\MODULE_10:lte\
	\MODULE_10:neq\
	\MODULE_11:g1:a0:gx:u0:albi_3\
	\MODULE_11:g1:a0:gx:u0:agbi_3\
	\MODULE_11:g1:a0:gx:u0:lt_6\
	\MODULE_11:g1:a0:gx:u0:gt_6\
	\MODULE_11:g1:a0:gx:u0:lti_2\
	\MODULE_11:g1:a0:gx:u0:gti_2\
	\MODULE_11:g1:a0:gx:u0:albi_2\
	\MODULE_11:g1:a0:gx:u0:agbi_2\
	\MODULE_11:g1:a0:gx:u0:albi_1\
	\MODULE_11:g1:a0:gx:u0:agbi_1\
	\MODULE_11:g1:a0:gx:u0:albi_0\
	\MODULE_11:g1:a0:gx:u0:agbi_0\
	\MODULE_11:g1:a0:xneq\
	\MODULE_11:g1:a0:xlt\
	\MODULE_11:g1:a0:xlte\
	\MODULE_11:g1:a0:xgt\
	\MODULE_11:g1:a0:xgte\
	\MODULE_11:lt\
	\MODULE_11:gt\
	\MODULE_11:gte\
	\MODULE_11:lte\
	\MODULE_11:neq\
	\MODULE_12:g1:a0:gx:u0:xnor_array_6\
	\MODULE_12:g1:a0:gx:u0:xnor_array_3\
	\MODULE_12:g1:a0:gx:u0:xnor_array_0\
	\MODULE_12:g1:a0:gx:u0:aeqb_0\
	\MODULE_12:g1:a0:gx:u0:eq_0\
	\MODULE_12:g1:a0:gx:u0:eq_1\
	\MODULE_12:g1:a0:gx:u0:eq_2\
	\MODULE_12:g1:a0:gx:u0:eq_3\
	\MODULE_12:g1:a0:gx:u0:eq_4\
	\MODULE_12:g1:a0:gx:u0:eq_5\
	\MODULE_12:g1:a0:gx:u0:eq_6\
	\MODULE_12:g1:a0:gx:u0:eqi_0\
	\MODULE_12:g1:a0:gx:u0:aeqb_1\
	\MODULE_12:g1:a0:gx:u0:agbi_0\
	\MODULE_12:g1:a0:xeq\
	\MODULE_12:g1:a0:xneq\
	\MODULE_12:g1:a0:xlt\
	\MODULE_12:g1:a0:xlte\
	\MODULE_12:g1:a0:xgt\
	\MODULE_12:lt\
	\MODULE_12:eq\
	\MODULE_12:gt\
	\MODULE_12:lte\
	\MODULE_12:neq\

    Synthesized names
	\CharacterCounter:add_vi_vv_MODGEN_9_31\
	\CharacterCounter:add_vi_vv_MODGEN_9_30\
	\CharacterCounter:add_vi_vv_MODGEN_9_29\
	\CharacterCounter:add_vi_vv_MODGEN_9_28\
	\CharacterCounter:add_vi_vv_MODGEN_9_27\
	\CharacterCounter:add_vi_vv_MODGEN_9_26\
	\CharacterCounter:add_vi_vv_MODGEN_9_25\
	\CharacterCounter:add_vi_vv_MODGEN_9_24\
	\CharacterCounter:add_vi_vv_MODGEN_9_23\
	\CharacterCounter:add_vi_vv_MODGEN_9_22\
	\CharacterCounter:add_vi_vv_MODGEN_9_21\
	\CharacterCounter:add_vi_vv_MODGEN_9_20\
	\CharacterCounter:add_vi_vv_MODGEN_9_19\
	\CharacterCounter:add_vi_vv_MODGEN_9_18\
	\CharacterCounter:add_vi_vv_MODGEN_9_17\
	\CharacterCounter:add_vi_vv_MODGEN_9_16\
	\CharacterCounter:add_vi_vv_MODGEN_9_15\
	\CharacterCounter:add_vi_vv_MODGEN_9_14\
	\CharacterCounter:add_vi_vv_MODGEN_9_13\
	\CharacterCounter:add_vi_vv_MODGEN_9_12\
	\CharacterCounter:add_vi_vv_MODGEN_9_11\
	\CharacterCounter:add_vi_vv_MODGEN_9_10\
	\CharacterCounter:add_vi_vv_MODGEN_9_9\
	\CharacterCounter:add_vi_vv_MODGEN_9_8\
	\CharacterCounter:add_vi_vv_MODGEN_9_7\
	\CharacterCounter:add_vi_vv_MODGEN_9_6\
	\CharacterCounter:add_vi_vv_MODGEN_9_5\
	\CharacterCounter:add_vi_vv_MODGEN_9_4\
	\CharacterCounter:add_vi_vv_MODGEN_9_3\
	\HorizontalCounter:add_vi_vv_MODGEN_10_31\
	\HorizontalCounter:add_vi_vv_MODGEN_10_30\
	\HorizontalCounter:add_vi_vv_MODGEN_10_29\
	\HorizontalCounter:add_vi_vv_MODGEN_10_28\
	\HorizontalCounter:add_vi_vv_MODGEN_10_27\
	\HorizontalCounter:add_vi_vv_MODGEN_10_26\
	\HorizontalCounter:add_vi_vv_MODGEN_10_25\
	\HorizontalCounter:add_vi_vv_MODGEN_10_24\
	\HorizontalCounter:add_vi_vv_MODGEN_10_23\
	\HorizontalCounter:add_vi_vv_MODGEN_10_22\
	\HorizontalCounter:add_vi_vv_MODGEN_10_21\
	\HorizontalCounter:add_vi_vv_MODGEN_10_20\
	\HorizontalCounter:add_vi_vv_MODGEN_10_19\
	\HorizontalCounter:add_vi_vv_MODGEN_10_18\
	\HorizontalCounter:add_vi_vv_MODGEN_10_17\
	\HorizontalCounter:add_vi_vv_MODGEN_10_16\
	\HorizontalCounter:add_vi_vv_MODGEN_10_15\
	\HorizontalCounter:add_vi_vv_MODGEN_10_14\
	\HorizontalCounter:add_vi_vv_MODGEN_10_13\
	\HorizontalCounter:add_vi_vv_MODGEN_10_12\
	\HorizontalCounter:add_vi_vv_MODGEN_10_11\
	\HorizontalCounter:add_vi_vv_MODGEN_10_10\
	\HorizontalCounter:add_vi_vv_MODGEN_10_9\
	\HorizontalCounter:add_vi_vv_MODGEN_10_8\
	\HorizontalCounter:add_vi_vv_MODGEN_10_7\
	\VerticalCounter:add_vi_vv_MODGEN_12_31\
	\VerticalCounter:add_vi_vv_MODGEN_12_30\
	\VerticalCounter:add_vi_vv_MODGEN_12_29\
	\VerticalCounter:add_vi_vv_MODGEN_12_28\
	\VerticalCounter:add_vi_vv_MODGEN_12_27\
	\VerticalCounter:add_vi_vv_MODGEN_12_26\
	\VerticalCounter:add_vi_vv_MODGEN_12_25\
	\VerticalCounter:add_vi_vv_MODGEN_12_24\
	\VerticalCounter:add_vi_vv_MODGEN_12_23\
	\VerticalCounter:add_vi_vv_MODGEN_12_22\
	\VerticalCounter:add_vi_vv_MODGEN_12_21\
	\VerticalCounter:add_vi_vv_MODGEN_12_20\
	\VerticalCounter:add_vi_vv_MODGEN_12_19\
	\VerticalCounter:add_vi_vv_MODGEN_12_18\
	\VerticalCounter:add_vi_vv_MODGEN_12_17\
	\VerticalCounter:add_vi_vv_MODGEN_12_16\
	\VerticalCounter:add_vi_vv_MODGEN_12_15\
	\VerticalCounter:add_vi_vv_MODGEN_12_14\
	\VerticalCounter:add_vi_vv_MODGEN_12_13\
	\VerticalCounter:add_vi_vv_MODGEN_12_12\
	\VerticalCounter:add_vi_vv_MODGEN_12_11\
	\VerticalCounter:add_vi_vv_MODGEN_12_10\

Deleted 503 User equations/components.
Deleted 76 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_18_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_281 to zero
Aliasing Net_590_9 to tmpOE__LED5_4_net_0
Aliasing Net_590_8 to zero
Aliasing Net_590_7 to zero
Aliasing Net_590_6 to zero
Aliasing Net_590_5 to zero
Aliasing Net_590_4 to zero
Aliasing Net_590_3 to tmpOE__LED5_4_net_0
Aliasing Net_590_2 to tmpOE__LED5_4_net_0
Aliasing Net_590_1 to zero
Aliasing Net_590_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_238 to zero
Aliasing Net_585_9 to tmpOE__LED5_4_net_0
Aliasing Net_585_8 to zero
Aliasing Net_585_7 to zero
Aliasing Net_585_6 to zero
Aliasing Net_585_5 to zero
Aliasing Net_585_4 to zero
Aliasing Net_585_3 to tmpOE__LED5_4_net_0
Aliasing Net_585_2 to tmpOE__LED5_4_net_0
Aliasing Net_585_1 to zero
Aliasing Net_585_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__HBLANK_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__VBLANK_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__HSYNC_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__VSYNC_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_13_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_246 to zero
Aliasing tmpOE__P3_15_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_245 to zero
Aliasing tmpOE__P3_4_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_235 to zero
Aliasing tmpOE__P3_6_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_243 to zero
Aliasing tmpOE__P3_8_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_242 to zero
Aliasing tmpOE__P3_10_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_241 to zero
Aliasing tmpOE__P3_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_240 to zero
Aliasing tmpOE__P3_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_239 to zero
Aliasing Net_577_9 to zero
Aliasing Net_577_8 to tmpOE__LED5_4_net_0
Aliasing Net_577_7 to tmpOE__LED5_4_net_0
Aliasing Net_577_6 to tmpOE__LED5_4_net_0
Aliasing Net_577_5 to tmpOE__LED5_4_net_0
Aliasing Net_577_4 to zero
Aliasing Net_577_3 to zero
Aliasing Net_577_2 to zero
Aliasing Net_577_1 to zero
Aliasing Net_577_0 to zero
Aliasing tmpOE__P4_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_99 to zero
Aliasing tmpOE__P4_5_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_100 to zero
Aliasing tmpOE__P4_7_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_101 to zero
Aliasing tmpOE__P4_9_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_102 to zero
Aliasing tmpOE__P4_11_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_103 to zero
Aliasing tmpOE__P4_13_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_104 to zero
Aliasing tmpOE__P4_15_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_105 to zero
Aliasing tmpOE__P4_4_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_135 to zero
Aliasing tmpOE__P4_6_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_136 to zero
Aliasing tmpOE__P4_8_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_134 to zero
Aliasing tmpOE__P4_10_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_133 to zero
Aliasing tmpOE__P4_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_132 to zero
Aliasing tmpOE__P4_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_131 to zero
Aliasing tmpOE__P4_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_130 to zero
Aliasing tmpOE__P4_18_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_129 to zero
Aliasing tmpOE__P4_17_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_137 to zero
Aliasing tmpOE__RP_GPIO_17_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_27_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_657_2 to tmpOE__LED5_4_net_0
Aliasing Net_657_1 to tmpOE__LED5_4_net_0
Aliasing Net_657_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_22_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_23_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_561_6 to tmpOE__LED5_4_net_0
Aliasing Net_561_5 to zero
Aliasing Net_561_4 to tmpOE__LED5_4_net_0
Aliasing Net_561_3 to zero
Aliasing Net_561_2 to zero
Aliasing Net_561_1 to zero
Aliasing Net_561_0 to zero
Aliasing tmpOE__RP_GPIO_24_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_25_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_5_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_444 to zero
Aliasing Net_442 to tmpOE__LED5_4_net_0
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_23\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_22\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_21\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_20\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_19\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_18\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_17\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_16\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_15\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_14\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_13\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_12\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_11\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_10\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_9\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_8\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_7\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_6\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_5\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_4\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:a_3\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_6_net_0 to tmpOE__LED5_4_net_0
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_23\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_22\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_21\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_20\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_19\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_18\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_17\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_16\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_15\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_14\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_13\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_12\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_11\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_10\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_9\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_8\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:a_7\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_552_6 to tmpOE__LED5_4_net_0
Aliasing Net_552_5 to tmpOE__LED5_4_net_0
Aliasing Net_552_4 to tmpOE__LED5_4_net_0
Aliasing Net_552_3 to tmpOE__LED5_4_net_0
Aliasing Net_552_2 to tmpOE__LED5_4_net_0
Aliasing Net_552_1 to tmpOE__LED5_4_net_0
Aliasing Net_552_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_13_net_0 to tmpOE__LED5_4_net_0
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_19_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_26_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_20_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_21_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_574_6 to tmpOE__LED5_4_net_0
Aliasing Net_574_5 to zero
Aliasing Net_574_4 to tmpOE__LED5_4_net_0
Aliasing Net_574_3 to tmpOE__LED5_4_net_0
Aliasing Net_574_2 to zero
Aliasing Net_574_1 to tmpOE__LED5_4_net_0
Aliasing Net_574_0 to zero
Aliasing Net_565_6 to tmpOE__LED5_4_net_0
Aliasing Net_565_5 to zero
Aliasing Net_565_4 to tmpOE__LED5_4_net_0
Aliasing Net_565_3 to zero
Aliasing Net_565_2 to zero
Aliasing Net_565_1 to tmpOE__LED5_4_net_0
Aliasing Net_565_0 to zero
Aliasing Net_593_9 to tmpOE__LED5_4_net_0
Aliasing Net_593_8 to zero
Aliasing Net_593_7 to zero
Aliasing Net_593_6 to zero
Aliasing Net_593_5 to zero
Aliasing Net_593_4 to zero
Aliasing Net_593_3 to tmpOE__LED5_4_net_0
Aliasing Net_593_2 to tmpOE__LED5_4_net_0
Aliasing Net_593_1 to zero
Aliasing Net_593_0 to tmpOE__LED5_4_net_0
Aliasing \ILO_Trim_1:Net_23\ to tmpOE__LED5_4_net_0
Aliasing \ILO_Trim_1:Net_24\ to zero
Aliasing MODIN4_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN4_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN4_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN4_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN4_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN4_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN4_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN4_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN4_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN4_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_4:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN6_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN6_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN6_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN6_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN6_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN6_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN6_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN6_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN6_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN6_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_5:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_5:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN8_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN8_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN8_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN8_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN8_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN8_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN8_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN8_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN8_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN8_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN10_9 to \VerticalCounter:MODIN3_9\
Aliasing MODIN10_8 to \VerticalCounter:MODIN3_8\
Aliasing MODIN10_7 to \VerticalCounter:MODIN3_7\
Aliasing MODIN10_6 to \VerticalCounter:MODIN3_6\
Aliasing MODIN10_5 to \VerticalCounter:MODIN3_5\
Aliasing MODIN10_4 to \VerticalCounter:MODIN3_4\
Aliasing MODIN10_3 to \VerticalCounter:MODIN3_3\
Aliasing MODIN10_2 to \VerticalCounter:MODIN3_2\
Aliasing MODIN10_1 to \VerticalCounter:MODIN3_1\
Aliasing MODIN10_0 to \VerticalCounter:MODIN3_0\
Aliasing \MODULE_7:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN12_6 to \HorizontalCounter:MODIN2_6\
Aliasing MODIN12_5 to \HorizontalCounter:MODIN2_5\
Aliasing MODIN12_4 to \HorizontalCounter:MODIN2_4\
Aliasing MODIN12_3 to \HorizontalCounter:MODIN2_3\
Aliasing MODIN12_2 to \HorizontalCounter:MODIN2_2\
Aliasing MODIN12_1 to \HorizontalCounter:MODIN2_1\
Aliasing MODIN12_0 to \HorizontalCounter:MODIN2_0\
Aliasing \MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing MODIN14_6 to \HorizontalCounter:MODIN2_6\
Aliasing MODIN14_5 to \HorizontalCounter:MODIN2_5\
Aliasing MODIN14_4 to \HorizontalCounter:MODIN2_4\
Aliasing MODIN14_3 to \HorizontalCounter:MODIN2_3\
Aliasing MODIN14_2 to \HorizontalCounter:MODIN2_2\
Aliasing MODIN14_1 to \HorizontalCounter:MODIN2_1\
Aliasing MODIN14_0 to \HorizontalCounter:MODIN2_0\
Aliasing \MODULE_9:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:agbi_3\ to zero
Aliasing MODIN16_2 to \CharacterCounter:MODIN1_2\
Aliasing MODIN16_1 to \CharacterCounter:MODIN1_1\
Aliasing MODIN16_0 to \CharacterCounter:MODIN1_0\
Aliasing \MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN18_6 to \HorizontalCounter:MODIN2_6\
Aliasing MODIN18_5 to \HorizontalCounter:MODIN2_5\
Aliasing MODIN18_4 to \HorizontalCounter:MODIN2_4\
Aliasing MODIN18_3 to \HorizontalCounter:MODIN2_3\
Aliasing MODIN18_2 to \HorizontalCounter:MODIN2_2\
Aliasing MODIN18_1 to \HorizontalCounter:MODIN2_1\
Aliasing MODIN18_0 to \HorizontalCounter:MODIN2_0\
Aliasing \MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN20_6 to \HorizontalCounter:MODIN2_6\
Aliasing MODIN20_5 to \HorizontalCounter:MODIN2_5\
Aliasing MODIN20_4 to \HorizontalCounter:MODIN2_4\
Aliasing MODIN20_3 to \HorizontalCounter:MODIN2_3\
Aliasing MODIN20_2 to \HorizontalCounter:MODIN2_2\
Aliasing MODIN20_1 to \HorizontalCounter:MODIN2_1\
Aliasing MODIN20_0 to \HorizontalCounter:MODIN2_0\
Aliasing \MODULE_12:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_12:g1:a0:gx:u0:agbi_3\ to zero
Removing Lhs of wire one[7] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_18_net_0[10] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_3_net_0[16] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_281[17] = zero[6]
Removing Rhs of wire Net_595[22] = cmp_vv_vv_MODGEN_1[23]
Removing Rhs of wire Net_595[22] = \MODULE_4:g1:a0:xlte\[1216]
Removing Rhs of wire Net_589[25] = cmp_vv_vv_MODGEN_2[43]
Removing Rhs of wire Net_589[25] = \MODULE_5:g1:a0:xgte\[1381]
Removing Lhs of wire Net_590_9[26] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_590_8[27] = zero[6]
Removing Lhs of wire Net_590_7[28] = zero[6]
Removing Lhs of wire Net_590_6[29] = zero[6]
Removing Lhs of wire Net_590_5[30] = zero[6]
Removing Lhs of wire Net_590_4[31] = zero[6]
Removing Lhs of wire Net_590_3[32] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_590_2[33] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_590_1[34] = zero[6]
Removing Lhs of wire Net_590_0[35] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_16_net_0[37] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_238[38] = zero[6]
Removing Lhs of wire Net_585_9[44] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_585_8[45] = zero[6]
Removing Lhs of wire Net_585_7[46] = zero[6]
Removing Lhs of wire Net_585_6[47] = zero[6]
Removing Lhs of wire Net_585_5[48] = zero[6]
Removing Lhs of wire Net_585_4[49] = zero[6]
Removing Lhs of wire Net_585_3[50] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_585_2[51] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_585_1[52] = zero[6]
Removing Lhs of wire Net_585_0[53] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__HBLANK_net_0[55] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_562[56] = cmp_vv_vv_MODGEN_11[762]
Removing Rhs of wire Net_562[56] = \MODULE_12:g1:a0:xgte\[2227]
Removing Lhs of wire tmpOE__VBLANK_net_0[62] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_576[63] = cmp_vv_vv_MODGEN_4[247]
Removing Rhs of wire Net_576[63] = \MODULE_7:g1:a0:xgte\[1707]
Removing Lhs of wire tmpOE__HSYNC_net_0[69] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__VSYNC_net_0[76] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_13_net_0[82] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_246[83] = zero[6]
Removing Lhs of wire tmpOE__P3_15_net_0[89] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_245[90] = zero[6]
Removing Lhs of wire tmpOE__P3_4_net_0[96] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_235[97] = zero[6]
Removing Lhs of wire tmpOE__P3_6_net_0[103] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_243[104] = zero[6]
Removing Lhs of wire tmpOE__P3_8_net_0[110] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_242[111] = zero[6]
Removing Lhs of wire tmpOE__P3_10_net_0[117] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_241[118] = zero[6]
Removing Lhs of wire tmpOE__P3_12_net_0[124] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_240[125] = zero[6]
Removing Lhs of wire tmpOE__P3_14_net_0[131] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_239[132] = zero[6]
Removing Rhs of wire Net_586[137] = cmp_vv_vv_MODGEN_3[138]
Removing Rhs of wire Net_586[137] = \MODULE_6:g1:a0:xeq\[1539]
Removing Rhs of wire Net_586[137] = \MODULE_6:g1:a0:gx:u0:aeqb_2\[1492]
Removing Lhs of wire Net_577_9[139] = zero[6]
Removing Lhs of wire Net_577_8[140] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_577_7[141] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_577_6[142] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_577_5[143] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_577_4[144] = zero[6]
Removing Lhs of wire Net_577_3[145] = zero[6]
Removing Lhs of wire Net_577_2[146] = zero[6]
Removing Lhs of wire Net_577_1[147] = zero[6]
Removing Lhs of wire Net_577_0[148] = zero[6]
Removing Lhs of wire tmpOE__P4_3_net_0[150] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_99[151] = zero[6]
Removing Lhs of wire tmpOE__P4_5_net_0[157] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_100[158] = zero[6]
Removing Lhs of wire tmpOE__P4_7_net_0[164] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_101[165] = zero[6]
Removing Lhs of wire tmpOE__P4_9_net_0[171] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_102[172] = zero[6]
Removing Lhs of wire tmpOE__P4_11_net_0[178] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_103[179] = zero[6]
Removing Lhs of wire tmpOE__P4_13_net_0[185] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_104[186] = zero[6]
Removing Lhs of wire tmpOE__P4_15_net_0[192] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_105[193] = zero[6]
Removing Lhs of wire tmpOE__P4_4_net_0[199] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_135[200] = zero[6]
Removing Lhs of wire tmpOE__P4_6_net_0[206] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_136[207] = zero[6]
Removing Lhs of wire tmpOE__P4_8_net_0[213] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_134[214] = zero[6]
Removing Lhs of wire tmpOE__P4_10_net_0[220] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_133[221] = zero[6]
Removing Lhs of wire tmpOE__P4_12_net_0[227] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_132[228] = zero[6]
Removing Lhs of wire tmpOE__P4_14_net_0[234] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_131[235] = zero[6]
Removing Lhs of wire tmpOE__P4_16_net_0[241] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_130[242] = zero[6]
Removing Lhs of wire tmpOE__P4_18_net_0[249] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_129[250] = zero[6]
Removing Lhs of wire tmpOE__P4_17_net_0[256] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_137[257] = zero[6]
Removing Rhs of wire Net_567[262] = cmp_vv_vv_MODGEN_5[263]
Removing Rhs of wire Net_567[262] = \MODULE_8:g1:a0:xlte\[1821]
Removing Rhs of wire Net_575[264] = cmp_vv_vv_MODGEN_6[271]
Removing Rhs of wire Net_575[264] = \MODULE_9:g1:a0:xgte\[1939]
Removing Lhs of wire tmpOE__RP_GPIO_17_net_0[266] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_27_net_0[273] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_2[278] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_1[279] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_0[280] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_22_net_0[282] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire CharClk[287] = cmp_vv_vv_MODGEN_7[288]
Removing Rhs of wire CharClk[287] = \MODULE_10:g1:a0:xeq\[1990]
Removing Rhs of wire CharClk[287] = \MODULE_10:g1:a0:gx:u0:aeqb_1\[1977]
Removing Lhs of wire tmpOE__RP_GPIO_23_net_0[290] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_561_6[295] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_561_5[296] = zero[6]
Removing Lhs of wire Net_561_4[297] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_561_3[298] = zero[6]
Removing Lhs of wire Net_561_2[299] = zero[6]
Removing Lhs of wire Net_561_1[300] = zero[6]
Removing Lhs of wire Net_561_0[301] = zero[6]
Removing Lhs of wire tmpOE__RP_GPIO_24_net_0[303] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire lineClk[308] = cmp_vv_vv_MODGEN_8[309]
Removing Rhs of wire lineClk[308] = \MODULE_11:g1:a0:xeq\[2106]
Removing Rhs of wire lineClk[308] = \MODULE_11:g1:a0:gx:u0:aeqb_1\[2073]
Removing Lhs of wire tmpOE__RP_GPIO_25_net_0[311] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_5_net_0[317] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_444[324] = zero[6]
Removing Lhs of wire Net_442[325] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_9_2\[326] = \CharacterCounter:MODULE_1:g2:a0:s_2\[488]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_9_1\[328] = \CharacterCounter:MODULE_1:g2:a0:s_1\[489]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_9_0\[330] = \CharacterCounter:MODULE_1:g2:a0:s_0\[490]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_23\[371] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_22\[372] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_21\[373] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_20\[374] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_19\[375] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_18\[376] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_17\[377] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_16\[378] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_15\[379] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_14\[380] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_13\[381] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_12\[382] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_11\[383] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_10\[384] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_9\[385] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_8\[386] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_7\[387] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_6\[388] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_5\[389] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_4\[390] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_3\[391] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_2\[392] = \CharacterCounter:MODIN1_2\[393]
Removing Lhs of wire \CharacterCounter:MODIN1_2\[393] = Net_655_2[323]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_1\[394] = \CharacterCounter:MODIN1_1\[395]
Removing Lhs of wire \CharacterCounter:MODIN1_1\[395] = Net_655_1[327]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:a_0\[396] = \CharacterCounter:MODIN1_0\[397]
Removing Lhs of wire \CharacterCounter:MODIN1_0\[397] = Net_655_0[329]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[528] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[529] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_6_net_0[531] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_6\[537] = \HorizontalCounter:MODULE_2:g2:a0:s_6\[703]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_5\[539] = \HorizontalCounter:MODULE_2:g2:a0:s_5\[704]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_4\[541] = \HorizontalCounter:MODULE_2:g2:a0:s_4\[705]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_3\[543] = \HorizontalCounter:MODULE_2:g2:a0:s_3\[706]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_2\[545] = \HorizontalCounter:MODULE_2:g2:a0:s_2\[707]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_1\[547] = \HorizontalCounter:MODULE_2:g2:a0:s_1\[708]
Removing Lhs of wire \HorizontalCounter:add_vi_vv_MODGEN_10_0\[549] = \HorizontalCounter:MODULE_2:g2:a0:s_0\[709]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_23\[590] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_22\[591] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_21\[592] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_20\[593] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_19\[594] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_18\[595] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_17\[596] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_16\[597] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_15\[598] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_14\[599] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_13\[600] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_12\[601] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_11\[602] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_10\[603] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_9\[604] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_8\[605] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_7\[606] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_6\[607] = \HorizontalCounter:MODIN2_6\[608]
Removing Lhs of wire \HorizontalCounter:MODIN2_6\[608] = Net_529_6[536]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_5\[609] = \HorizontalCounter:MODIN2_5\[610]
Removing Lhs of wire \HorizontalCounter:MODIN2_5\[610] = Net_529_5[538]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_4\[611] = \HorizontalCounter:MODIN2_4\[612]
Removing Lhs of wire \HorizontalCounter:MODIN2_4\[612] = Net_529_4[540]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_3\[613] = \HorizontalCounter:MODIN2_3\[614]
Removing Lhs of wire \HorizontalCounter:MODIN2_3\[614] = Net_529_3[542]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_2\[615] = \HorizontalCounter:MODIN2_2\[616]
Removing Lhs of wire \HorizontalCounter:MODIN2_2\[616] = Net_529_2[544]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_1\[617] = \HorizontalCounter:MODIN2_1\[618]
Removing Lhs of wire \HorizontalCounter:MODIN2_1\[618] = Net_529_1[546]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:a_0\[619] = \HorizontalCounter:MODIN2_0\[620]
Removing Lhs of wire \HorizontalCounter:MODIN2_0\[620] = Net_529_0[548]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[747] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[748] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_12_net_0[750] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_6[755] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_5[756] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_4[757] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_3[758] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_2[759] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_1[760] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_552_0[761] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_13_net_0[764] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_9\[771] = \VerticalCounter:MODULE_3:g2:a0:s_9\[940]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_8\[773] = \VerticalCounter:MODULE_3:g2:a0:s_8\[941]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_7\[775] = \VerticalCounter:MODULE_3:g2:a0:s_7\[942]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_6\[777] = \VerticalCounter:MODULE_3:g2:a0:s_6\[943]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_5\[779] = \VerticalCounter:MODULE_3:g2:a0:s_5\[944]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_4\[781] = \VerticalCounter:MODULE_3:g2:a0:s_4\[945]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_3\[783] = \VerticalCounter:MODULE_3:g2:a0:s_3\[946]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_2\[785] = \VerticalCounter:MODULE_3:g2:a0:s_2\[947]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_1\[787] = \VerticalCounter:MODULE_3:g2:a0:s_1\[948]
Removing Lhs of wire \VerticalCounter:add_vi_vv_MODGEN_12_0\[789] = \VerticalCounter:MODULE_3:g2:a0:s_0\[949]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_23\[830] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_22\[831] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_21\[832] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_20\[833] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_19\[834] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_18\[835] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_17\[836] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_16\[837] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_15\[838] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_14\[839] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_13\[840] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_12\[841] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_11\[842] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_10\[843] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_9\[844] = \VerticalCounter:MODIN3_9\[845]
Removing Lhs of wire \VerticalCounter:MODIN3_9\[845] = Net_538_9[770]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_8\[846] = \VerticalCounter:MODIN3_8\[847]
Removing Lhs of wire \VerticalCounter:MODIN3_8\[847] = Net_538_8[772]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_7\[848] = \VerticalCounter:MODIN3_7\[849]
Removing Lhs of wire \VerticalCounter:MODIN3_7\[849] = Net_538_7[774]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_6\[850] = \VerticalCounter:MODIN3_6\[851]
Removing Lhs of wire \VerticalCounter:MODIN3_6\[851] = Net_538_6[776]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_5\[852] = \VerticalCounter:MODIN3_5\[853]
Removing Lhs of wire \VerticalCounter:MODIN3_5\[853] = Net_538_5[778]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_4\[854] = \VerticalCounter:MODIN3_4\[855]
Removing Lhs of wire \VerticalCounter:MODIN3_4\[855] = Net_538_4[780]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_3\[856] = \VerticalCounter:MODIN3_3\[857]
Removing Lhs of wire \VerticalCounter:MODIN3_3\[857] = Net_538_3[782]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_2\[858] = \VerticalCounter:MODIN3_2\[859]
Removing Lhs of wire \VerticalCounter:MODIN3_2\[859] = Net_538_2[784]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_1\[860] = \VerticalCounter:MODIN3_1\[861]
Removing Lhs of wire \VerticalCounter:MODIN3_1\[861] = Net_538_1[786]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:a_0\[862] = \VerticalCounter:MODIN3_0\[863]
Removing Lhs of wire \VerticalCounter:MODIN3_0\[863] = Net_538_0[788]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[987] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[988] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_19_net_0[990] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_16_net_0[996] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_26_net_0[1002] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_20_net_0[1008] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_21_net_0[1014] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_574_6[1019] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_574_5[1020] = zero[6]
Removing Lhs of wire Net_574_4[1021] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_574_3[1022] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_574_2[1023] = zero[6]
Removing Lhs of wire Net_574_1[1024] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_574_0[1025] = zero[6]
Removing Lhs of wire Net_565_6[1026] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_565_5[1027] = zero[6]
Removing Lhs of wire Net_565_4[1028] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_565_3[1029] = zero[6]
Removing Lhs of wire Net_565_2[1030] = zero[6]
Removing Lhs of wire Net_565_1[1031] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_565_0[1032] = zero[6]
Removing Lhs of wire Net_593_9[1033] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_593_8[1034] = zero[6]
Removing Lhs of wire Net_593_7[1035] = zero[6]
Removing Lhs of wire Net_593_6[1036] = zero[6]
Removing Lhs of wire Net_593_5[1037] = zero[6]
Removing Lhs of wire Net_593_4[1038] = zero[6]
Removing Lhs of wire Net_593_3[1039] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_593_2[1040] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_593_1[1041] = zero[6]
Removing Lhs of wire Net_593_0[1042] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \ILO_Trim_1:Net_23\[1049] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \ILO_Trim_1:Net_24\[1052] = zero[6]
Removing Lhs of wire \ILO_Trim_1:Net_74\[1057] = \ILO_Trim_1:Net_290\[1053]
Removing Lhs of wire \MODULE_4:g1:a0:newa_9\[1061] = Net_538_9[770]
Removing Lhs of wire MODIN4_9[1062] = Net_538_9[770]
Removing Lhs of wire \MODULE_4:g1:a0:newa_8\[1063] = Net_538_8[772]
Removing Lhs of wire MODIN4_8[1064] = Net_538_8[772]
Removing Lhs of wire \MODULE_4:g1:a0:newa_7\[1065] = Net_538_7[774]
Removing Lhs of wire MODIN4_7[1066] = Net_538_7[774]
Removing Lhs of wire \MODULE_4:g1:a0:newa_6\[1067] = Net_538_6[776]
Removing Lhs of wire MODIN4_6[1068] = Net_538_6[776]
Removing Lhs of wire \MODULE_4:g1:a0:newa_5\[1069] = Net_538_5[778]
Removing Lhs of wire MODIN4_5[1070] = Net_538_5[778]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[1071] = Net_538_4[780]
Removing Lhs of wire MODIN4_4[1072] = Net_538_4[780]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[1073] = Net_538_3[782]
Removing Lhs of wire MODIN4_3[1074] = Net_538_3[782]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[1075] = Net_538_2[784]
Removing Lhs of wire MODIN4_2[1076] = Net_538_2[784]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1077] = Net_538_1[786]
Removing Lhs of wire MODIN4_1[1078] = Net_538_1[786]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1079] = Net_538_0[788]
Removing Lhs of wire MODIN4_0[1080] = Net_538_0[788]
Removing Lhs of wire \MODULE_4:g1:a0:newb_9\[1081] = MODIN5_9[1082]
Removing Lhs of wire MODIN5_9[1082] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_8\[1083] = MODIN5_8[1084]
Removing Lhs of wire MODIN5_8[1084] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_7\[1085] = MODIN5_7[1086]
Removing Lhs of wire MODIN5_7[1086] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_6\[1087] = MODIN5_6[1088]
Removing Lhs of wire MODIN5_6[1088] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_5\[1089] = MODIN5_5[1090]
Removing Lhs of wire MODIN5_5[1090] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[1091] = MODIN5_4[1092]
Removing Lhs of wire MODIN5_4[1092] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[1093] = MODIN5_3[1094]
Removing Lhs of wire MODIN5_3[1094] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[1095] = MODIN5_2[1096]
Removing Lhs of wire MODIN5_2[1096] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1097] = MODIN5_1[1098]
Removing Lhs of wire MODIN5_1[1098] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1099] = MODIN5_0[1100]
Removing Lhs of wire MODIN5_0[1100] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_9\[1101] = Net_538_9[770]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_8\[1102] = Net_538_8[772]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_7\[1103] = Net_538_7[774]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_6\[1104] = Net_538_6[776]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_5\[1105] = Net_538_5[778]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[1106] = Net_538_4[780]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[1107] = Net_538_3[782]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[1108] = Net_538_2[784]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1109] = Net_538_1[786]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1110] = Net_538_0[788]
Removing Lhs of wire \MODULE_4:g1:a0:datab_9\[1111] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_8\[1112] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_7\[1113] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_6\[1114] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_5\[1115] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[1116] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[1117] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[1118] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1119] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1120] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_9\[1121] = Net_538_9[770]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_8\[1122] = Net_538_8[772]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_7\[1123] = Net_538_7[774]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_6\[1124] = Net_538_6[776]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_5\[1125] = Net_538_5[778]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[1126] = Net_538_4[780]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[1127] = Net_538_3[782]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[1128] = Net_538_2[784]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1129] = Net_538_1[786]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1130] = Net_538_0[788]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_9\[1131] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_8\[1132] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_7\[1133] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_6\[1134] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_5\[1135] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[1136] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[1137] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[1138] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1139] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1140] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1152] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1150]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:albi_4\[1167] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:agbi_4\[1168] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newa_9\[1224] = Net_538_9[770]
Removing Lhs of wire MODIN6_9[1225] = Net_538_9[770]
Removing Lhs of wire \MODULE_5:g1:a0:newa_8\[1226] = Net_538_8[772]
Removing Lhs of wire MODIN6_8[1227] = Net_538_8[772]
Removing Lhs of wire \MODULE_5:g1:a0:newa_7\[1228] = Net_538_7[774]
Removing Lhs of wire MODIN6_7[1229] = Net_538_7[774]
Removing Lhs of wire \MODULE_5:g1:a0:newa_6\[1230] = Net_538_6[776]
Removing Lhs of wire MODIN6_6[1231] = Net_538_6[776]
Removing Lhs of wire \MODULE_5:g1:a0:newa_5\[1232] = Net_538_5[778]
Removing Lhs of wire MODIN6_5[1233] = Net_538_5[778]
Removing Lhs of wire \MODULE_5:g1:a0:newa_4\[1234] = Net_538_4[780]
Removing Lhs of wire MODIN6_4[1235] = Net_538_4[780]
Removing Lhs of wire \MODULE_5:g1:a0:newa_3\[1236] = Net_538_3[782]
Removing Lhs of wire MODIN6_3[1237] = Net_538_3[782]
Removing Lhs of wire \MODULE_5:g1:a0:newa_2\[1238] = Net_538_2[784]
Removing Lhs of wire MODIN6_2[1239] = Net_538_2[784]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[1240] = Net_538_1[786]
Removing Lhs of wire MODIN6_1[1241] = Net_538_1[786]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[1242] = Net_538_0[788]
Removing Lhs of wire MODIN6_0[1243] = Net_538_0[788]
Removing Lhs of wire \MODULE_5:g1:a0:newb_9\[1244] = MODIN7_9[1245]
Removing Lhs of wire MODIN7_9[1245] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:newb_8\[1246] = MODIN7_8[1247]
Removing Lhs of wire MODIN7_8[1247] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_7\[1248] = MODIN7_7[1249]
Removing Lhs of wire MODIN7_7[1249] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_6\[1250] = MODIN7_6[1251]
Removing Lhs of wire MODIN7_6[1251] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_5\[1252] = MODIN7_5[1253]
Removing Lhs of wire MODIN7_5[1253] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_4\[1254] = MODIN7_4[1255]
Removing Lhs of wire MODIN7_4[1255] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_3\[1256] = MODIN7_3[1257]
Removing Lhs of wire MODIN7_3[1257] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:newb_2\[1258] = MODIN7_2[1259]
Removing Lhs of wire MODIN7_2[1259] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[1260] = MODIN7_1[1261]
Removing Lhs of wire MODIN7_1[1261] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[1262] = MODIN7_0[1263]
Removing Lhs of wire MODIN7_0[1263] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_9\[1264] = Net_538_9[770]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_8\[1265] = Net_538_8[772]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_7\[1266] = Net_538_7[774]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_6\[1267] = Net_538_6[776]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_5\[1268] = Net_538_5[778]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_4\[1269] = Net_538_4[780]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_3\[1270] = Net_538_3[782]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_2\[1271] = Net_538_2[784]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[1272] = Net_538_1[786]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[1273] = Net_538_0[788]
Removing Lhs of wire \MODULE_5:g1:a0:datab_9\[1274] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:datab_8\[1275] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_7\[1276] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_6\[1277] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_5\[1278] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_4\[1279] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_3\[1280] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:datab_2\[1281] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[1282] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[1283] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_9\[1284] = Net_538_9[770]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_8\[1285] = Net_538_8[772]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_7\[1286] = Net_538_7[774]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_6\[1287] = Net_538_6[776]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_5\[1288] = Net_538_5[778]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_4\[1289] = Net_538_4[780]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_3\[1290] = Net_538_3[782]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_2\[1291] = Net_538_2[784]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[1292] = Net_538_1[786]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[1293] = Net_538_0[788]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_9\[1294] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_8\[1295] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_7\[1296] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_6\[1297] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_5\[1298] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_4\[1299] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_3\[1300] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_2\[1301] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[1302] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[1303] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[1315] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[1313]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:albi_4\[1330] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:agbi_4\[1331] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newa_9\[1387] = Net_538_9[770]
Removing Lhs of wire MODIN8_9[1388] = Net_538_9[770]
Removing Lhs of wire \MODULE_6:g1:a0:newa_8\[1389] = Net_538_8[772]
Removing Lhs of wire MODIN8_8[1390] = Net_538_8[772]
Removing Lhs of wire \MODULE_6:g1:a0:newa_7\[1391] = Net_538_7[774]
Removing Lhs of wire MODIN8_7[1392] = Net_538_7[774]
Removing Lhs of wire \MODULE_6:g1:a0:newa_6\[1393] = Net_538_6[776]
Removing Lhs of wire MODIN8_6[1394] = Net_538_6[776]
Removing Lhs of wire \MODULE_6:g1:a0:newa_5\[1395] = Net_538_5[778]
Removing Lhs of wire MODIN8_5[1396] = Net_538_5[778]
Removing Lhs of wire \MODULE_6:g1:a0:newa_4\[1397] = Net_538_4[780]
Removing Lhs of wire MODIN8_4[1398] = Net_538_4[780]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[1399] = Net_538_3[782]
Removing Lhs of wire MODIN8_3[1400] = Net_538_3[782]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[1401] = Net_538_2[784]
Removing Lhs of wire MODIN8_2[1402] = Net_538_2[784]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1403] = Net_538_1[786]
Removing Lhs of wire MODIN8_1[1404] = Net_538_1[786]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1405] = Net_538_0[788]
Removing Lhs of wire MODIN8_0[1406] = Net_538_0[788]
Removing Lhs of wire \MODULE_6:g1:a0:newb_9\[1407] = MODIN9_9[1408]
Removing Lhs of wire MODIN9_9[1408] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_8\[1409] = MODIN9_8[1410]
Removing Lhs of wire MODIN9_8[1410] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_7\[1411] = MODIN9_7[1412]
Removing Lhs of wire MODIN9_7[1412] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_6\[1413] = MODIN9_6[1414]
Removing Lhs of wire MODIN9_6[1414] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_5\[1415] = MODIN9_5[1416]
Removing Lhs of wire MODIN9_5[1416] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_4\[1417] = MODIN9_4[1418]
Removing Lhs of wire MODIN9_4[1418] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[1419] = MODIN9_3[1420]
Removing Lhs of wire MODIN9_3[1420] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[1421] = MODIN9_2[1422]
Removing Lhs of wire MODIN9_2[1422] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1423] = MODIN9_1[1424]
Removing Lhs of wire MODIN9_1[1424] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1425] = MODIN9_0[1426]
Removing Lhs of wire MODIN9_0[1426] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_9\[1427] = Net_538_9[770]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_8\[1428] = Net_538_8[772]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_7\[1429] = Net_538_7[774]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_6\[1430] = Net_538_6[776]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_5\[1431] = Net_538_5[778]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_4\[1432] = Net_538_4[780]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[1433] = Net_538_3[782]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[1434] = Net_538_2[784]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1435] = Net_538_1[786]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1436] = Net_538_0[788]
Removing Lhs of wire \MODULE_6:g1:a0:datab_9\[1437] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_8\[1438] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_7\[1439] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_6\[1440] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_5\[1441] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_4\[1442] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[1443] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[1444] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1445] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1446] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_9\[1447] = Net_538_9[770]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_8\[1448] = Net_538_8[772]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_7\[1449] = Net_538_7[774]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_6\[1450] = Net_538_6[776]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_5\[1451] = Net_538_5[778]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_4\[1452] = Net_538_4[780]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[1453] = Net_538_3[782]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[1454] = Net_538_2[784]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1455] = Net_538_1[786]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1456] = Net_538_0[788]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_9\[1457] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_8\[1458] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_7\[1459] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_6\[1460] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_5\[1461] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_4\[1462] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[1463] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[1464] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1465] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1466] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[1477] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1478] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1476]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_8\[1489] = \MODULE_6:g1:a0:gx:u0:xnor_array_8\[1468]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_1\[1491] = \MODULE_6:g1:a0:gx:u0:eq_9\[1490]
Removing Lhs of wire \MODULE_7:g1:a0:newa_9\[1550] = Net_538_9[770]
Removing Lhs of wire MODIN10_9[1551] = Net_538_9[770]
Removing Lhs of wire \MODULE_7:g1:a0:newa_8\[1552] = Net_538_8[772]
Removing Lhs of wire MODIN10_8[1553] = Net_538_8[772]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[1554] = Net_538_7[774]
Removing Lhs of wire MODIN10_7[1555] = Net_538_7[774]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1556] = Net_538_6[776]
Removing Lhs of wire MODIN10_6[1557] = Net_538_6[776]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[1558] = Net_538_5[778]
Removing Lhs of wire MODIN10_5[1559] = Net_538_5[778]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[1560] = Net_538_4[780]
Removing Lhs of wire MODIN10_4[1561] = Net_538_4[780]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[1562] = Net_538_3[782]
Removing Lhs of wire MODIN10_3[1563] = Net_538_3[782]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[1564] = Net_538_2[784]
Removing Lhs of wire MODIN10_2[1565] = Net_538_2[784]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1566] = Net_538_1[786]
Removing Lhs of wire MODIN10_1[1567] = Net_538_1[786]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1568] = Net_538_0[788]
Removing Lhs of wire MODIN10_0[1569] = Net_538_0[788]
Removing Lhs of wire \MODULE_7:g1:a0:newb_9\[1570] = MODIN11_9[1571]
Removing Lhs of wire MODIN11_9[1571] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_8\[1572] = MODIN11_8[1573]
Removing Lhs of wire MODIN11_8[1573] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[1574] = MODIN11_7[1575]
Removing Lhs of wire MODIN11_7[1575] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[1576] = MODIN11_6[1577]
Removing Lhs of wire MODIN11_6[1577] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[1578] = MODIN11_5[1579]
Removing Lhs of wire MODIN11_5[1579] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[1580] = MODIN11_4[1581]
Removing Lhs of wire MODIN11_4[1581] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[1582] = MODIN11_3[1583]
Removing Lhs of wire MODIN11_3[1583] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[1584] = MODIN11_2[1585]
Removing Lhs of wire MODIN11_2[1585] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1586] = MODIN11_1[1587]
Removing Lhs of wire MODIN11_1[1587] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1588] = MODIN11_0[1589]
Removing Lhs of wire MODIN11_0[1589] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_9\[1590] = Net_538_9[770]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_8\[1591] = Net_538_8[772]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[1592] = Net_538_7[774]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[1593] = Net_538_6[776]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1594] = Net_538_5[778]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1595] = Net_538_4[780]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1596] = Net_538_3[782]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1597] = Net_538_2[784]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1598] = Net_538_1[786]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1599] = Net_538_0[788]
Removing Lhs of wire \MODULE_7:g1:a0:datab_9\[1600] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_8\[1601] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[1602] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1603] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1604] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1605] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1606] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1607] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1608] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1609] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_9\[1610] = Net_538_9[770]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_8\[1611] = Net_538_8[772]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[1612] = Net_538_7[774]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1613] = Net_538_6[776]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1614] = Net_538_5[778]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1615] = Net_538_4[780]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1616] = Net_538_3[782]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1617] = Net_538_2[784]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1618] = Net_538_1[786]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1619] = Net_538_0[788]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_9\[1620] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_8\[1621] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[1622] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1623] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1624] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1625] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1626] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1627] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1628] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1629] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1641] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1639]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:albi_4\[1656] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:agbi_4\[1657] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newa_6\[1713] = Net_529_6[536]
Removing Lhs of wire MODIN12_6[1714] = Net_529_6[536]
Removing Lhs of wire \MODULE_8:g1:a0:newa_5\[1715] = Net_529_5[538]
Removing Lhs of wire MODIN12_5[1716] = Net_529_5[538]
Removing Lhs of wire \MODULE_8:g1:a0:newa_4\[1717] = Net_529_4[540]
Removing Lhs of wire MODIN12_4[1718] = Net_529_4[540]
Removing Lhs of wire \MODULE_8:g1:a0:newa_3\[1719] = Net_529_3[542]
Removing Lhs of wire MODIN12_3[1720] = Net_529_3[542]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[1721] = Net_529_2[544]
Removing Lhs of wire MODIN12_2[1722] = Net_529_2[544]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[1723] = Net_529_1[546]
Removing Lhs of wire MODIN12_1[1724] = Net_529_1[546]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[1725] = Net_529_0[548]
Removing Lhs of wire MODIN12_0[1726] = Net_529_0[548]
Removing Lhs of wire \MODULE_8:g1:a0:newb_6\[1727] = MODIN13_6[1728]
Removing Lhs of wire MODIN13_6[1728] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_5\[1729] = MODIN13_5[1730]
Removing Lhs of wire MODIN13_5[1730] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_4\[1731] = MODIN13_4[1732]
Removing Lhs of wire MODIN13_4[1732] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_3\[1733] = MODIN13_3[1734]
Removing Lhs of wire MODIN13_3[1734] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[1735] = MODIN13_2[1736]
Removing Lhs of wire MODIN13_2[1736] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[1737] = MODIN13_1[1738]
Removing Lhs of wire MODIN13_1[1738] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[1739] = MODIN13_0[1740]
Removing Lhs of wire MODIN13_0[1740] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_6\[1741] = Net_529_6[536]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_5\[1742] = Net_529_5[538]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_4\[1743] = Net_529_4[540]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_3\[1744] = Net_529_3[542]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[1745] = Net_529_2[544]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[1746] = Net_529_1[546]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[1747] = Net_529_0[548]
Removing Lhs of wire \MODULE_8:g1:a0:datab_6\[1748] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_5\[1749] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_4\[1750] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_3\[1751] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[1752] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[1753] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[1754] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_6\[1755] = Net_529_6[536]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_5\[1756] = Net_529_5[538]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_4\[1757] = Net_529_4[540]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_3\[1758] = Net_529_3[542]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[1759] = Net_529_2[544]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[1760] = Net_529_1[546]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[1761] = Net_529_0[548]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_6\[1762] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_5\[1763] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_4\[1764] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_3\[1765] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[1766] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[1767] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[1768] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:albi_3\[1786] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:agbi_3\[1787] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:lti_2\[1790] = \MODULE_8:g1:a0:gx:u0:lt_6\[1788]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:gti_2\[1791] = \MODULE_8:g1:a0:gx:u0:gt_6\[1789]
Removing Lhs of wire \MODULE_9:g1:a0:newa_6\[1829] = Net_529_6[536]
Removing Lhs of wire MODIN14_6[1830] = Net_529_6[536]
Removing Lhs of wire \MODULE_9:g1:a0:newa_5\[1831] = Net_529_5[538]
Removing Lhs of wire MODIN14_5[1832] = Net_529_5[538]
Removing Lhs of wire \MODULE_9:g1:a0:newa_4\[1833] = Net_529_4[540]
Removing Lhs of wire MODIN14_4[1834] = Net_529_4[540]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[1835] = Net_529_3[542]
Removing Lhs of wire MODIN14_3[1836] = Net_529_3[542]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[1837] = Net_529_2[544]
Removing Lhs of wire MODIN14_2[1838] = Net_529_2[544]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[1839] = Net_529_1[546]
Removing Lhs of wire MODIN14_1[1840] = Net_529_1[546]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[1841] = Net_529_0[548]
Removing Lhs of wire MODIN14_0[1842] = Net_529_0[548]
Removing Lhs of wire \MODULE_9:g1:a0:newb_6\[1843] = MODIN15_6[1844]
Removing Lhs of wire MODIN15_6[1844] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_5\[1845] = MODIN15_5[1846]
Removing Lhs of wire MODIN15_5[1846] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_4\[1847] = MODIN15_4[1848]
Removing Lhs of wire MODIN15_4[1848] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[1849] = MODIN15_3[1850]
Removing Lhs of wire MODIN15_3[1850] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[1851] = MODIN15_2[1852]
Removing Lhs of wire MODIN15_2[1852] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[1853] = MODIN15_1[1854]
Removing Lhs of wire MODIN15_1[1854] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[1855] = MODIN15_0[1856]
Removing Lhs of wire MODIN15_0[1856] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_6\[1857] = Net_529_6[536]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_5\[1858] = Net_529_5[538]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_4\[1859] = Net_529_4[540]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[1860] = Net_529_3[542]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[1861] = Net_529_2[544]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[1862] = Net_529_1[546]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[1863] = Net_529_0[548]
Removing Lhs of wire \MODULE_9:g1:a0:datab_6\[1864] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_5\[1865] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_4\[1866] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[1867] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[1868] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[1869] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[1870] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_6\[1871] = Net_529_6[536]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_5\[1872] = Net_529_5[538]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_4\[1873] = Net_529_4[540]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[1874] = Net_529_3[542]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[1875] = Net_529_2[544]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[1876] = Net_529_1[546]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[1877] = Net_529_0[548]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_6\[1878] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_5\[1879] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_4\[1880] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[1881] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[1882] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[1883] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[1884] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:albi_3\[1902] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:agbi_3\[1903] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:lti_2\[1906] = \MODULE_9:g1:a0:gx:u0:lt_6\[1904]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gti_2\[1907] = \MODULE_9:g1:a0:gx:u0:gt_6\[1905]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[1945] = Net_655_2[323]
Removing Lhs of wire MODIN16_2[1946] = Net_655_2[323]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[1947] = Net_655_1[327]
Removing Lhs of wire MODIN16_1[1948] = Net_655_1[327]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[1949] = Net_655_0[329]
Removing Lhs of wire MODIN16_0[1950] = Net_655_0[329]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[1951] = MODIN17_2[1952]
Removing Lhs of wire MODIN17_2[1952] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[1953] = MODIN17_1[1954]
Removing Lhs of wire MODIN17_1[1954] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[1955] = MODIN17_0[1956]
Removing Lhs of wire MODIN17_0[1956] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[1957] = Net_655_2[323]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[1958] = Net_655_1[327]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[1959] = Net_655_0[329]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[1960] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[1961] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[1962] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[1963] = Net_655_2[323]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[1964] = Net_655_1[327]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[1965] = Net_655_0[329]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[1966] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[1967] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[1968] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:aeqb_0\[1972] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eq_0\[1973] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[1971]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eqi_0\[1976] = \MODULE_10:g1:a0:gx:u0:eq_2\[1975]
Removing Lhs of wire \MODULE_11:g1:a0:newa_6\[2001] = Net_529_6[536]
Removing Lhs of wire MODIN18_6[2002] = Net_529_6[536]
Removing Lhs of wire \MODULE_11:g1:a0:newa_5\[2003] = Net_529_5[538]
Removing Lhs of wire MODIN18_5[2004] = Net_529_5[538]
Removing Lhs of wire \MODULE_11:g1:a0:newa_4\[2005] = Net_529_4[540]
Removing Lhs of wire MODIN18_4[2006] = Net_529_4[540]
Removing Lhs of wire \MODULE_11:g1:a0:newa_3\[2007] = Net_529_3[542]
Removing Lhs of wire MODIN18_3[2008] = Net_529_3[542]
Removing Lhs of wire \MODULE_11:g1:a0:newa_2\[2009] = Net_529_2[544]
Removing Lhs of wire MODIN18_2[2010] = Net_529_2[544]
Removing Lhs of wire \MODULE_11:g1:a0:newa_1\[2011] = Net_529_1[546]
Removing Lhs of wire MODIN18_1[2012] = Net_529_1[546]
Removing Lhs of wire \MODULE_11:g1:a0:newa_0\[2013] = Net_529_0[548]
Removing Lhs of wire MODIN18_0[2014] = Net_529_0[548]
Removing Lhs of wire \MODULE_11:g1:a0:newb_6\[2015] = MODIN19_6[2016]
Removing Lhs of wire MODIN19_6[2016] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_5\[2017] = MODIN19_5[2018]
Removing Lhs of wire MODIN19_5[2018] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_4\[2019] = MODIN19_4[2020]
Removing Lhs of wire MODIN19_4[2020] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_3\[2021] = MODIN19_3[2022]
Removing Lhs of wire MODIN19_3[2022] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_2\[2023] = MODIN19_2[2024]
Removing Lhs of wire MODIN19_2[2024] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_1\[2025] = MODIN19_1[2026]
Removing Lhs of wire MODIN19_1[2026] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_0\[2027] = MODIN19_0[2028]
Removing Lhs of wire MODIN19_0[2028] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_6\[2029] = Net_529_6[536]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_5\[2030] = Net_529_5[538]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_4\[2031] = Net_529_4[540]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_3\[2032] = Net_529_3[542]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_2\[2033] = Net_529_2[544]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_1\[2034] = Net_529_1[546]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_0\[2035] = Net_529_0[548]
Removing Lhs of wire \MODULE_11:g1:a0:datab_6\[2036] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_5\[2037] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_4\[2038] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_3\[2039] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_2\[2040] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_1\[2041] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_0\[2042] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_6\[2043] = Net_529_6[536]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_5\[2044] = Net_529_5[538]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_4\[2045] = Net_529_4[540]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_3\[2046] = Net_529_3[542]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_2\[2047] = Net_529_2[544]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_1\[2048] = Net_529_1[546]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_0\[2049] = Net_529_0[548]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_6\[2050] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_5\[2051] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_4\[2052] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_3\[2053] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_2\[2054] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_1\[2055] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_0\[2056] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:aeqb_0\[2064] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:eq_0\[2065] = \MODULE_11:g1:a0:gx:u0:xnor_array_0\[2063]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:eqi_0\[2072] = \MODULE_11:g1:a0:gx:u0:eq_6\[2071]
Removing Lhs of wire \MODULE_12:g1:a0:newa_6\[2117] = Net_529_6[536]
Removing Lhs of wire MODIN20_6[2118] = Net_529_6[536]
Removing Lhs of wire \MODULE_12:g1:a0:newa_5\[2119] = Net_529_5[538]
Removing Lhs of wire MODIN20_5[2120] = Net_529_5[538]
Removing Lhs of wire \MODULE_12:g1:a0:newa_4\[2121] = Net_529_4[540]
Removing Lhs of wire MODIN20_4[2122] = Net_529_4[540]
Removing Lhs of wire \MODULE_12:g1:a0:newa_3\[2123] = Net_529_3[542]
Removing Lhs of wire MODIN20_3[2124] = Net_529_3[542]
Removing Lhs of wire \MODULE_12:g1:a0:newa_2\[2125] = Net_529_2[544]
Removing Lhs of wire MODIN20_2[2126] = Net_529_2[544]
Removing Lhs of wire \MODULE_12:g1:a0:newa_1\[2127] = Net_529_1[546]
Removing Lhs of wire MODIN20_1[2128] = Net_529_1[546]
Removing Lhs of wire \MODULE_12:g1:a0:newa_0\[2129] = Net_529_0[548]
Removing Lhs of wire MODIN20_0[2130] = Net_529_0[548]
Removing Lhs of wire \MODULE_12:g1:a0:newb_6\[2131] = MODIN21_6[2132]
Removing Lhs of wire MODIN21_6[2132] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_5\[2133] = MODIN21_5[2134]
Removing Lhs of wire MODIN21_5[2134] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_4\[2135] = MODIN21_4[2136]
Removing Lhs of wire MODIN21_4[2136] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_3\[2137] = MODIN21_3[2138]
Removing Lhs of wire MODIN21_3[2138] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_2\[2139] = MODIN21_2[2140]
Removing Lhs of wire MODIN21_2[2140] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_1\[2141] = MODIN21_1[2142]
Removing Lhs of wire MODIN21_1[2142] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_0\[2143] = MODIN21_0[2144]
Removing Lhs of wire MODIN21_0[2144] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_6\[2145] = Net_529_6[536]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_5\[2146] = Net_529_5[538]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_4\[2147] = Net_529_4[540]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_3\[2148] = Net_529_3[542]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_2\[2149] = Net_529_2[544]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_1\[2150] = Net_529_1[546]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_0\[2151] = Net_529_0[548]
Removing Lhs of wire \MODULE_12:g1:a0:datab_6\[2152] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_5\[2153] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_4\[2154] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_3\[2155] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_2\[2156] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_1\[2157] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_0\[2158] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_6\[2159] = Net_529_6[536]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_5\[2160] = Net_529_5[538]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_4\[2161] = Net_529_4[540]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_3\[2162] = Net_529_3[542]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_2\[2163] = Net_529_2[544]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_1\[2164] = Net_529_1[546]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_0\[2165] = Net_529_0[548]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_6\[2166] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_5\[2167] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_4\[2168] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_3\[2169] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_2\[2170] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_1\[2171] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_0\[2172] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:albi_3\[2190] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:agbi_3\[2191] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lti_2\[2194] = \MODULE_12:g1:a0:gx:u0:lt_6\[2192]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gti_2\[2195] = \MODULE_12:g1:a0:gx:u0:gt_6\[2193]

------------------------------------------------------
Aliased 0 equations, 887 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED5_4_net_0' (cost = 0):
tmpOE__LED5_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_6:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_655_0);

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:s_0\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:s_0\ <= (not Net_655_0);

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_529_0);

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_0\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:s_0\ <= (not Net_529_0);

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_538_8 and \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_8\' (cost = 2):
\VerticalCounter:MODULE_3:g2:a0:s_8\ <= ((not \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_538_8)
	OR (not Net_538_8 and \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_538_0);

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_0\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:s_0\ <= (not Net_538_0);

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_538_9 and Net_538_8 and \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for 'CUBEtmp0' (cost = 32):
CUBEtmp0 <= ((not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_600)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_601)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and Net_602)
	OR (not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_602)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and Net_603)
	OR (not Net_602 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_603)
	OR (not Net_601 and not Net_604 and not Net_605 and Net_600 and Net_602 and Net_603)
	OR (not Net_600 and not Net_604 and not Net_605 and Net_601 and Net_602 and Net_603)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and Net_604)
	OR (not Net_602 and not Net_603 and not Net_605 and Net_600 and Net_601 and Net_604)
	OR (not Net_601 and not Net_603 and not Net_605 and Net_600 and Net_602 and Net_604)
	OR (not Net_600 and not Net_603 and not Net_605 and Net_601 and Net_602 and Net_604)
	OR (not Net_601 and not Net_602 and not Net_605 and Net_600 and Net_603 and Net_604)
	OR (not Net_600 and not Net_602 and not Net_605 and Net_601 and Net_603 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_605 and Net_602 and Net_603 and Net_604)
	OR (not Net_605 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and Net_605)
	OR (not Net_602 and not Net_603 and not Net_604 and Net_600 and Net_601 and Net_605)
	OR (not Net_601 and not Net_603 and not Net_604 and Net_600 and Net_602 and Net_605)
	OR (not Net_600 and not Net_603 and not Net_604 and Net_601 and Net_602 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_604 and Net_600 and Net_603 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_604 and Net_601 and Net_603 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_604 and Net_602 and Net_603 and Net_605)
	OR (not Net_604 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_603 and Net_600 and Net_604 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_603 and Net_601 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_603 and Net_602 and Net_604 and Net_605)
	OR (not Net_603 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_602 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605)
	OR (not Net_601 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605)
	OR Net_606);

Note:  Expanding virtual equation for 'CUBEtmp1' (cost = 32):
CUBEtmp1 <= ((not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_609)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_610)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and Net_611)
	OR (not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_611)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and Net_612)
	OR (not Net_611 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_612)
	OR (not Net_610 and not Net_613 and not Net_614 and Net_609 and Net_611 and Net_612)
	OR (not Net_609 and not Net_613 and not Net_614 and Net_610 and Net_611 and Net_612)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and Net_613)
	OR (not Net_611 and not Net_612 and not Net_614 and Net_609 and Net_610 and Net_613)
	OR (not Net_610 and not Net_612 and not Net_614 and Net_609 and Net_611 and Net_613)
	OR (not Net_609 and not Net_612 and not Net_614 and Net_610 and Net_611 and Net_613)
	OR (not Net_610 and not Net_611 and not Net_614 and Net_609 and Net_612 and Net_613)
	OR (not Net_609 and not Net_611 and not Net_614 and Net_610 and Net_612 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_614 and Net_611 and Net_612 and Net_613)
	OR (not Net_614 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and Net_614)
	OR (not Net_611 and not Net_612 and not Net_613 and Net_609 and Net_610 and Net_614)
	OR (not Net_610 and not Net_612 and not Net_613 and Net_609 and Net_611 and Net_614)
	OR (not Net_609 and not Net_612 and not Net_613 and Net_610 and Net_611 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_613 and Net_609 and Net_612 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_613 and Net_610 and Net_612 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_613 and Net_611 and Net_612 and Net_614)
	OR (not Net_613 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_612 and Net_609 and Net_613 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_612 and Net_610 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_612 and Net_611 and Net_613 and Net_614)
	OR (not Net_612 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_611 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614)
	OR (not Net_610 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614)
	OR Net_615);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_8\ <= (not Net_538_8);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= (not Net_538_7);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_6\ <= (not Net_538_6);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= (not Net_538_5);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= (not Net_538_4);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= (Net_538_3);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (Net_538_2);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (not Net_538_1);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (Net_538_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_538_1 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_6\ <= ((not Net_538_6 and not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:albi_3\ <= (\MODULE_4:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:agbi_3\ <= (\MODULE_4:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_6\ <= (Net_538_6);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_7\ <= (Net_538_6
	OR Net_538_7);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_2\)
	OR \MODULE_4:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR \MODULE_4:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_3\ <= (not Net_538_3);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_538_4 and not Net_538_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_4\ <= (Net_538_4);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:lti_1\)
	OR \MODULE_4:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and \MODULE_4:g1:a0:gx:u0:gti_1\)
	OR \MODULE_4:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_0\ <= (not Net_538_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_1\ <= (Net_538_1);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_8\ <= (not Net_538_8);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= (not Net_538_7);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_6\ <= (not Net_538_6);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= (not Net_538_5);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= (not Net_538_4);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_3\ <= (Net_538_3);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= (Net_538_2);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= (not Net_538_1);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= (Net_538_0);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_2\ <= ((not Net_538_1 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_3\ <= ((not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_4\ <= ((not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_5\ <= ((not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_6\ <= ((not Net_538_6 and not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:albi_3\ <= (\MODULE_5:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:agbi_3\ <= (\MODULE_5:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:gt_6\ <= (Net_538_6);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_7\ <= (Net_538_6
	OR Net_538_7);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_5:g1:a0:gx:u0:gti_3\ and \MODULE_5:g1:a0:gx:u0:lti_2\)
	OR \MODULE_5:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_5:g1:a0:gx:u0:lti_3\ and \MODULE_5:g1:a0:gx:u0:gti_2\)
	OR \MODULE_5:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:lt_3\ <= (not Net_538_3);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_538_4 and not Net_538_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:gt_4\ <= (Net_538_4);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_5:g1:a0:gx:u0:gti_3\ and not \MODULE_5:g1:a0:gx:u0:gti_2\ and \MODULE_5:g1:a0:gx:u0:lti_1\)
	OR \MODULE_5:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_5:g1:a0:gx:u0:gti_3\ and \MODULE_5:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_5:g1:a0:gx:u0:lti_3\ and not \MODULE_5:g1:a0:gx:u0:lti_2\ and \MODULE_5:g1:a0:gx:u0:gti_1\)
	OR \MODULE_5:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_5:g1:a0:gx:u0:lti_3\ and \MODULE_5:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:lt_0\ <= (not Net_538_0);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:gt_1\ <= (Net_538_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_9\ <= (Net_538_9);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_8\ <= (not Net_538_8);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= (not Net_538_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_6\ <= (not Net_538_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= (not Net_538_5);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= (not Net_538_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= (Net_538_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (Net_538_2);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_538_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (Net_538_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_538_1 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_4\ <= ((not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_6\ <= ((not Net_538_6 and not Net_538_5 and not Net_538_4 and not Net_538_1 and Net_538_3 and Net_538_2 and Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_6\ <= (Net_538_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_7\ <= (Net_538_6
	OR Net_538_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_3\ <= (not Net_538_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_538_4 and not Net_538_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_4\ <= (Net_538_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_0\ <= (not Net_538_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= (Net_538_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_8\ <= (Net_538_8);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= (Net_538_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= (Net_538_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= (Net_538_5);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= (not Net_538_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= (not Net_538_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= (not Net_538_2);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (not Net_538_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (not Net_538_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_538_2 and not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_538_3 and not Net_538_2 and not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_538_4 and not Net_538_3 and not Net_538_2 and not Net_538_1 and not Net_538_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_538_4 and not Net_538_3 and not Net_538_2 and not Net_538_1 and not Net_538_0 and Net_538_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_538_4 and not Net_538_3 and not Net_538_2 and not Net_538_1 and not Net_538_0 and Net_538_6 and Net_538_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:albi_3\ <= (\MODULE_7:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:agbi_3\ <= (\MODULE_7:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_6\ <= (not Net_538_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_7\ <= (not Net_538_6
	OR not Net_538_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR \MODULE_7:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= (Net_538_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= (Net_538_3
	OR Net_538_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and \MODULE_7:g1:a0:gx:u0:lti_1\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR \MODULE_7:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= (Net_538_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= (Net_538_0
	OR Net_538_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= (not Net_529_5);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= (Net_529_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= (not Net_529_2);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_529_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_6\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:albi_2\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_3\ <= (not Net_529_3);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_4\ <= (not Net_529_3
	OR not Net_529_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:albi_1\ <= (\MODULE_8:g1:a0:gx:u0:lti_1\
	OR not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((Net_529_6 and \MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_0\ <= (Net_529_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_1\ <= (not Net_529_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:gt_1\ <= ((Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= (not Net_529_5);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= (Net_529_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= (not Net_529_2);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= (Net_529_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_6\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:albi_2\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_3\ <= (Net_529_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_4\ <= (not Net_529_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:gt_4\ <= ((Net_529_4 and Net_529_3));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:albi_1\ <= (\MODULE_9:g1:a0:gx:u0:lti_1\
	OR not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:agbi_1\ <= ((Net_529_6 and \MODULE_9:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= (Net_529_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_1\ <= (not Net_529_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= (Net_655_2);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= (Net_655_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= (Net_655_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_1\ <= ((Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_6\ <= (Net_529_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_5\ <= (Net_529_5);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_4\ <= (Net_529_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_3\ <= (Net_529_3);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_2\ <= (Net_529_2);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= (Net_529_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= (Net_529_0);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_1\ <= ((Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_2\ <= ((Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_3\ <= ((Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_4\ <= ((Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_5\ <= ((Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_3\ <= (not Net_529_3);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:lt_4\ <= (not Net_529_3
	OR not Net_529_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_0\ <= (not Net_529_0);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:lt_1\ <= (not Net_529_0
	OR not Net_529_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= (not Net_529_5);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (Net_529_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (not Net_529_2);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (not Net_529_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_6\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:albi_2\ <= (not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_3\ <= (Net_529_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_4\ <= (not Net_529_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:gt_4\ <= ((Net_529_4 and Net_529_3));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:albi_1\ <= (\MODULE_12:g1:a0:gx:u0:lti_1\
	OR not Net_529_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:agbi_1\ <= ((Net_529_6 and \MODULE_12:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_0\ <= (Net_529_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:gt_1\ <= (Net_529_0
	OR Net_529_1);


Substituting virtuals - pass 2:

Note:  Virtual signal Net_608 with ( cost: 256 or cost_inv: 128)  > 90 or with size: 128 > 102 has been made a (soft) node.
Net_608 <= ((not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_603)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_603)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_603)
	OR (not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_604)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_604)
	OR (not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_603 and Net_604)
	OR (not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604)
	OR (not Net_601 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604)
	OR (not Net_600 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_602 and Net_605)
	OR (not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_603 and Net_605)
	OR (not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_605)
	OR (not Net_601 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_604 and Net_605)
	OR (not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_605)
	OR (not Net_601 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_605)
	OR (not Net_600 and not Net_603 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_606 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_606 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_606 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_602 and Net_606)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_603 and Net_606)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_606)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_604 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_605 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_601 and Net_605 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_602 and Net_605 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_607 and Net_601 and Net_602 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_607 and Net_600 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_607 and Net_601 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_607 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_604 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_607 and Net_600 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_607 and Net_601 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_607 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_603 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_607 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_602 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_602 and Net_607)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_603 and Net_607)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_607)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_604 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_604 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_604 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_604 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_606 and Net_600 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_606 and Net_601 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_606 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_605 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_601 and Net_605 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_602 and Net_605 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_606 and Net_601 and Net_602 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_606 and Net_600 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_606 and Net_601 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_606 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_604 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_606 and Net_600 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_606 and Net_601 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_606 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_603 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_606 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_602 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_601 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_602 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and Net_601 and Net_602 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and Net_600 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and Net_601 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_604 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and Net_600 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and Net_601 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_603 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_602 and not Net_605 and Net_600 and Net_601 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_605 and Net_600 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_605 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and Net_600 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and Net_601 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_603 and not Net_604 and Net_600 and Net_601 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_604 and Net_600 and Net_601 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_604 and Net_600 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_604 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and Net_600 and Net_601 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and Net_600 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and Net_600 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607));

Note:  Virtual signal Net_619 with ( cost: 256 or cost_inv: 128)  > 90 or with size: 128 > 102 has been made a (soft) node.
Net_619 <= ((not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_612)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_612)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_612)
	OR (not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_613)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_613)
	OR (not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_612 and Net_613)
	OR (not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613)
	OR (not Net_610 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613)
	OR (not Net_609 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_611 and Net_614)
	OR (not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_612 and Net_614)
	OR (not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_614)
	OR (not Net_610 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_613 and Net_614)
	OR (not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_614)
	OR (not Net_610 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_614)
	OR (not Net_609 and not Net_612 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_615 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_615 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_615 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_611 and Net_615)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_612 and Net_615)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_615)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_613 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_614 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_610 and Net_614 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_611 and Net_614 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_616 and Net_610 and Net_611 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_616 and Net_609 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_616 and Net_610 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_616 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_613 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_616 and Net_609 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_616 and Net_610 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_616 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_612 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_616 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_611 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_611 and Net_616)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_612 and Net_616)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_616)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_613 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_613 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_613 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_613 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_615 and Net_609 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_615 and Net_610 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_615 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_614 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_610 and Net_614 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_611 and Net_614 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_615 and Net_610 and Net_611 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_615 and Net_609 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_615 and Net_610 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_615 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_613 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_615 and Net_609 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_615 and Net_610 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_615 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_612 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_615 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_611 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_610 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_611 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and Net_610 and Net_611 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and Net_609 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and Net_610 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_613 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and Net_609 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and Net_610 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_612 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_611 and not Net_614 and Net_609 and Net_610 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_614 and Net_609 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_614 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and Net_609 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and Net_610 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_612 and not Net_613 and Net_609 and Net_610 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_613 and Net_609 and Net_610 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_613 and Net_609 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_613 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and Net_609 and Net_610 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and Net_609 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and Net_609 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and \MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR \MODULE_4:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and \MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_5:g1:a0:gx:u0:gti_3\ and not \MODULE_5:g1:a0:gx:u0:gti_2\ and not \MODULE_5:g1:a0:gx:u0:gti_1\ and \MODULE_5:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_5:g1:a0:gx:u0:gti_3\ and \MODULE_5:g1:a0:gx:u0:lti_2\)
	OR \MODULE_5:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_5:g1:a0:gx:u0:gti_3\ and not \MODULE_5:g1:a0:gx:u0:gti_2\ and \MODULE_5:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:albi_0\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:albi_0\ <= (not Net_529_6
	OR (not \MODULE_12:g1:a0:gx:u0:gti_1\ and \MODULE_12:g1:a0:gx:u0:lti_0\)
	OR \MODULE_12:g1:a0:gx:u0:lti_1\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:gti_1\ and \MODULE_7:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and \MODULE_7:g1:a0:gx:u0:lti_2\)
	OR \MODULE_7:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_7:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:gti_2\ and \MODULE_7:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_9\ <= ((not Net_538_8 and Net_538_9));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_0\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_1\ and Net_529_6 and \MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (Net_529_6 and \MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:albi_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:albi_0\ <= (not Net_529_6
	OR (not \MODULE_9:g1:a0:gx:u0:gti_1\ and \MODULE_9:g1:a0:gx:u0:lti_0\)
	OR \MODULE_9:g1:a0:gx:u0:lti_1\);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_2\ <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:eq_6\ <= ((Net_529_6 and Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:s_1\' (cost = 2):
\CharacterCounter:MODULE_1:g2:a0:s_1\ <= ((not Net_655_0 and Net_655_1)
	OR (not Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_1\' (cost = 2):
\HorizontalCounter:MODULE_2:g2:a0:s_1\ <= ((not Net_529_0 and Net_529_1)
	OR (not Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_9\' (cost = 3):
\VerticalCounter:MODULE_3:g2:a0:s_9\ <= ((not Net_538_8 and Net_538_9)
	OR (not \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_538_9)
	OR (not Net_538_9 and Net_538_8 and \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_1\' (cost = 2):
\VerticalCounter:MODULE_3:g2:a0:s_1\ <= ((not Net_538_0 and Net_538_1)
	OR (not Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_595' (cost = 4):
Net_595 <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and not \MODULE_4:g1:a0:gx:u0:gti_1\ and not \MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and not \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_3\));

Note:  Expanding virtual equation for 'Net_589' (cost = 16):
Net_589 <= ((not \MODULE_5:g1:a0:gx:u0:lti_3\ and not \MODULE_5:g1:a0:gx:u0:lti_2\ and not \MODULE_5:g1:a0:gx:u0:lti_1\ and not \MODULE_5:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_5:g1:a0:gx:u0:lti_3\ and not \MODULE_5:g1:a0:gx:u0:lti_2\ and not \MODULE_5:g1:a0:gx:u0:lti_1\ and \MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_5:g1:a0:gx:u0:lti_3\ and not \MODULE_5:g1:a0:gx:u0:lti_2\ and \MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_5:g1:a0:gx:u0:lti_3\ and \MODULE_5:g1:a0:gx:u0:gti_3\));

Note:  Expanding virtual equation for 'Net_567' (cost = 3):
Net_567 <= ((not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR not Net_529_6);

Note:  Expanding virtual equation for 'Net_575' (cost = 6):
Net_575 <= ((not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\ and Net_529_6)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_1\ and Net_529_6 and \MODULE_9:g1:a0:gx:u0:gti_1\));

Note:  Virtual signal Net_586 with ( cost: 720 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_586 <= ((not Net_538_8 and Net_538_9 and \MODULE_6:g1:a0:gx:u0:eqi_0\));

Note:  Virtual signal CharClk with ( cost: 196 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
CharClk <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Virtual signal lineClk with ( cost: 94 or cost_inv: 7)  > 90 or with size: 1 > 102 has been made a (soft) node.
lineClk <= ((Net_529_6 and Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:s_2\' (cost = 3):
\CharacterCounter:MODULE_1:g2:a0:s_2\ <= ((not Net_655_1 and Net_655_2)
	OR (not Net_655_0 and Net_655_2)
	OR (not Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_2\' (cost = 3):
\HorizontalCounter:MODULE_2:g2:a0:s_2\ <= ((not Net_529_1 and Net_529_2)
	OR (not Net_529_0 and Net_529_2)
	OR (not Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_2\' (cost = 3):
\VerticalCounter:MODULE_3:g2:a0:s_2\ <= ((not Net_538_1 and Net_538_2)
	OR (not Net_538_0 and Net_538_2)
	OR (not Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_3\' (cost = 4):
\HorizontalCounter:MODULE_2:g2:a0:s_3\ <= ((not Net_529_2 and Net_529_3)
	OR (not Net_529_1 and Net_529_3)
	OR (not Net_529_0 and Net_529_3)
	OR (not Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_3\' (cost = 4):
\VerticalCounter:MODULE_3:g2:a0:s_3\ <= ((not Net_538_2 and Net_538_3)
	OR (not Net_538_1 and Net_538_3)
	OR (not Net_538_0 and Net_538_3)
	OR (not Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_4\' (cost = 5):
\HorizontalCounter:MODULE_2:g2:a0:s_4\ <= ((not Net_529_3 and Net_529_4)
	OR (not Net_529_2 and Net_529_4)
	OR (not Net_529_1 and Net_529_4)
	OR (not Net_529_0 and Net_529_4)
	OR (not Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_4\' (cost = 5):
\VerticalCounter:MODULE_3:g2:a0:s_4\ <= ((not Net_538_3 and Net_538_4)
	OR (not Net_538_2 and Net_538_4)
	OR (not Net_538_1 and Net_538_4)
	OR (not Net_538_0 and Net_538_4)
	OR (not Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_5\' (cost = 6):
\HorizontalCounter:MODULE_2:g2:a0:s_5\ <= ((not Net_529_4 and Net_529_5)
	OR (not Net_529_3 and Net_529_5)
	OR (not Net_529_2 and Net_529_5)
	OR (not Net_529_1 and Net_529_5)
	OR (not Net_529_0 and Net_529_5)
	OR (not Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_529_6 and Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_538_5 and Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_5\' (cost = 6):
\VerticalCounter:MODULE_3:g2:a0:s_5\ <= ((not Net_538_4 and Net_538_5)
	OR (not Net_538_3 and Net_538_5)
	OR (not Net_538_2 and Net_538_5)
	OR (not Net_538_1 and Net_538_5)
	OR (not Net_538_0 and Net_538_5)
	OR (not Net_538_5 and Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:s_6\' (cost = 7):
\HorizontalCounter:MODULE_2:g2:a0:s_6\ <= ((not Net_529_5 and Net_529_6)
	OR (not Net_529_4 and Net_529_6)
	OR (not Net_529_3 and Net_529_6)
	OR (not Net_529_2 and Net_529_6)
	OR (not Net_529_1 and Net_529_6)
	OR (not Net_529_0 and Net_529_6)
	OR (not Net_529_6 and Net_529_5 and Net_529_4 and Net_529_3 and Net_529_2 and Net_529_1 and Net_529_0));

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_538_6 and Net_538_5 and Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_6\' (cost = 7):
\VerticalCounter:MODULE_3:g2:a0:s_6\ <= ((not Net_538_5 and Net_538_6)
	OR (not Net_538_4 and Net_538_6)
	OR (not Net_538_3 and Net_538_6)
	OR (not Net_538_2 and Net_538_6)
	OR (not Net_538_1 and Net_538_6)
	OR (not Net_538_0 and Net_538_6)
	OR (not Net_538_6 and Net_538_5 and Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\VerticalCounter:MODULE_3:g2:a0:s_7\' (cost = 8):
\VerticalCounter:MODULE_3:g2:a0:s_7\ <= ((not Net_538_6 and Net_538_7)
	OR (not Net_538_5 and Net_538_7)
	OR (not Net_538_4 and Net_538_7)
	OR (not Net_538_3 and Net_538_7)
	OR (not Net_538_2 and Net_538_7)
	OR (not Net_538_1 and Net_538_7)
	OR (not Net_538_0 and Net_538_7)
	OR (not Net_538_7 and Net_538_6 and Net_538_5 and Net_538_4 and Net_538_3 and Net_538_2 and Net_538_1 and Net_538_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 306 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:gt_9\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_5:g1:a0:gx:u0:eq_7\ to \MODULE_4:g1:a0:gx:u0:eq_7\
Aliasing \MODULE_5:g1:a0:gx:u0:lt_9\ to \MODULE_4:g1:a0:gx:u0:lt_9\
Aliasing \MODULE_5:g1:a0:gx:u0:gt_9\ to zero
Aliasing \MODULE_5:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_5:g1:a0:gx:u0:gt_8\ to \MODULE_4:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_5:g1:a0:gx:u0:lt_5\ to \MODULE_4:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_5:g1:a0:gx:u0:gt_5\ to \MODULE_4:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_5:g1:a0:gx:u0:lt_2\ to \MODULE_4:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_5:g1:a0:gx:u0:gt_2\ to \MODULE_4:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_6:g1:a0:gx:u0:eq_7\ to \MODULE_4:g1:a0:gx:u0:eq_7\
Aliasing \MODULE_6:g1:a0:gx:u0:lt_9\ to \MODULE_4:g1:a0:gx:u0:lt_9\
Aliasing \MODULE_6:g1:a0:gx:u0:gt_9\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:gt_8\ to \MODULE_4:g1:a0:gx:u0:gt_8\
Aliasing \MODULE_6:g1:a0:gx:u0:lt_5\ to \MODULE_4:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_6:g1:a0:gx:u0:gt_5\ to \MODULE_4:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_6:g1:a0:gx:u0:lt_2\ to \MODULE_4:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_6:g1:a0:gx:u0:gt_2\ to \MODULE_4:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_7:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:gt_8\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:lt_2\ to \MODULE_8:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_9:g1:a0:gx:u0:gt_2\ to \MODULE_8:g1:a0:gx:u0:gt_2\
Aliasing \MODULE_11:g1:a0:gx:u0:gt_5\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:gt_2\ to zero
Aliasing \MODULE_12:g1:a0:gx:u0:lt_5\ to \MODULE_9:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_12:g1:a0:gx:u0:gt_5\ to \MODULE_9:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_12:g1:a0:gx:u0:lt_2\ to zero
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[499] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[509] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[519] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[718] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[728] = zero[6]
Removing Lhs of wire \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[738] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[958] = zero[6]
Removing Lhs of wire \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[968] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:gt_9\[1170] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:lt_8\[1181] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_7\[1322] = \MODULE_4:g1:a0:gx:u0:eq_7\[1159]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:lt_9\[1332] = \MODULE_4:g1:a0:gx:u0:lt_9\[1169]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:gt_9\[1333] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:lt_8\[1344] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:gt_8\[1345] = \MODULE_4:g1:a0:gx:u0:gt_8\[1182]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:lt_5\[1356] = \MODULE_4:g1:a0:gx:u0:lt_5\[1193]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:gt_5\[1357] = \MODULE_4:g1:a0:gx:u0:gt_5\[1194]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:lt_2\[1368] = \MODULE_4:g1:a0:gx:u0:lt_2\[1205]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:gt_2\[1369] = \MODULE_4:g1:a0:gx:u0:gt_2\[1206]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_7\[1485] = \MODULE_4:g1:a0:gx:u0:eq_7\[1159]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_9\[1495] = \MODULE_4:g1:a0:gx:u0:lt_9\[1169]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_9\[1496] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_8\[1507] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_8\[1508] = \MODULE_4:g1:a0:gx:u0:gt_8\[1182]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_5\[1519] = \MODULE_4:g1:a0:gx:u0:lt_5\[1193]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_5\[1520] = \MODULE_4:g1:a0:gx:u0:gt_5\[1194]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_2\[1531] = \MODULE_4:g1:a0:gx:u0:lt_2\[1205]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_2\[1532] = \MODULE_4:g1:a0:gx:u0:gt_2\[1206]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_9\[1658] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_9\[1659] = Net_538_9[770]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_8\[1671] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_2\[1694] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:gt_5\[1799] = Net_529_5[538]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:lt_2\[1926] = \MODULE_8:g1:a0:gx:u0:lt_2\[1810]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gt_2\[1927] = \MODULE_8:g1:a0:gx:u0:gt_2\[1811]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gt_5\[2087] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gt_2\[2099] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lt_5\[2202] = \MODULE_9:g1:a0:gx:u0:lt_5\[1914]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_5\[2203] = \MODULE_9:g1:a0:gx:u0:gt_5\[1915]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lt_2\[2214] = zero[6]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -dcpsoc3 RPPSOC-Terminal.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.984ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 03 November 2016 15:12:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj -d CY8C5267AXI-LP051 RPPSOC-Terminal.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CharacterCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HorizontalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:eqi_0\ kept \MODULE_4:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_3\ kept \MODULE_4:g1:a0:gx:u0:lt_9\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_3\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:eqi_0\ kept \MODULE_4:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_3\ kept \MODULE_4:g1:a0:gx:u0:lt_9\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_3\ kept zero
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:eqi_0\ kept \MODULE_4:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_3\ kept \MODULE_4:g1:a0:gx:u0:lt_9\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_3\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:eqi_0\ kept \MODULE_7:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_3\ kept Net_538_9
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept \MODULE_7:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_1\ kept \MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_1\ kept Net_529_5
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_1\ kept \MODULE_11:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_0\ kept \MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_0\ kept zero
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_0\ kept \MODULE_12:g1:a0:gx:u0:gt_2\
Assigning clock ILO_Trim_1_ILO_Clk to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PixelClock'. Fanout=20, Signal=Net_445
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_705
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5_4(0)__PA ,
            input => Net_620 ,
            pad => LED5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_18(0)__PA ,
            fb => Net_600 ,
            pad => RP_GPIO_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_3(0)__PA ,
            pad => P3_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_16(0)__PA ,
            pad => P3_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HBLANK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HBLANK(0)__PA ,
            input => Net_562 ,
            pad => HBLANK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VBLANK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VBLANK(0)__PA ,
            input => Net_576 ,
            pad => VBLANK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC(0)__PA ,
            input => Net_568 ,
            pad => HSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC(0)__PA ,
            input => Net_596 ,
            pad => VSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_13(0)__PA ,
            pad => P3_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_15(0)__PA ,
            pad => P3_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_4(0)__PA ,
            pad => P3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6(0)__PA ,
            pad => P3_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_8(0)__PA ,
            pad => P3_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_10(0)__PA ,
            pad => P3_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_12(0)__PA ,
            pad => P3_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_14(0)__PA ,
            pad => P3_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_3(0)__PA ,
            pad => P4_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_5(0)__PA ,
            pad => P4_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_7(0)__PA ,
            pad => P4_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_9(0)__PA ,
            pad => P4_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_11(0)__PA ,
            pad => P4_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_13(0)__PA ,
            pad => P4_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_15(0)__PA ,
            pad => P4_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_4(0)__PA ,
            pad => P4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_6(0)__PA ,
            pad => P4_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_8(0)__PA ,
            pad => P4_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_10(0)__PA ,
            pad => P4_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_12(0)__PA ,
            pad => P4_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_14(0)__PA ,
            pad => P4_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_16(0)__PA ,
            pad => P4_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_18(0)__PA ,
            pad => P4_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_17(0)__PA ,
            pad => P4_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_17(0)__PA ,
            fb => Net_601 ,
            pad => RP_GPIO_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_27(0)__PA ,
            fb => Net_602 ,
            pad => RP_GPIO_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_22(0)__PA ,
            fb => Net_603 ,
            pad => RP_GPIO_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_23(0)__PA ,
            fb => Net_604 ,
            pad => RP_GPIO_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_24(0)__PA ,
            fb => Net_605 ,
            pad => RP_GPIO_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_25(0)__PA ,
            fb => Net_606 ,
            pad => RP_GPIO_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_5(0)__PA ,
            fb => Net_607 ,
            pad => RP_GPIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_6(0)__PA ,
            fb => Net_609 ,
            pad => RP_GPIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_12(0)__PA ,
            fb => Net_610 ,
            pad => RP_GPIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_13(0)__PA ,
            fb => Net_611 ,
            pad => RP_GPIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_19(0)__PA ,
            fb => Net_612 ,
            pad => RP_GPIO_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_16(0)__PA ,
            fb => Net_613 ,
            pad => RP_GPIO_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_26(0)__PA ,
            fb => Net_614 ,
            pad => RP_GPIO_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_20(0)__PA ,
            fb => Net_615 ,
            pad => RP_GPIO_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_21(0)__PA ,
            fb => Net_616 ,
            pad => RP_GPIO_21(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_608_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split (fanout=1)

    MacroCell: Name=Net_596, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_9 * !\MODULE_4:g1:a0:gx:u0:gt_8\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_5\ * !\MODULE_4:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_2\ * !\MODULE_4:g1:a0:gx:u0:gt_2\
        );
        Output = Net_596 (fanout=1)

    MacroCell: Name=Net_586, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_9 * !Net_538_8 * \MODULE_4:g1:a0:gx:u0:eq_7\
        );
        Output = Net_586 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_576, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_538_9 * !Net_538_5
            + !Net_538_9 * \MODULE_7:g1:a0:gx:u0:lt_8\
        );
        Output = Net_576 (fanout=1)

    MacroCell: Name=Net_568, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_529_6 * !Net_529_5 * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !Net_529_5 * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
            + Net_529_6 * !Net_529_5 * !\MODULE_8:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !Net_529_5 * !\MODULE_8:g1:a0:gx:u0:gt_2\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_568 (fanout=1)

    MacroCell: Name=CharClk, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_2 * Net_655_1 * Net_655_0
        );
        Output = CharClk (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=lineClk, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_529_6 * Net_529_5 * Net_529_4 * Net_529_3 * Net_529_2 * 
              Net_529_1 * Net_529_0
        );
        Output = lineClk (fanout=17)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_619_split_5, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_5 (fanout=1)

    MacroCell: Name=Net_619_split_4, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_4 (fanout=1)

    MacroCell: Name=Net_619_split_3, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_3 (fanout=1)

    MacroCell: Name=Net_619_split_2, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_2 (fanout=1)

    MacroCell: Name=Net_619_split_1, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_1 (fanout=1)

    MacroCell: Name=Net_619_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split (fanout=1)

    MacroCell: Name=Net_608_split_17, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_4 * !Net_608_split_5 * !Net_608_split_6 * 
              !Net_608_split_7 * !Net_608_split_8 * !Net_608_split_9 * 
              !Net_608_split_10 * !Net_608_split_16
        );
        Output = Net_608_split_17 (fanout=1)

    MacroCell: Name=Net_608_split_16, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_11 * !Net_608_split_12 * !Net_608_split_13 * 
              !Net_608_split_14 * !Net_608_split_15
        );
        Output = Net_608_split_16 (fanout=1)

    MacroCell: Name=Net_608_split_15, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_15 (fanout=1)

    MacroCell: Name=Net_608_split_14, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_14 (fanout=1)

    MacroCell: Name=Net_562, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_6 * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !\MODULE_9:g1:a0:gx:u0:lt_5\ * 
              \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_562 (fanout=1)

    MacroCell: Name=Net_608_split_13, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_13 (fanout=1)

    MacroCell: Name=Net_608_split_12, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_12 (fanout=1)

    MacroCell: Name=Net_608_split_11, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_11 (fanout=1)

    MacroCell: Name=Net_608_split_10, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_10 (fanout=1)

    MacroCell: Name=Net_608_split_9, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_9 (fanout=1)

    MacroCell: Name=Net_608_split_8, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_8 (fanout=1)

    MacroCell: Name=Net_608_split_7, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_7 (fanout=1)

    MacroCell: Name=Net_608_split_6, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_6 (fanout=1)

    MacroCell: Name=Net_608_split_5, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_5 (fanout=1)

    MacroCell: Name=Net_608_split_4, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_4 (fanout=1)

    MacroCell: Name=\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_7 * Net_538_6 * Net_538_5 * Net_538_4 * Net_538_3 * 
              Net_538_2 * Net_538_1 * Net_538_0
        );
        Output = \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=Net_608, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split * !Net_608_split_1 * !Net_608_split_2 * 
              !Net_608_split_3 * !Net_608_split_17
        );
        Output = Net_608 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_619, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split * !Net_619_split_1 * !Net_619_split_2 * 
              !Net_619_split_3 * !Net_619_split_17
        );
        Output = Net_619 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_620, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_608 * !Net_619
            + Net_608 * Net_619
        );
        Output = Net_620 (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_538_7 * !Net_538_6 * !Net_538_5 * !Net_538_4 * Net_538_3 * 
              Net_538_2 * !Net_538_1 * Net_538_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=Net_608_split_3, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_3 (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_538_8 * !Net_538_7 * !Net_538_6
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_8\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_538_5 * !Net_538_4 * !Net_538_3
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_538_5 * !Net_538_4
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_538_2
            + !Net_538_1 * !Net_538_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_2 * Net_538_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=Net_619_split_10, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_10 (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_538_8 * Net_538_7 * Net_538_6
        );
        Output = \MODULE_7:g1:a0:gx:u0:lt_8\ (fanout=1)

    MacroCell: Name=Net_608_split_2, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_2 (fanout=1)

    MacroCell: Name=Net_619_split_9, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_9 (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_529_5 * !Net_529_4
            + !Net_529_5 * !Net_529_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_529_2 * !Net_529_1
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_2
            + Net_529_1 * Net_529_0
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_529_5 * !Net_529_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_5
            + Net_529_4 * Net_529_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=Net_619_split_8, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_8 (fanout=1)

    MacroCell: Name=Net_619_split_7, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_7 (fanout=1)

    MacroCell: Name=Net_619_split_6, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_6 (fanout=1)

    MacroCell: Name=Net_619_split_12, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_12 (fanout=1)

    MacroCell: Name=Net_608_split_1, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_1 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_619_split_13, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_13 (fanout=1)

    MacroCell: Name=Net_619_split_11, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_11 (fanout=1)

    MacroCell: Name=Net_655_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_1 * Net_655_0
        );
        Output = Net_655_2 (fanout=1)

    MacroCell: Name=Net_655_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_0
        );
        Output = Net_655_1 (fanout=2)

    MacroCell: Name=Net_655_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_655_0 (fanout=3)

    MacroCell: Name=Net_529_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_5 * Net_529_4 * Net_529_3 * 
              Net_529_2 * Net_529_1 * Net_529_0
            + lineClk * Net_529_6
        );
        Output = Net_529_6 (fanout=4)

    MacroCell: Name=Net_529_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_4 * Net_529_3 * Net_529_2 * 
              Net_529_1 * Net_529_0
            + lineClk * Net_529_5
        );
        Output = Net_529_5 (fanout=7)

    MacroCell: Name=Net_529_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_3 * Net_529_2 * Net_529_1 * 
              Net_529_0
            + lineClk * Net_529_4
        );
        Output = Net_529_4 (fanout=7)

    MacroCell: Name=Net_529_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_2 * Net_529_1 * Net_529_0
            + lineClk * Net_529_3
        );
        Output = Net_529_3 (fanout=7)

    MacroCell: Name=Net_529_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_1 * Net_529_0
            + lineClk * Net_529_2
        );
        Output = Net_529_2 (fanout=8)

    MacroCell: Name=Net_529_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_0
            + lineClk * Net_529_1
        );
        Output = Net_529_1 (fanout=9)

    MacroCell: Name=Net_529_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CharClk * !lineClk * Net_529_0
            + CharClk * !lineClk * !Net_529_0
        );
        Output = Net_529_0 (fanout=9)

    MacroCell: Name=Net_538_9, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_8 * 
              \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_586 * Net_538_9
        );
        Output = Net_538_9 (fanout=4)

    MacroCell: Name=Net_538_8, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * 
              \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_586 * Net_538_8
        );
        Output = Net_538_8 (fanout=5)

    MacroCell: Name=Net_538_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_6 * Net_538_5 * Net_538_4 * 
              Net_538_3 * Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_7
        );
        Output = Net_538_7 (fanout=5)

    MacroCell: Name=Net_538_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_5 * Net_538_4 * Net_538_3 * 
              Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_6
        );
        Output = Net_538_6 (fanout=6)

    MacroCell: Name=Net_538_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_4 * Net_538_3 * Net_538_2 * 
              Net_538_1 * Net_538_0
            + Net_586 * Net_538_5
        );
        Output = Net_538_5 (fanout=8)

    MacroCell: Name=Net_538_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_3 * Net_538_2 * Net_538_1 * 
              Net_538_0
            + Net_586 * Net_538_4
        );
        Output = Net_538_4 (fanout=8)

    MacroCell: Name=Net_538_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_3
        );
        Output = Net_538_3 (fanout=8)

    MacroCell: Name=Net_538_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_1 * Net_538_0
            + Net_586 * Net_538_2
        );
        Output = Net_538_2 (fanout=10)

    MacroCell: Name=Net_538_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_0
            + Net_586 * Net_538_1
        );
        Output = Net_538_1 (fanout=11)

    MacroCell: Name=Net_538_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * !lineClk * Net_538_0
            + !Net_586 * lineClk * !Net_538_0
        );
        Output = Net_538_0 (fanout=11)

    MacroCell: Name=Net_619_split_14, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_14 (fanout=1)

    MacroCell: Name=Net_619_split_15, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_15 (fanout=1)

    MacroCell: Name=Net_619_split_16, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_11 * !Net_619_split_12 * !Net_619_split_13 * 
              !Net_619_split_14 * !Net_619_split_15
        );
        Output = Net_619_split_16 (fanout=1)

    MacroCell: Name=Net_619_split_17, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_4 * !Net_619_split_5 * !Net_619_split_6 * 
              !Net_619_split_7 * !Net_619_split_8 * !Net_619_split_9 * 
              !Net_619_split_10 * !Net_619_split_16
        );
        Output = Net_619_split_17 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_704 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ILO_Trim_1:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_1k );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   50 :   22 :   72 : 69.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   80 :  112 :  192 : 41.67 %
  Unique P-terms              :  328 :   56 :  384 : 85.42 %
  Total P-terms               :  329 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.248ms
Tech mapping phase: Elapsed time ==> 0s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : HBLANK(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HSYNC(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED5_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P3_10(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3_12(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P3_13(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P3_14(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P3_15(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P3_16(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : P3_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : P3_4(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P3_6(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P3_8(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P4_10(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P4_11(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P4_12(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P4_13(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P4_14(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P4_15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P4_16(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P4_17(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P4_18(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P4_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P4_4(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P4_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P4_6(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P4_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P4_8(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P4_9(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RP_GPIO_12(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RP_GPIO_13(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RP_GPIO_16(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RP_GPIO_17(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RP_GPIO_18(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RP_GPIO_19(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RP_GPIO_20(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RP_GPIO_21(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RP_GPIO_22(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RP_GPIO_23(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RP_GPIO_24(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RP_GPIO_25(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : RP_GPIO_26(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RP_GPIO_27(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RP_GPIO_5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RP_GPIO_6(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VBLANK(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : VSYNC(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.603ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.60
                   Pterms :            6.83
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 924, final cost is 924 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.96 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_8, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_4, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_10, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_17, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_4 * !Net_608_split_5 * !Net_608_split_6 * 
              !Net_608_split_7 * !Net_608_split_8 * !Net_608_split_9 * 
              !Net_608_split_10 * !Net_608_split_16
        );
        Output = Net_608_split_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_620, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_608 * !Net_619
            + Net_608 * Net_619
        );
        Output = Net_620 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_15, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_16, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_11 * !Net_608_split_12 * !Net_608_split_13 * 
              !Net_608_split_14 * !Net_608_split_15
        );
        Output = Net_608_split_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_608, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split * !Net_608_split_1 * !Net_608_split_2 * 
              !Net_608_split_3 * !Net_608_split_17
        );
        Output = Net_608 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_13, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_11, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_14, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_2, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_4, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_5, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_7, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_5, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_6, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_9, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_1, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_12, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_3, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_11, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_14, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_6, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_8, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_538_7, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_6 * Net_538_5 * Net_538_4 * 
              Net_538_3 * Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_7
        );
        Output = Net_538_7 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_538_7 * !Net_538_6 * !Net_538_5 * !Net_538_4 * Net_538_3 * 
              Net_538_2 * !Net_538_1 * Net_538_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_538_6, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_5 * Net_538_4 * Net_538_3 * 
              Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_6
        );
        Output = Net_538_6 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_538_5, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_4 * Net_538_3 * Net_538_2 * 
              Net_538_1 * Net_538_0
            + Net_586 * Net_538_5
        );
        Output = Net_538_5 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_596, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_9 * !\MODULE_4:g1:a0:gx:u0:gt_8\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_5\ * !\MODULE_4:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_2\ * !\MODULE_4:g1:a0:gx:u0:gt_2\
        );
        Output = Net_596 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_538_2
            + !Net_538_1 * !Net_538_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_586, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_9 * !Net_538_8 * \MODULE_4:g1:a0:gx:u0:eq_7\
        );
        Output = Net_586 (fanout=10)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_2 * Net_538_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_538_5 * !Net_538_4 * !Net_538_3
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_538_8 * !Net_538_7 * !Net_538_6
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_8\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_12, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_538_5 * !Net_538_4
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_538_8 * Net_538_7 * Net_538_6
        );
        Output = \MODULE_7:g1:a0:gx:u0:lt_8\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_3, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_655_0, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_655_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_16, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_11 * !Net_619_split_12 * !Net_619_split_13 * 
              !Net_619_split_14 * !Net_619_split_15
        );
        Output = Net_619_split_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_655_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_1 * Net_655_0
        );
        Output = Net_655_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_619, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split * !Net_619_split_1 * !Net_619_split_2 * 
              !Net_619_split_3 * !Net_619_split_17
        );
        Output = Net_619 (fanout=1)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_13, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_7, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_17, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_4 * !Net_619_split_5 * !Net_619_split_6 * 
              !Net_619_split_7 * !Net_619_split_8 * !Net_619_split_9 * 
              !Net_619_split_10 * !Net_619_split_16
        );
        Output = Net_619_split_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_529_2 * !Net_529_1
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_538_4, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_3 * Net_538_2 * Net_538_1 * 
              Net_538_0
            + Net_586 * Net_538_4
        );
        Output = Net_538_4 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_538_3, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_2 * Net_538_1 * Net_538_0
            + Net_586 * Net_538_3
        );
        Output = Net_538_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_538_2, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_1 * Net_538_0
            + Net_586 * Net_538_2
        );
        Output = Net_538_2 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_538_1, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_0
            + Net_586 * Net_538_1
        );
        Output = Net_538_1 (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_529_4, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_3 * Net_529_2 * Net_529_1 * 
              Net_529_0
            + lineClk * Net_529_4
        );
        Output = Net_529_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_538_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * !lineClk * Net_538_0
            + !Net_586 * lineClk * !Net_538_0
        );
        Output = Net_538_0 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_538_8, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * 
              \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_586 * Net_538_8
        );
        Output = Net_538_8 (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_529_3, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_2 * Net_529_1 * Net_529_0
            + lineClk * Net_529_3
        );
        Output = Net_529_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=lineClk, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_529_6 * Net_529_5 * Net_529_4 * Net_529_3 * Net_529_2 * 
              Net_529_1 * Net_529_0
        );
        Output = lineClk (fanout=17)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_529_1, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_0
            + lineClk * Net_529_1
        );
        Output = Net_529_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_529_2, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_1 * Net_529_0
            + lineClk * Net_529_2
        );
        Output = Net_529_2 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_538_7 * Net_538_6 * Net_538_5 * Net_538_4 * Net_538_3 * 
              Net_538_2 * Net_538_1 * Net_538_0
        );
        Output = \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_529_6, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_5 * Net_529_4 * Net_529_3 * 
              Net_529_2 * Net_529_1 * Net_529_0
            + lineClk * Net_529_6
        );
        Output = Net_529_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_576, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_538_9 * !Net_538_5
            + !Net_538_9 * \MODULE_7:g1:a0:gx:u0:lt_8\
        );
        Output = Net_576 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_538_9, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_586 * lineClk * Net_538_8 * 
              \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_586 * Net_538_9
        );
        Output = Net_538_9 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_529_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CharClk * !lineClk * Net_529_0
            + CharClk * !lineClk * !Net_529_0
        );
        Output = Net_529_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_529_5, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CharClk * !lineClk * Net_529_4 * Net_529_3 * Net_529_2 * 
              Net_529_1 * Net_529_0
            + lineClk * Net_529_5
        );
        Output = Net_529_5 (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_562, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_6 * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !\MODULE_9:g1:a0:gx:u0:lt_5\ * 
              \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_562 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_2
            + Net_529_1 * Net_529_0
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_655_1, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_445) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_0
        );
        Output = Net_655_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_529_5
            + Net_529_4 * Net_529_3
        );
        Output = \MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_568, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_529_6 * !Net_529_5 * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_8:g1:a0:gx:u0:lt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !Net_529_5 * \MODULE_8:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
            + Net_529_6 * !Net_529_5 * !\MODULE_8:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_2\ * !\MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_529_6 * !Net_529_5 * !\MODULE_8:g1:a0:gx:u0:gt_2\ * 
              !\MODULE_9:g1:a0:gx:u0:lt_5\ * \MODULE_9:g1:a0:gx:u0:gt_5\
        );
        Output = Net_568 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_529_5 * !Net_529_4
        );
        Output = \MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=CharClk, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_2 * Net_655_1 * Net_655_0
        );
        Output = CharClk (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_529_5 * !Net_529_4
            + !Net_529_5 * !Net_529_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_15, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_2, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_10, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_9, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ILO_Trim_1:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_1k );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_704 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_7(0)__PA ,
        pad => P4_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_8(0)__PA ,
        pad => P4_8(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_9(0)__PA ,
        pad => P4_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_10(0)__PA ,
        pad => P4_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_11(0)__PA ,
        pad => P4_11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_12(0)__PA ,
        pad => P4_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P4_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_13(0)__PA ,
        pad => P4_13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P4_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_14(0)__PA ,
        pad => P4_14(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = RP_GPIO_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_27(0)__PA ,
        fb => Net_602 ,
        pad => RP_GPIO_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_18(0)__PA ,
        fb => Net_600 ,
        pad => RP_GPIO_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_17(0)__PA ,
        fb => Net_601 ,
        pad => RP_GPIO_17(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_21(0)__PA ,
        fb => Net_616 ,
        pad => RP_GPIO_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_26(0)__PA ,
        fb => Net_614 ,
        pad => RP_GPIO_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_20(0)__PA ,
        fb => Net_615 ,
        pad => RP_GPIO_20(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_19(0)__PA ,
        fb => Net_612 ,
        pad => RP_GPIO_19(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RP_GPIO_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_16(0)__PA ,
        fb => Net_613 ,
        pad => RP_GPIO_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RP_GPIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_13(0)__PA ,
        fb => Net_611 ,
        pad => RP_GPIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_12(0)__PA ,
        fb => Net_610 ,
        pad => RP_GPIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_6(0)__PA ,
        fb => Net_609 ,
        pad => RP_GPIO_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = HBLANK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HBLANK(0)__PA ,
        input => Net_562 ,
        pad => HBLANK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6(0)__PA ,
        pad => P3_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VBLANK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VBLANK(0)__PA ,
        input => Net_576 ,
        pad => VBLANK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_8(0)__PA ,
        pad => P3_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC(0)__PA ,
        input => Net_568 ,
        pad => HSYNC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P3_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_10(0)__PA ,
        pad => P3_10(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC(0)__PA ,
        input => Net_596 ,
        pad => VSYNC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P3_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_12(0)__PA ,
        pad => P3_12(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_5(0)__PA ,
        pad => P4_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_6(0)__PA ,
        pad => P4_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_15(0)__PA ,
        pad => P4_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_16(0)__PA ,
        pad => P4_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_17(0)__PA ,
        pad => P4_17(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_18(0)__PA ,
        pad => P4_18(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_25(0)__PA ,
        fb => Net_606 ,
        pad => RP_GPIO_25(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_24(0)__PA ,
        fb => Net_605 ,
        pad => RP_GPIO_24(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_23(0)__PA ,
        fb => Net_604 ,
        pad => RP_GPIO_23(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_22(0)__PA ,
        fb => Net_603 ,
        pad => RP_GPIO_22(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5_4(0)__PA ,
        input => Net_620 ,
        pad => LED5_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_5(0)__PA ,
        fb => Net_607 ,
        pad => RP_GPIO_5(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_13(0)__PA ,
        pad => P3_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_14(0)__PA ,
        pad => P3_14(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_3(0)__PA ,
        pad => P4_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_4(0)__PA ,
        pad => P4_4(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_3(0)__PA ,
        pad => P3_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_4(0)__PA ,
        pad => P3_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_15(0)__PA ,
        pad => P3_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_16(0)__PA ,
        pad => P3_16(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_445 ,
            dclk_0 => Net_445_local ,
            dclk_glb_1 => Net_705 ,
            dclk_1 => Net_705_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\ILO_Trim_1:bILO_Trim_FF_Timer\
        PORT MAP (
            clock => Net_705 ,
            enable => __ONE__ ,
            capture => ClockBlock_1k ,
            timer_reset => ClockBlock_1k ,
            tc => \ILO_Trim_1:Net_25\ ,
            cmp => \ILO_Trim_1:Net_26\ ,
            irq => \ILO_Trim_1:Net_27\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       P4_7(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_8(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_9(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_10(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_11(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_12(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      P4_13(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      P4_14(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   1 |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_27(0) | FB(Net_602)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_18(0) | FB(Net_600)
     |   7 |     * |      NONE |      RES_PULL_UP | RP_GPIO_17(0) | FB(Net_601)
-----+-----+-------+-----------+------------------+---------------+------------
   2 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_21(0) | FB(Net_616)
     |   1 |     * |      NONE |      RES_PULL_UP | RP_GPIO_26(0) | FB(Net_614)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_20(0) | FB(Net_615)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_19(0) | FB(Net_612)
     |   4 |     * |      NONE |      RES_PULL_UP | RP_GPIO_16(0) | FB(Net_613)
     |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_13(0) | FB(Net_611)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_12(0) | FB(Net_610)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |  RP_GPIO_6(0) | FB(Net_609)
-----+-----+-------+-----------+------------------+---------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     HBLANK(0) | In(Net_562)
     |   1 |     * |      NONE |         CMOS_OUT |       P3_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     VBLANK(0) | In(Net_576)
     |   3 |     * |      NONE |         CMOS_OUT |       P3_8(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      HSYNC(0) | In(Net_568)
     |   5 |     * |      NONE |         CMOS_OUT |      P3_10(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      VSYNC(0) | In(Net_596)
     |   7 |     * |      NONE |         CMOS_OUT |      P3_12(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       P4_5(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      P4_15(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_16(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_17(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_18(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   5 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_25(0) | FB(Net_606)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | RP_GPIO_24(0) | FB(Net_605)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_23(0) | FB(Net_604)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_22(0) | FB(Net_603)
     |   4 |     * |      NONE |         CMOS_OUT |     LED5_4(0) | In(Net_620)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  RP_GPIO_5(0) | FB(Net_607)
-----+-----+-------+-----------+------------------+---------------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT |      P3_13(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      P3_14(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       P4_4(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |       P3_3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P3_4(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      P3_15(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P3_16(0) | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 6s.641ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.811ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.896ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPPSOC-Terminal_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.653ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.219ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.633ms
API generation phase: Elapsed time ==> 13s.356ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.003ms
