\begin{thebibliography}

@INPROCEEDINGS{riscv_vector_processor_perotti,
  author={Perotti, Matteo and Cavalcante, Matheus and Wistoff, Nils and Andri, Renzo and Cavigelli, Lukas and Benini, Luca},
  booktitle={2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP)}, 
  title={A “New Ara” for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design}, 
  year={2022},
  volume={},
  number={},
  pages={43-51},
  keywords={Program processors;Source coding;Systems architecture;Computer architecture;Throughput;Vector processors;Kernel;RISC-V;ISA;Vector;Efficiency},
  doi={10.1109/ASAP54787.2022.00017}}

@INPROCEEDINGS{cnn_vector_processor_rajeshwari,
  author={Rajeshwari, B and Lasya, V and Sourabh, T and Rajdev, Naman Chetan and Bhat, Srivathsa S},
  booktitle={2024 3rd International Conference on Applied Artificial Intelligence and Computing (ICAAIC)}, 
  title={Edge Computing Vector Processor for CNN Applications}, 
  year={2024},
  volume={},
  number={},
  pages={293-299},
  keywords={Computer architecture;Vectors;Internet;Vector processors;Artificial intelligence;Edge computing;Vector processor;Dadda multiplier;CNN unit;Parallelism and pipelining;Custom instructions},
  doi={10.1109/ICAAIC60222.2024.10574964}}

  @INPROCEEDINGS{cache_replacement_with_ml_sethumurugan,
  author={Sethumurugan, Subhash and Yin, Jieming and Sartori, John},
  booktitle={2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)}, 
  title={Designing a Cost-Effective Cache Replacement Policy using Machine Learning}, 
  year={2021},
  volume={},
  number={},
  pages={291-303},
  keywords={Training;System performance;Neural networks;Process control;Computer architecture;Reinforcement learning;Tools},
  doi={10.1109/HPCA51647.2021.00033}}

@inproceedings{tensorflow_riscv_louis,
  title={Towards deep learning using tensorflow lite on risc-v},
  author={Louis, Marcia Sahaya and Azad, Zahra and Delshadtehrani, Leila and Gupta, Suyog and Warden, Pete and Reddi, Vijay Janapa and Joshi, Ajay},
  booktitle={Third Workshop on Computer Architecture Research with RISC-V (CARRV)},
  volume={1},
  pages={6},
  year={2019}
}

@article{cache_optimization_waqas,
author = {Waqas, Muhammad and Shah, Munam},
year = {2015},
month = {04},
pages = {414-418},
title = {Cache Memory: An Analysis on Optimization Techniques},
volume = {4},
journal = {International Journal of Computer and Information Technology}
}

@misc{optimizing_memory_access_paterns_zheng,
      title={Optimizing Memory-Access Patterns for Deep Learning Accelerators}, 
      author={Hongbin Zheng and Sejong Oh and Huiqing Wang and Preston Briggs and Jiading Gai and Animesh Jain and Yizhi Liu and Rich Heaton and Randy Huang and Yida Wang},
      year={2020},
      eprint={2002.12798},
      archivePrefix={arXiv},
      primaryClass={cs.PF},
      url={https://arxiv.org/abs/2002.12798}, 
}


@InProceedings{learning_memory_access_patterns_hashemi,
  title = 	 {Learning Memory Access Patterns},
  author =       {Hashemi, Milad and Swersky, Kevin and Smith, Jamie and Ayers, Grant and Litz, Heiner and Chang, Jichuan and Kozyrakis, Christos and Ranganathan, Parthasarathy},
  booktitle = 	 {Proceedings of the 35th International Conference on Machine Learning},
  pages = 	 {1919--1928},
  year = 	 {2018},
  editor = 	 {Dy, Jennifer and Krause, Andreas},
  volume = 	 {80},
  series = 	 {Proceedings of Machine Learning Research},
  month = 	 {10--15 Jul},
  publisher =    {PMLR},
  pdf = 	 {http://proceedings.mlr.press/v80/hashemi18a/hashemi18a.pdf},
}

@ARTICLE{riscv_cache_attack_le,
  author={Le, Anh-Tien and Hoang, Trong-Thuc and Dao, Ba-Anh and Tsukamoto, Akira and Suzaki, Kuniyasu and Pham, Cong-Kha},
  journal={IEEE Access}, 
  title={A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor}, 
  year={2021},
  volume={9},
  number={},
  pages={164597-164612},
  keywords={Hardware;Computer architecture;Out of order;Side-channel attacks;Real-time systems;Monitoring;Machine learning;RISC-V;spectre;side-channel attack;machine learning;cache memory;hardware performance counters;real-time;software;security},
  doi={10.1109/ACCESS.2021.3134256}
}
  
@misc{riscv_vector_accelerator_arrow,
      title={Arrow: A RISC-V Vector Accelerator for Machine Learning Inference}, 
      author={Imad Al Assir and Mohamad El Iskandarani and Hadi Rayan Al Sandid and Mazen A. R. Saghir},
      year={2021},
      eprint={2107.07169},
      archivePrefix={arXiv},
      primaryClass={cs.AR},
      url={https://arxiv.org/abs/2107.07169}, 
}
 
\end{thebibliography}