<stg><name>pqcrystals_dilithium2_ref_poly_uniform_gamma1</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %nonce_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %nonce

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
entry:3 %buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %state_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="16">
<![CDATA[
entry:5 %t_0 = trunc i16 %nonce_read

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %t_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %nonce_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln362 = store i5 0, i5 %i_34

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln362 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i.i:0 %i_35 = load i5 %i_34

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.i:1 %zext_ln362 = zext i5 %i_35

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i.i:2 %icmp_ln362 = icmp_eq  i5 %i_35, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i.i:4 %add_ln362 = add i5 %i_35, i5 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i:5 %br_ln362 = br i1 %icmp_ln362, void %for.inc.i.i.i.split, void %pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.i.split:0 %specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln361"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.split:1 %state_s_addr_4 = getelementptr i64 %state_s, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="state_s_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
for.inc.i.i.i.split:2 %store_ln363 = store i64 0, i5 %state_s_addr_4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.i.split:3 %store_ln362 = store i5 %add_ln362, i5 %i_34

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i.split:4 %br_ln362 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:1 %nblocks_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="nblocks_assign"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:3 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:19 %store_ln474 = store i3 5, i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:20 %store_ln474 = store i10 0, i10 %idx

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:3 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="8" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:4 %state_pos = call i8 @keccak_absorb, i64 %state_s, i8 136, i6 48, i8 %t_0, i8 %t_1, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="8" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:4 %state_pos = call i8 @keccak_absorb, i64 %state_s, i8 136, i6 48, i8 %t_0, i8 %t_1, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:5 %i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %state_pos, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:10 %zext_ln450_4 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln450_4"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:11 %state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:12 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:6 %trunc_ln450 = trunc i8 %state_pos

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:7 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln450, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:8 %zext_ln450 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:9 %shl_ln450 = shl i64 31, i64 %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:12 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:13 %xor_ln450 = xor i64 %state_s_load, i64 %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:14 %store_ln450 = store i64 %xor_ln450, i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:15 %state_s_addr_3 = getelementptr i64 %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:16 %state_s_load_4 = load i5 %state_s_addr_3

]]></Node>
<StgValue><ssdm name="state_s_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:2 %empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:16 %state_s_load_4 = load i5 %state_s_addr_3

]]></Node>
<StgValue><ssdm name="state_s_load_4"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:17 %xor_ln451 = xor i64 %state_s_load_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:18 %store_ln451 = store i64 %xor_ln451, i5 %state_s_addr_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit:21 %br_ln474 = br void %VITIS_LOOP_476_2.i.i

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i:0 %nblocks_assign_load = load i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="nblocks_assign_load"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_476_2.i.i:1 %icmp_ln474 = icmp_eq  i3 %nblocks_assign_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_476_2.i.i:2 %empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i:3 %br_ln474 = br i1 %icmp_ln474, void %VITIS_LOOP_476_2.i.i.split, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:2 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:4 %add_ln479 = add i3 %nblocks_assign_load, i3 7

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:6 %store_ln474 = store i3 %add_ln479, i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="19">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1, i8 %buf, i2 %a_offset_read, i19 %a

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:2 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:0 %idx_load = load i10 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:3 %call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln474"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:5 %add_ln474 = add i10 %idx_load, i10 136

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:7 %store_ln474 = store i10 %add_ln474, i10 %idx

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:1 %specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln468"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:3 %call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln474"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:8 %br_ln474 = br void %VITIS_LOOP_476_2.i.i

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="19">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1, i8 %buf, i2 %a_offset_read, i19 %a

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.inc.i.preheader:1 %ret_ln499 = ret

]]></Node>
<StgValue><ssdm name="ret_ln499"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
