{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 19:27:15 2012 " "Info: Processing started: Thu May 31 19:27:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off STARTUP -c STARTUP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off STARTUP -c STARTUP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12M " "Info: Assuming node \"CLK_12M\" is an undefined clock" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12M register kickoff_num_CDCL6010\[0\] register kickoff_num_CDCL6010\[0\] 84.77 MHz 11.797 ns Internal " "Info: Clock \"CLK_12M\" has Internal fmax of 84.77 MHz between source register \"kickoff_num_CDCL6010\[0\]\" and destination register \"kickoff_num_CDCL6010\[0\]\" (period= 11.797 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.088 ns + Longest register register " "Info: + Longest register to register delay is 11.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kickoff_num_CDCL6010\[0\] 1 REG LC_X5_Y2_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N1; Fanout = 13; REG Node = 'kickoff_num_CDCL6010\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.740 ns) 2.818 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~3 2 COMB LC_X2_Y2_N8 4 " "Info: 2: + IC(2.078 ns) + CELL(0.740 ns) = 2.818 ns; Loc. = LC_X2_Y2_N8; Fanout = 4; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { kickoff_num_CDCL6010[0] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 } "NODE_NAME" } } { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.978 ns) 4.500 ns Add1~27 3 COMB LC_X2_Y2_N1 1 " "Info: 3: + IC(0.704 ns) + CELL(0.978 ns) = 4.500 ns; Loc. = LC_X2_Y2_N1; Fanout = 1; COMB Node = 'Add1~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 Add1~27 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.623 ns Add1~22 4 COMB LC_X2_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.623 ns; Loc. = LC_X2_Y2_N2; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~27 Add1~22 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.746 ns Add1~2 5 COMB LC_X2_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.746 ns; Loc. = LC_X2_Y2_N3; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~22 Add1~2 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.561 ns Add1~5 6 COMB LC_X2_Y2_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 5.561 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'Add1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add1~2 Add1~5 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.740 ns) 7.444 ns process_1~0 7 COMB LC_X2_Y2_N9 2 " "Info: 7: + IC(1.143 ns) + CELL(0.740 ns) = 7.444 ns; Loc. = LC_X2_Y2_N9; Fanout = 2; COMB Node = 'process_1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { Add1~5 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.511 ns) 9.752 ns process_1~4 8 COMB LC_X5_Y2_N8 3 " "Info: 8: + IC(1.797 ns) + CELL(0.511 ns) = 9.752 ns; Loc. = LC_X5_Y2_N8; Fanout = 3; COMB Node = 'process_1~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { process_1~0 process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.591 ns) 11.088 ns kickoff_num_CDCL6010\[0\] 9 REG LC_X5_Y2_N1 13 " "Info: 9: + IC(0.745 ns) + CELL(0.591 ns) = 11.088 ns; Loc. = LC_X5_Y2_N1; Fanout = 13; REG Node = 'kickoff_num_CDCL6010\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { process_1~4 kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.621 ns ( 41.68 % ) " "Info: Total cell delay = 4.621 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.467 ns ( 58.32 % ) " "Info: Total interconnect delay = 6.467 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.088 ns" { kickoff_num_CDCL6010[0] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 Add1~27 Add1~22 Add1~2 Add1~5 process_1~0 process_1~4 kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.088 ns" { kickoff_num_CDCL6010[0] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 {} Add1~27 {} Add1~22 {} Add1~2 {} Add1~5 {} process_1~0 {} process_1~4 {} kickoff_num_CDCL6010[0] {} } { 0.000ns 2.078ns 0.704ns 0.000ns 0.000ns 0.000ns 1.143ns 1.797ns 0.745ns } { 0.000ns 0.740ns 0.978ns 0.123ns 0.123ns 0.815ns 0.740ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 36 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 36; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns kickoff_num_CDCL6010\[0\] 2 REG LC_X5_Y2_N1 13 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N1; Fanout = 13; REG Node = 'kickoff_num_CDCL6010\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 36 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 36; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns kickoff_num_CDCL6010\[0\] 2 REG LC_X5_Y2_N1 13 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N1; Fanout = 13; REG Node = 'kickoff_num_CDCL6010\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.088 ns" { kickoff_num_CDCL6010[0] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 Add1~27 Add1~22 Add1~2 Add1~5 process_1~0 process_1~4 kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.088 ns" { kickoff_num_CDCL6010[0] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~3 {} Add1~27 {} Add1~22 {} Add1~2 {} Add1~5 {} process_1~0 {} process_1~4 {} kickoff_num_CDCL6010[0] {} } { 0.000ns 2.078ns 0.704ns 0.000ns 0.000ns 0.000ns 1.143ns 1.797ns 0.745ns } { 0.000ns 0.740ns 0.978ns 0.123ns 0.123ns 0.815ns 0.740ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12M SCLK_CDCL6010 SCLK_CDCL6010~reg0 8.440 ns register " "Info: tco from clock \"CLK_12M\" to destination pin \"SCLK_CDCL6010\" through register \"SCLK_CDCL6010~reg0\" is 8.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 36 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 36; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SCLK_CDCL6010~reg0 2 REG LC_X2_Y4_N6 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; REG Node = 'SCLK_CDCL6010~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SCLK_CDCL6010~reg0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SCLK_CDCL6010~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SCLK_CDCL6010~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.716 ns + Longest register pin " "Info: + Longest register to pin delay is 4.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCLK_CDCL6010~reg0 1 REG LC_X2_Y4_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; REG Node = 'SCLK_CDCL6010~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_CDCL6010~reg0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(2.322 ns) 4.716 ns SCLK_CDCL6010 2 PIN PIN_89 0 " "Info: 2: + IC(2.394 ns) + CELL(2.322 ns) = 4.716 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'SCLK_CDCL6010'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { SCLK_CDCL6010~reg0 SCLK_CDCL6010 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.24 % ) " "Info: Total cell delay = 2.322 ns ( 49.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 50.76 % ) " "Info: Total interconnect delay = 2.394 ns ( 50.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { SCLK_CDCL6010~reg0 SCLK_CDCL6010 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.716 ns" { SCLK_CDCL6010~reg0 {} SCLK_CDCL6010 {} } { 0.000ns 2.394ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SCLK_CDCL6010~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SCLK_CDCL6010~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { SCLK_CDCL6010~reg0 SCLK_CDCL6010 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.716 ns" { SCLK_CDCL6010~reg0 {} SCLK_CDCL6010 {} } { 0.000ns 2.394ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EXT_TMS F1_TMS 6.946 ns Longest " "Info: Longest tpd from source pin \"EXT_TMS\" to destination pin \"F1_TMS\" is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EXT_TMS 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'EXT_TMS'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_TMS } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.492 ns) + CELL(2.322 ns) 6.946 ns F1_TMS 2 PIN PIN_83 0 " "Info: 2: + IC(3.492 ns) + CELL(2.322 ns) = 6.946 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'F1_TMS'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { EXT_TMS F1_TMS } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 49.73 % ) " "Info: Total cell delay = 3.454 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 50.27 % ) " "Info: Total interconnect delay = 3.492 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { EXT_TMS F1_TMS } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { EXT_TMS {} EXT_TMS~combout {} F1_TMS {} } { 0.000ns 0.000ns 3.492ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 19:27:16 2012 " "Info: Processing ended: Thu May 31 19:27:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
