INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Papa/Desktop/VHDL/assignment/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Papa/Desktop/VHDL/assignment/traffic_light/traffic_light.srcs/sim_1/new/traffic_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_tb
