
OME Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d88  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000519e4  08007f68  08007f68  00008f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805994c  0805994c  0005b094  2**0
                  CONTENTS
  4 .ARM          00000008  0805994c  0805994c  0005a94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08059954  08059954  0005b094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08059954  08059954  0005a954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08059958  08059958  0005a958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  0805995c  0005b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e08  20000098  080599f0  0005b098  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ea0  080599f0  0005bea0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0005b094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00133852  00000000  00000000  0005b0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000840b  00000000  00000000  0018e916  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00025fe8  00000000  00000000  00196d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020d8  00000000  00000000  001bcd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00005d28  00000000  00000000  001bede8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003377e  00000000  00000000  001c4b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000424bc  00000000  00000000  001f828e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001323e4  00000000  00000000  0023a74a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0036cb2e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b18  00000000  00000000  0036cb74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0037368c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000098 	.word	0x20000098
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007f50 	.word	0x08007f50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000009c 	.word	0x2000009c
 800021c:	08007f50 	.word	0x08007f50

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Update_High_Scores>:
    uint64_t value = *(uint64_t*)address;
    return (uint16_t)(value & 0xFFFF);
}

// Funkcija za pisanje v flash pomnilnik
void Update_High_Scores(uint16_t new_score) {
 8000678:	b570      	push	{r4, r5, r6, lr}
    uint64_t value = *(uint64_t*)address;
 800067a:	4929      	ldr	r1, [pc, #164]	@ (8000720 <Update_High_Scores+0xa8>)
    return (uint16_t)(value & 0xFFFF);
 800067c:	880b      	ldrh	r3, [r1, #0]
void Update_High_Scores(uint16_t new_score) {
 800067e:	b088      	sub	sp, #32
    uint16_t scores[NUM_HIGH_SCORES];
    
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        scores[i] = Flash_Read_UInt16(HIGH_SCORES_BASE_ADDRESS + (i * 8));
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 8000680:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8000684:	4563      	cmp	r3, ip
 8000686:	bf08      	it	eq
 8000688:	2300      	moveq	r3, #0
 800068a:	f8ad 3008 	strh.w	r3, [sp, #8]
    return (uint16_t)(value & 0xFFFF);
 800068e:	890a      	ldrh	r2, [r1, #8]
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 8000690:	4562      	cmp	r2, ip
 8000692:	bf08      	it	eq
 8000694:	2200      	moveq	r2, #0
 8000696:	f8ad 200a 	strh.w	r2, [sp, #10]
    return (uint16_t)(value & 0xFFFF);
 800069a:	8a09      	ldrh	r1, [r1, #16]
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 800069c:	4561      	cmp	r1, ip
 800069e:	bf08      	it	eq
 80006a0:	2100      	moveq	r1, #0
    }
    
    int inserted = 0;
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        if(new_score > scores[i] && !inserted) {
 80006a2:	4298      	cmp	r0, r3
 80006a4:	f8ad 100c 	strh.w	r1, [sp, #12]
 80006a8:	d805      	bhi.n	80006b6 <Update_High_Scores+0x3e>
 80006aa:	4290      	cmp	r0, r2
 80006ac:	d834      	bhi.n	8000718 <Update_High_Scores+0xa0>
 80006ae:	4281      	cmp	r1, r0
 80006b0:	d330      	bcc.n	8000714 <Update_High_Scores+0x9c>
                                value);
            }
        }
        HAL_FLASH_Lock();
    }
}
 80006b2:	b008      	add	sp, #32
 80006b4:	bd70      	pop	{r4, r5, r6, pc}
                scores[j] = scores[j-1];
 80006b6:	f8ad 300a 	strh.w	r3, [sp, #10]
 80006ba:	f8ad 200c 	strh.w	r2, [sp, #12]
            for(int j = NUM_HIGH_SCORES - 1; j > i; j--) {
 80006be:	2300      	movs	r3, #0
            scores[i] = new_score;
 80006c0:	aa08      	add	r2, sp, #32
 80006c2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006c6:	2400      	movs	r4, #0
            scores[i] = new_score;
 80006c8:	f823 0c18 	strh.w	r0, [r3, #-24]
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006cc:	2502      	movs	r5, #2
        HAL_FLASH_Unlock();
 80006ce:	f003 fa9f 	bl	8003c10 <HAL_FLASH_Unlock>
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006d2:	22ff      	movs	r2, #255	@ 0xff
 80006d4:	2301      	movs	r3, #1
        if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) == HAL_OK) {
 80006d6:	a901      	add	r1, sp, #4
 80006d8:	a804      	add	r0, sp, #16
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006da:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80006de:	e9cd 2306 	strd	r2, r3, [sp, #24]
        if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) == HAL_OK) {
 80006e2:	f003 fadd 	bl	8003ca0 <HAL_FLASHEx_Erase>
 80006e6:	b988      	cbnz	r0, 800070c <Update_High_Scores+0x94>
 80006e8:	4c0d      	ldr	r4, [pc, #52]	@ (8000720 <Update_High_Scores+0xa8>)
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 80006ea:	4e0e      	ldr	r6, [pc, #56]	@ (8000724 <Update_High_Scores+0xac>)
 80006ec:	ad02      	add	r5, sp, #8
                value = (value & ~0xFFFFULL) | scores[i];
 80006ee:	f835 2b02 	ldrh.w	r2, [r5], #2
                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 
 80006f2:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80006f6:	4621      	mov	r1, r4
 80006f8:	f04f 33ff 	mov.w	r3, #4294967295
 80006fc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000700:	3408      	adds	r4, #8
                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 
 8000702:	2000      	movs	r0, #0
 8000704:	f003 f9cc 	bl	8003aa0 <HAL_FLASH_Program>
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000708:	42b4      	cmp	r4, r6
 800070a:	d1f0      	bne.n	80006ee <Update_High_Scores+0x76>
        HAL_FLASH_Lock();
 800070c:	f003 fa94 	bl	8003c38 <HAL_FLASH_Lock>
}
 8000710:	b008      	add	sp, #32
 8000712:	bd70      	pop	{r4, r5, r6, pc}
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000714:	2302      	movs	r3, #2
 8000716:	e7d3      	b.n	80006c0 <Update_High_Scores+0x48>
                scores[j] = scores[j-1];
 8000718:	f8ad 200c 	strh.w	r2, [sp, #12]
 800071c:	2301      	movs	r3, #1
 800071e:	e7cf      	b.n	80006c0 <Update_High_Scores+0x48>
 8000720:	0807f800 	.word	0x0807f800
 8000724:	0807f818 	.word	0x0807f818

08000728 <Get_High_Scores>:
    uint64_t value = *(uint64_t*)address;
 8000728:	4b04      	ldr	r3, [pc, #16]	@ (800073c <Get_High_Scores+0x14>)

uint16_t* Get_High_Scores(void) {
    static uint16_t scores[NUM_HIGH_SCORES];
    
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        scores[i] = Flash_Read_UInt16(HIGH_SCORES_BASE_ADDRESS + (i * 8));
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <Get_High_Scores+0x18>)
    return (uint16_t)(value & 0xFFFF);
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	8002      	strh	r2, [r0, #0]
 8000730:	689a      	ldr	r2, [r3, #8]
 8000732:	691b      	ldr	r3, [r3, #16]
 8000734:	8042      	strh	r2, [r0, #2]
 8000736:	8083      	strh	r3, [r0, #4]
    }
    
    return scores;
}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	0807f800 	.word	0x0807f800
 8000740:	200000b4 	.word	0x200000b4

08000744 <Intro>:
		exit_value = 0;
		break;
	}
}

uint8_t Intro() {
 8000744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static INTRO_states_t state = INTRO_INIT;
	uint8_t exit_value = 0;

	switch (state) {
 8000746:	4e2a      	ldr	r6, [pc, #168]	@ (80007f0 <Intro+0xac>)
 8000748:	7831      	ldrb	r1, [r6, #0]
 800074a:	2901      	cmp	r1, #1
 800074c:	d044      	beq.n	80007d8 <Intro+0x94>
 800074e:	2902      	cmp	r1, #2
 8000750:	d038      	beq.n	80007c4 <Intro+0x80>
 8000752:	b151      	cbz	r1, 800076a <Intro+0x26>
			exit_value = 1;
		}
		break;

	default:
		printf("Intro(): Error - unknown state (%d)", state);
 8000754:	4827      	ldr	r0, [pc, #156]	@ (80007f4 <Intro+0xb0>)
 8000756:	f006 fb35 	bl	8006dc4 <iprintf>
		HAL_Delay(5000);
 800075a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800075e:	f002 fa71 	bl	8002c44 <HAL_Delay>
		state = INTRO_INIT;
 8000762:	2300      	movs	r3, #0
 8000764:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 8000766:	2000      	movs	r0, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 8000768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		OBJ_init();
 800076a:	f001 fb53 	bl	8001e14 <OBJ_init>
		GFX_draw_gfx_object(&background);
 800076e:	4822      	ldr	r0, [pc, #136]	@ (80007f8 <Intro+0xb4>)
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 8000770:	4d22      	ldr	r5, [pc, #136]	@ (80007fc <Intro+0xb8>)
		GFX_draw_gfx_object(&background);
 8000772:	f000 fba3 	bl	8000ebc <GFX_draw_gfx_object>
		GFX_draw_one_gfx_object_on_background(&intro_sprite, &background);
 8000776:	4920      	ldr	r1, [pc, #128]	@ (80007f8 <Intro+0xb4>)
 8000778:	4821      	ldr	r0, [pc, #132]	@ (8000800 <Intro+0xbc>)
 800077a:	f000 ff63 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
		TIMUT_stopwatch_set_time_mark(&stopwatch_leds);
 800077e:	481f      	ldr	r0, [pc, #124]	@ (80007fc <Intro+0xb8>)
 8000780:	f005 fe80 	bl	8006484 <TIMUT_stopwatch_set_time_mark>
		int a = 0x01;
 8000784:	2401      	movs	r4, #1
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 8000786:	f640 37b8 	movw	r7, #3000	@ 0xbb8
			LEDs_write(a);
 800078a:	b2e0      	uxtb	r0, r4
 800078c:	f005 fb0c 	bl	8005da8 <LEDs_write>
			a = a << 1;
 8000790:	0064      	lsls	r4, r4, #1
			HAL_Delay(100);
 8000792:	2064      	movs	r0, #100	@ 0x64
 8000794:	f002 fa56 	bl	8002c44 <HAL_Delay>
			if (a == 0x80) {
 8000798:	2c80      	cmp	r4, #128	@ 0x80
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 800079a:	4628      	mov	r0, r5
			if (a == 0x80) {
 800079c:	d00c      	beq.n	80007b8 <Intro+0x74>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 800079e:	f005 fe9d 	bl	80064dc <TIMUT_get_stopwatch_elapsed_time>
 80007a2:	42b8      	cmp	r0, r7
 80007a4:	d9f1      	bls.n	800078a <Intro+0x46>
				LEDs_off(0xFF);
 80007a6:	20ff      	movs	r0, #255	@ 0xff
 80007a8:	f005 faca 	bl	8005d40 <LEDs_off>
		KBD_flush();
 80007ac:	f005 fca4 	bl	80060f8 <KBD_flush>
		state = INTRO_PRESS_ANY_KEY;
 80007b0:	2301      	movs	r3, #1
 80007b2:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 80007b4:	2000      	movs	r0, #0
 80007b6:	e7d7      	b.n	8000768 <Intro+0x24>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80007b8:	f005 fe90 	bl	80064dc <TIMUT_get_stopwatch_elapsed_time>
 80007bc:	42b8      	cmp	r0, r7
 80007be:	d8f2      	bhi.n	80007a6 <Intro+0x62>
				a = 0x01;
 80007c0:	2401      	movs	r4, #1
 80007c2:	e7e2      	b.n	800078a <Intro+0x46>
		key = KBD_get_pressed_key();
 80007c4:	f005 fc84 	bl	80060d0 <KBD_get_pressed_key>
 80007c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <Intro+0xc0>)
		if (key != BTN_NONE) {
 80007ca:	2807      	cmp	r0, #7
		key = KBD_get_pressed_key();
 80007cc:	7018      	strb	r0, [r3, #0]
		if (key != BTN_NONE) {
 80007ce:	d0ca      	beq.n	8000766 <Intro+0x22>
			state = INTRO_INIT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7033      	strb	r3, [r6, #0]
			exit_value = 1;
 80007d4:	2001      	movs	r0, #1
}
 80007d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		GFX_clear_gfx_object_on_background(&intro_sprite, &background);
 80007d8:	4907      	ldr	r1, [pc, #28]	@ (80007f8 <Intro+0xb4>)
 80007da:	4809      	ldr	r0, [pc, #36]	@ (8000800 <Intro+0xbc>)
 80007dc:	f000 ffb2 	bl	8001744 <GFX_clear_gfx_object_on_background>
		GFX_draw_one_gfx_object_on_background(&press_ok_sprite, &background);
 80007e0:	4905      	ldr	r1, [pc, #20]	@ (80007f8 <Intro+0xb4>)
 80007e2:	4809      	ldr	r0, [pc, #36]	@ (8000808 <Intro+0xc4>)
 80007e4:	f000 ff2e 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
		state = INTRO_WAIT_FOR_ANY_KEY;
 80007e8:	2302      	movs	r3, #2
 80007ea:	7033      	strb	r3, [r6, #0]
		break;
 80007ec:	e7bb      	b.n	8000766 <Intro+0x22>
 80007ee:	bf00      	nop
 80007f0:	200000c5 	.word	0x200000c5
 80007f4:	08007f68 	.word	0x08007f68
 80007f8:	20000458 	.word	0x20000458
 80007fc:	200002dc 	.word	0x200002dc
 8000800:	200004a4 	.word	0x200004a4
 8000804:	200002e4 	.word	0x200002e4
 8000808:	200003c0 	.word	0x200003c0

0800080c <GamePlay_UpdateChanges>:

void GamePlay_UpdateChanges(void) {
 800080c:	b510      	push	{r4, lr}
    static stopwatch_handle_t update_stopwatch_misko;
    static uint8_t timers_initialized = 0;

    if (!timers_initialized) {
 800080e:	4c20      	ldr	r4, [pc, #128]	@ (8000890 <GamePlay_UpdateChanges+0x84>)
 8000810:	7823      	ldrb	r3, [r4, #0]
 8000812:	b33b      	cbz	r3, 8000864 <GamePlay_UpdateChanges+0x58>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_misko);    
        timers_initialized = 1;
    }

	GFX_display_text_object(&score_text);
 8000814:	481f      	ldr	r0, [pc, #124]	@ (8000894 <GamePlay_UpdateChanges+0x88>)
 8000816:	f001 f829 	bl	800186c <GFX_display_text_object>
	GFX_display_text_object(&score_box_title);
 800081a:	481f      	ldr	r0, [pc, #124]	@ (8000898 <GamePlay_UpdateChanges+0x8c>)
 800081c:	f001 f826 	bl	800186c <GFX_display_text_object>


    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_misko, 10)) {
 8000820:	481e      	ldr	r0, [pc, #120]	@ (800089c <GamePlay_UpdateChanges+0x90>)
 8000822:	210a      	movs	r1, #10
 8000824:	f005 fe42 	bl	80064ac <TIMUT_stopwatch_has_another_X_ms_passed>
 8000828:	b900      	cbnz	r0, 800082c <GamePlay_UpdateChanges+0x20>
			GFX_draw_obstacle_pair_on_background(&obstacle_pair3, &background);
		}		
		
    }

}
 800082a:	bd10      	pop	{r4, pc}
        GFX_update_moving_gfx_object_location(&misko);
 800082c:	481c      	ldr	r0, [pc, #112]	@ (80008a0 <GamePlay_UpdateChanges+0x94>)
 800082e:	f000 fce3 	bl	80011f8 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000832:	491c      	ldr	r1, [pc, #112]	@ (80008a4 <GamePlay_UpdateChanges+0x98>)
 8000834:	481a      	ldr	r0, [pc, #104]	@ (80008a0 <GamePlay_UpdateChanges+0x94>)
 8000836:	f000 ff05 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
		if(obstacle_pair1_spawned == 1) {
 800083a:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <GamePlay_UpdateChanges+0x9c>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d01e      	beq.n	8000880 <GamePlay_UpdateChanges+0x74>
		if(obstacle_pair2_spawned == 1) {
 8000842:	4b1a      	ldr	r3, [pc, #104]	@ (80008ac <GamePlay_UpdateChanges+0xa0>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d012      	beq.n	8000870 <GamePlay_UpdateChanges+0x64>
		if(obstacle_pair3_spawned == 1) {
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <GamePlay_UpdateChanges+0xa4>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d1eb      	bne.n	800082a <GamePlay_UpdateChanges+0x1e>
			GFX_update_obstacle_pair_location(&obstacle_pair3);
 8000852:	4818      	ldr	r0, [pc, #96]	@ (80008b4 <GamePlay_UpdateChanges+0xa8>)
 8000854:	f001 f92c 	bl	8001ab0 <GFX_update_obstacle_pair_location>
}
 8000858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			GFX_draw_obstacle_pair_on_background(&obstacle_pair3, &background);
 800085c:	4911      	ldr	r1, [pc, #68]	@ (80008a4 <GamePlay_UpdateChanges+0x98>)
 800085e:	4815      	ldr	r0, [pc, #84]	@ (80008b4 <GamePlay_UpdateChanges+0xa8>)
 8000860:	f001 ba3a 	b.w	8001cd8 <GFX_draw_obstacle_pair_on_background>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_misko);    
 8000864:	480d      	ldr	r0, [pc, #52]	@ (800089c <GamePlay_UpdateChanges+0x90>)
 8000866:	f005 fe0d 	bl	8006484 <TIMUT_stopwatch_set_time_mark>
        timers_initialized = 1;
 800086a:	2301      	movs	r3, #1
 800086c:	7023      	strb	r3, [r4, #0]
 800086e:	e7d1      	b.n	8000814 <GamePlay_UpdateChanges+0x8>
			GFX_update_obstacle_pair_location(&obstacle_pair2);
 8000870:	4811      	ldr	r0, [pc, #68]	@ (80008b8 <GamePlay_UpdateChanges+0xac>)
 8000872:	f001 f91d 	bl	8001ab0 <GFX_update_obstacle_pair_location>
			GFX_draw_obstacle_pair_on_background(&obstacle_pair2, &background);
 8000876:	490b      	ldr	r1, [pc, #44]	@ (80008a4 <GamePlay_UpdateChanges+0x98>)
 8000878:	480f      	ldr	r0, [pc, #60]	@ (80008b8 <GamePlay_UpdateChanges+0xac>)
 800087a:	f001 fa2d 	bl	8001cd8 <GFX_draw_obstacle_pair_on_background>
 800087e:	e7e4      	b.n	800084a <GamePlay_UpdateChanges+0x3e>
			GFX_update_obstacle_pair_location(&obstacle_pair1);
 8000880:	480e      	ldr	r0, [pc, #56]	@ (80008bc <GamePlay_UpdateChanges+0xb0>)
 8000882:	f001 f915 	bl	8001ab0 <GFX_update_obstacle_pair_location>
			GFX_draw_obstacle_pair_on_background(&obstacle_pair1, &background);
 8000886:	4907      	ldr	r1, [pc, #28]	@ (80008a4 <GamePlay_UpdateChanges+0x98>)
 8000888:	480c      	ldr	r0, [pc, #48]	@ (80008bc <GamePlay_UpdateChanges+0xb0>)
 800088a:	f001 fa25 	bl	8001cd8 <GFX_draw_obstacle_pair_on_background>
 800088e:	e7d8      	b.n	8000842 <GamePlay_UpdateChanges+0x36>
 8000890:	200000c4 	.word	0x200000c4
 8000894:	2000034c 	.word	0x2000034c
 8000898:	20000360 	.word	0x20000360
 800089c:	200000bc 	.word	0x200000bc
 80008a0:	20000374 	.word	0x20000374
 80008a4:	20000458 	.word	0x20000458
 80008a8:	200000f4 	.word	0x200000f4
 80008ac:	200000f0 	.word	0x200000f0
 80008b0:	200000ec 	.word	0x200000ec
 80008b4:	200000f8 	.word	0x200000f8
 80008b8:	20000190 	.word	0x20000190
 80008bc:	20000228 	.word	0x20000228

080008c0 <GamePlay>:

uint8_t GamePlay() {
 80008c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    static GAMEPLAY_states_t gameplay_state = GAMEPLAY_INIT;
    uint8_t exit_value = 0;

    switch (gameplay_state) {
 80008c4:	4cad      	ldr	r4, [pc, #692]	@ (8000b7c <GamePlay+0x2bc>)
 80008c6:	f894 8000 	ldrb.w	r8, [r4]
uint8_t GamePlay() {
 80008ca:	b083      	sub	sp, #12
    switch (gameplay_state) {
 80008cc:	f1b8 0f00 	cmp.w	r8, #0
 80008d0:	d012      	beq.n	80008f8 <GamePlay+0x38>
 80008d2:	f1b8 0f01 	cmp.w	r8, #1
 80008d6:	d02a      	beq.n	800092e <GamePlay+0x6e>
        }

        break;

    default:
        printf("GamePlay(): Error - unknown state (%d)", gameplay_state);
 80008d8:	4641      	mov	r1, r8
 80008da:	48a9      	ldr	r0, [pc, #676]	@ (8000b80 <GamePlay+0x2c0>)
 80008dc:	f006 fa72 	bl	8006dc4 <iprintf>
        HAL_Delay(5000);
 80008e0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008e4:	f002 f9ae 	bl	8002c44 <HAL_Delay>
        gameplay_state = GAMEPLAY_INIT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	7023      	strb	r3, [r4, #0]
        exit_value = 0;
 80008ec:	f04f 0800 	mov.w	r8, #0
        exit_value = 0;
        break;
    }

    return exit_value;
}
 80008f0:	4640      	mov	r0, r8
 80008f2:	b003      	add	sp, #12
 80008f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        OBJ_set_score_text_value(game_status.score);
 80008f8:	4da2      	ldr	r5, [pc, #648]	@ (8000b84 <GamePlay+0x2c4>)
        OBJ_init();
 80008fa:	f001 fa8b 	bl	8001e14 <OBJ_init>
        OBJ_set_score_text_value(game_status.score);
 80008fe:	f9b5 0000 	ldrsh.w	r0, [r5]
 8000902:	f001 fba3 	bl	800204c <OBJ_set_score_text_value>
        GFX_display_text_object(&score_box_title);
 8000906:	48a0      	ldr	r0, [pc, #640]	@ (8000b88 <GamePlay+0x2c8>)
 8000908:	f000 ffb0 	bl	800186c <GFX_display_text_object>
        GFX_display_text_object(&score_text);
 800090c:	489f      	ldr	r0, [pc, #636]	@ (8000b8c <GamePlay+0x2cc>)
 800090e:	f000 ffad 	bl	800186c <GFX_display_text_object>
        GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000912:	489f      	ldr	r0, [pc, #636]	@ (8000b90 <GamePlay+0x2d0>)
 8000914:	499f      	ldr	r1, [pc, #636]	@ (8000b94 <GamePlay+0x2d4>)
 8000916:	f000 fe95 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
        GFX_set_gfx_object_velocity(&misko, 0, 0);
 800091a:	489d      	ldr	r0, [pc, #628]	@ (8000b90 <GamePlay+0x2d0>)
 800091c:	4642      	mov	r2, r8
 800091e:	4641      	mov	r1, r8
 8000920:	f000 fbbe 	bl	80010a0 <GFX_set_gfx_object_velocity>
        gameplay_state = GAMEPLAY_JUMP;
 8000924:	2301      	movs	r3, #1
 8000926:	7023      	strb	r3, [r4, #0]
		game_status.score = 0;
 8000928:	f8a5 8000 	strh.w	r8, [r5]
        break;
 800092c:	e7de      	b.n	80008ec <GamePlay+0x2c>
        KBD_flush();
 800092e:	f005 fbe3 	bl	80060f8 <KBD_flush>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 8000932:	4998      	ldr	r1, [pc, #608]	@ (8000b94 <GamePlay+0x2d4>)
 8000934:	4898      	ldr	r0, [pc, #608]	@ (8000b98 <GamePlay+0x2d8>)
 8000936:	f8df b2b0 	ldr.w	fp, [pc, #688]	@ 8000be8 <GamePlay+0x328>
 800093a:	f8df a268 	ldr.w	sl, [pc, #616]	@ 8000ba4 <GamePlay+0x2e4>
 800093e:	4c94      	ldr	r4, [pc, #592]	@ (8000b90 <GamePlay+0x2d0>)
                TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
 8000940:	f8df 92a8 	ldr.w	r9, [pc, #680]	@ 8000bec <GamePlay+0x32c>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 8000944:	f000 fefe 	bl	8001744 <GFX_clear_gfx_object_on_background>
            KBD_scan();
 8000948:	f005 fb98 	bl	800607c <KBD_scan>
            pressed_button = KBD_get_pressed_key();
 800094c:	f005 fbc0 	bl	80060d0 <KBD_get_pressed_key>
            if (pressed_button == BTN_OK) {
 8000950:	2804      	cmp	r0, #4
            pressed_button = KBD_get_pressed_key();
 8000952:	f88b 0000 	strb.w	r0, [fp]
            if (pressed_button == BTN_OK) {
 8000956:	f000 80ad 	beq.w	8000ab4 <GamePlay+0x1f4>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
 800095a:	21c8      	movs	r1, #200	@ 0xc8
 800095c:	4648      	mov	r0, r9
 800095e:	f005 fd97 	bl	8006490 <TIMUT_stopwatch_has_X_ms_passed>
 8000962:	2800      	cmp	r0, #0
 8000964:	f040 80ba 	bne.w	8000adc <GamePlay+0x21c>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch_obstacles, 1500)) {
 8000968:	488c      	ldr	r0, [pc, #560]	@ (8000b9c <GamePlay+0x2dc>)
 800096a:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800096e:	f005 fd9d 	bl	80064ac <TIMUT_stopwatch_has_another_X_ms_passed>
 8000972:	b150      	cbz	r0, 800098a <GamePlay+0xca>
				if (obstacle_number == 1) {
 8000974:	4e8a      	ldr	r6, [pc, #552]	@ (8000ba0 <GamePlay+0x2e0>)
 8000976:	6835      	ldr	r5, [r6, #0]
 8000978:	2d01      	cmp	r5, #1
 800097a:	f000 8157 	beq.w	8000c2c <GamePlay+0x36c>
				} else if (obstacle_number == 2) {
 800097e:	2d02      	cmp	r5, #2
 8000980:	f000 8186 	beq.w	8000c90 <GamePlay+0x3d0>
				} else if (obstacle_number == 3) {
 8000984:	2d03      	cmp	r5, #3
 8000986:	f000 81a1 	beq.w	8000ccc <GamePlay+0x40c>
            GamePlay_UpdateChanges();
 800098a:	f7ff ff3f 	bl	800080c <GamePlay_UpdateChanges>
            GFX_get_object_movement_area(&misko, &movement_area);
 800098e:	4985      	ldr	r1, [pc, #532]	@ (8000ba4 <GamePlay+0x2e4>)
 8000990:	4620      	mov	r0, r4
 8000992:	f000 fcbd 	bl	8001310 <GFX_get_object_movement_area>
            if (movement_area.y_max == 239) {
 8000996:	f9ba 3006 	ldrsh.w	r3, [sl, #6]
 800099a:	2bef      	cmp	r3, #239	@ 0xef
 800099c:	f000 816f 	beq.w	8000c7e <GamePlay+0x3be>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair1, &movement_area);
 80009a0:	4d81      	ldr	r5, [pc, #516]	@ (8000ba8 <GamePlay+0x2e8>)
 80009a2:	4980      	ldr	r1, [pc, #512]	@ (8000ba4 <GamePlay+0x2e4>)
 80009a4:	4628      	mov	r0, r5
 80009a6:	f001 f9a3 	bl	8001cf0 <GFX_get_obstacle_pair_movement_area>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair2, &movement_area);
 80009aa:	497e      	ldr	r1, [pc, #504]	@ (8000ba4 <GamePlay+0x2e4>)
 80009ac:	487f      	ldr	r0, [pc, #508]	@ (8000bac <GamePlay+0x2ec>)
 80009ae:	f001 f99f 	bl	8001cf0 <GFX_get_obstacle_pair_movement_area>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair3, &movement_area);
 80009b2:	497c      	ldr	r1, [pc, #496]	@ (8000ba4 <GamePlay+0x2e4>)
 80009b4:	487e      	ldr	r0, [pc, #504]	@ (8000bb0 <GamePlay+0x2f0>)
 80009b6:	f001 f99b 	bl	8001cf0 <GFX_get_obstacle_pair_movement_area>
			if (obstacle_pair1.bottom.location.x_min == 1 && obstacle_pair1_cleaned == 0) {
 80009ba:	f9b5 3058 	ldrsh.w	r3, [r5, #88]	@ 0x58
 80009be:	2b01      	cmp	r3, #1
 80009c0:	f000 80a2 	beq.w	8000b08 <GamePlay+0x248>
			if (obstacle_pair2.bottom.location.x_min == 1 && obstacle_pair2_cleaned == 0) {
 80009c4:	4f79      	ldr	r7, [pc, #484]	@ (8000bac <GamePlay+0x2ec>)
 80009c6:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	f000 80b0 	beq.w	8000b30 <GamePlay+0x270>
			if (obstacle_pair3.bottom.location.x_min == 1 && obstacle_pair3_cleaned == 0) {
 80009d0:	4e77      	ldr	r6, [pc, #476]	@ (8000bb0 <GamePlay+0x2f0>)
 80009d2:	f9b6 3058 	ldrsh.w	r3, [r6, #88]	@ 0x58
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	f000 8087 	beq.w	8000aea <GamePlay+0x22a>
			if ((GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.top) && obstacle_pair1_spawned == 1) ||
 80009dc:	4972      	ldr	r1, [pc, #456]	@ (8000ba8 <GamePlay+0x2e8>)
 80009de:	4620      	mov	r0, r4
 80009e0:	f000 fcce 	bl	8001380 <GFX_are_gfx_objects_overlapping>
 80009e4:	b120      	cbz	r0, 80009f0 <GamePlay+0x130>
 80009e6:	4b73      	ldr	r3, [pc, #460]	@ (8000bb4 <GamePlay+0x2f4>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	f000 813b 	beq.w	8000c66 <GamePlay+0x3a6>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.bottom)&& obstacle_pair1_spawned == 1) ||
 80009f0:	4971      	ldr	r1, [pc, #452]	@ (8000bb8 <GamePlay+0x2f8>)
 80009f2:	4620      	mov	r0, r4
 80009f4:	f000 fcc4 	bl	8001380 <GFX_are_gfx_objects_overlapping>
			if ((GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.top) && obstacle_pair1_spawned == 1) ||
 80009f8:	b120      	cbz	r0, 8000a04 <GamePlay+0x144>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.bottom)&& obstacle_pair1_spawned == 1) ||
 80009fa:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb4 <GamePlay+0x2f4>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	f000 8131 	beq.w	8000c66 <GamePlay+0x3a6>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.top) && obstacle_pair2_spawned == 1) ||
 8000a04:	4969      	ldr	r1, [pc, #420]	@ (8000bac <GamePlay+0x2ec>)
 8000a06:	4620      	mov	r0, r4
 8000a08:	f000 fcba 	bl	8001380 <GFX_are_gfx_objects_overlapping>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.bottom)&& obstacle_pair1_spawned == 1) ||
 8000a0c:	b120      	cbz	r0, 8000a18 <GamePlay+0x158>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.top) && obstacle_pair2_spawned == 1) ||
 8000a0e:	4b6b      	ldr	r3, [pc, #428]	@ (8000bbc <GamePlay+0x2fc>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	f000 8127 	beq.w	8000c66 <GamePlay+0x3a6>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.bottom)&& obstacle_pair2_spawned == 1)  ||
 8000a18:	4969      	ldr	r1, [pc, #420]	@ (8000bc0 <GamePlay+0x300>)
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	f000 fcb0 	bl	8001380 <GFX_are_gfx_objects_overlapping>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.top) && obstacle_pair2_spawned == 1) ||
 8000a20:	b120      	cbz	r0, 8000a2c <GamePlay+0x16c>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.bottom)&& obstacle_pair2_spawned == 1)  ||
 8000a22:	4b66      	ldr	r3, [pc, #408]	@ (8000bbc <GamePlay+0x2fc>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	f000 811d 	beq.w	8000c66 <GamePlay+0x3a6>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair3.top) && obstacle_pair3_spawned == 1) ||
 8000a2c:	4960      	ldr	r1, [pc, #384]	@ (8000bb0 <GamePlay+0x2f0>)
 8000a2e:	4620      	mov	r0, r4
 8000a30:	f000 fca6 	bl	8001380 <GFX_are_gfx_objects_overlapping>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair2.bottom)&& obstacle_pair2_spawned == 1)  ||
 8000a34:	b120      	cbz	r0, 8000a40 <GamePlay+0x180>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair3.top) && obstacle_pair3_spawned == 1) ||
 8000a36:	4b63      	ldr	r3, [pc, #396]	@ (8000bc4 <GamePlay+0x304>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	f000 8113 	beq.w	8000c66 <GamePlay+0x3a6>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair3.bottom)&& obstacle_pair3_spawned == 1)) {
 8000a40:	4961      	ldr	r1, [pc, #388]	@ (8000bc8 <GamePlay+0x308>)
 8000a42:	4620      	mov	r0, r4
 8000a44:	f000 fc9c 	bl	8001380 <GFX_are_gfx_objects_overlapping>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair3.top) && obstacle_pair3_spawned == 1) ||
 8000a48:	b120      	cbz	r0, 8000a54 <GamePlay+0x194>
			(GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair3.bottom)&& obstacle_pair3_spawned == 1)) {
 8000a4a:	4b5e      	ldr	r3, [pc, #376]	@ (8000bc4 <GamePlay+0x304>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	f000 8109 	beq.w	8000c66 <GamePlay+0x3a6>
			if (misko.location.x_center > obstacle_pair1.top.location.x_min && obstacle_pair1_spawned == 1 && !obstacle_pair1_scored) {
 8000a54:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
 8000a58:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	da03      	bge.n	8000a68 <GamePlay+0x1a8>
 8000a60:	4a54      	ldr	r2, [pc, #336]	@ (8000bb4 <GamePlay+0x2f4>)
 8000a62:	6812      	ldr	r2, [r2, #0]
 8000a64:	2a01      	cmp	r2, #1
 8000a66:	d072      	beq.n	8000b4e <GamePlay+0x28e>
			if (misko.location.x_center > obstacle_pair2.top.location.x_min && obstacle_pair2_spawned == 1 && !obstacle_pair2_scored) {
 8000a68:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	da04      	bge.n	8000a7a <GamePlay+0x1ba>
 8000a70:	4a52      	ldr	r2, [pc, #328]	@ (8000bbc <GamePlay+0x2fc>)
 8000a72:	6815      	ldr	r5, [r2, #0]
 8000a74:	2d01      	cmp	r5, #1
 8000a76:	f000 80bb 	beq.w	8000bf0 <GamePlay+0x330>
			if (misko.location.x_center > obstacle_pair3.top.location.x_min && obstacle_pair3_spawned == 1 && !obstacle_pair3_scored) {
 8000a7a:	f9b6 200c 	ldrsh.w	r2, [r6, #12]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	f6bf af62 	bge.w	8000948 <GamePlay+0x88>
 8000a84:	4a4f      	ldr	r2, [pc, #316]	@ (8000bc4 <GamePlay+0x304>)
 8000a86:	6815      	ldr	r5, [r2, #0]
 8000a88:	2d01      	cmp	r5, #1
 8000a8a:	f47f af5d 	bne.w	8000948 <GamePlay+0x88>
 8000a8e:	4f4f      	ldr	r7, [pc, #316]	@ (8000bcc <GamePlay+0x30c>)
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	2a00      	cmp	r2, #0
 8000a94:	f47f af58 	bne.w	8000948 <GamePlay+0x88>
				if (misko.location.x_center > obstacle_pair3.top.location.x_center) {
 8000a98:	f9b6 2014 	ldrsh.w	r2, [r6, #20]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	f6bf af53 	bge.w	8000948 <GamePlay+0x88>
					game_status.score += 1;
 8000aa2:	4b38      	ldr	r3, [pc, #224]	@ (8000b84 <GamePlay+0x2c4>)
 8000aa4:	8818      	ldrh	r0, [r3, #0]
 8000aa6:	3001      	adds	r0, #1
 8000aa8:	b200      	sxth	r0, r0
 8000aaa:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
 8000aac:	f001 face 	bl	800204c <OBJ_set_score_text_value>
					obstacle_pair3_scored = 1; 
 8000ab0:	603d      	str	r5, [r7, #0]
 8000ab2:	e749      	b.n	8000948 <GamePlay+0x88>
                if (moving_obstacles == 0) {
 8000ab4:	4b46      	ldr	r3, [pc, #280]	@ (8000bd0 <GamePlay+0x310>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	f000 80af 	beq.w	8000c1c <GamePlay+0x35c>
                TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
 8000abe:	4648      	mov	r0, r9
 8000ac0:	f005 fce0 	bl	8006484 <TIMUT_stopwatch_set_time_mark>
                GFX_set_gfx_object_velocity(&misko, 0, 2);
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4620      	mov	r0, r4
 8000ac8:	2202      	movs	r2, #2
 8000aca:	f000 fae9 	bl	80010a0 <GFX_set_gfx_object_velocity>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
 8000ace:	21c8      	movs	r1, #200	@ 0xc8
 8000ad0:	4648      	mov	r0, r9
 8000ad2:	f005 fcdd 	bl	8006490 <TIMUT_stopwatch_has_X_ms_passed>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	f43f af46 	beq.w	8000968 <GamePlay+0xa8>
                GFX_set_gfx_object_velocity(&misko, 0, -2);
 8000adc:	f06f 0201 	mvn.w	r2, #1
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4620      	mov	r0, r4
 8000ae4:	f000 fadc 	bl	80010a0 <GFX_set_gfx_object_velocity>
 8000ae8:	e73e      	b.n	8000968 <GamePlay+0xa8>
			if (obstacle_pair3.bottom.location.x_min == 1 && obstacle_pair3_cleaned == 0) {
 8000aea:	493a      	ldr	r1, [pc, #232]	@ (8000bd4 <GamePlay+0x314>)
 8000aec:	680a      	ldr	r2, [r1, #0]
 8000aee:	2a00      	cmp	r2, #0
 8000af0:	f47f af74 	bne.w	80009dc <GamePlay+0x11c>
            	obstacle_pair3_cleaned = 1;
 8000af4:	600b      	str	r3, [r1, #0]
            	obstacle_pair3_spawned = 0;
 8000af6:	4b33      	ldr	r3, [pc, #204]	@ (8000bc4 <GamePlay+0x304>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3, &background);
 8000af8:	4926      	ldr	r1, [pc, #152]	@ (8000b94 <GamePlay+0x2d4>)
            	obstacle_pair3_spawned = 0;
 8000afa:	601a      	str	r2, [r3, #0]
				obstacle_pair3_scored = 0;
 8000afc:	4b33      	ldr	r3, [pc, #204]	@ (8000bcc <GamePlay+0x30c>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3, &background);
 8000afe:	4630      	mov	r0, r6
				obstacle_pair3_scored = 0;
 8000b00:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3, &background);
 8000b02:	f001 f955 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
 8000b06:	e769      	b.n	80009dc <GamePlay+0x11c>
			if (obstacle_pair1.bottom.location.x_min == 1 && obstacle_pair1_cleaned == 0) {
 8000b08:	4933      	ldr	r1, [pc, #204]	@ (8000bd8 <GamePlay+0x318>)
 8000b0a:	680a      	ldr	r2, [r1, #0]
 8000b0c:	2a00      	cmp	r2, #0
 8000b0e:	f47f af59 	bne.w	80009c4 <GamePlay+0x104>
				obstacle_pair1_cleaned = 1;
 8000b12:	600b      	str	r3, [r1, #0]
				obstacle_pair1_spawned = 0;
 8000b14:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <GamePlay+0x2f4>)
			if (obstacle_pair2.bottom.location.x_min == 1 && obstacle_pair2_cleaned == 0) {
 8000b16:	4f25      	ldr	r7, [pc, #148]	@ (8000bac <GamePlay+0x2ec>)
				obstacle_pair1_spawned = 0;
 8000b18:	601a      	str	r2, [r3, #0]
				obstacle_pair1_scored = 0;
 8000b1a:	4b30      	ldr	r3, [pc, #192]	@ (8000bdc <GamePlay+0x31c>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8000b1c:	491d      	ldr	r1, [pc, #116]	@ (8000b94 <GamePlay+0x2d4>)
				obstacle_pair1_scored = 0;
 8000b1e:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8000b20:	4628      	mov	r0, r5
 8000b22:	f001 f945 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
			if (obstacle_pair2.bottom.location.x_min == 1 && obstacle_pair2_cleaned == 0) {
 8000b26:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	f47f af50 	bne.w	80009d0 <GamePlay+0x110>
 8000b30:	492b      	ldr	r1, [pc, #172]	@ (8000be0 <GamePlay+0x320>)
 8000b32:	680a      	ldr	r2, [r1, #0]
 8000b34:	2a00      	cmp	r2, #0
 8000b36:	f47f af4b 	bne.w	80009d0 <GamePlay+0x110>
            	obstacle_pair2_cleaned = 1;
 8000b3a:	600b      	str	r3, [r1, #0]
            	obstacle_pair2_spawned = 0;
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <GamePlay+0x2fc>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8000b3e:	4915      	ldr	r1, [pc, #84]	@ (8000b94 <GamePlay+0x2d4>)
            	obstacle_pair2_spawned = 0;
 8000b40:	601a      	str	r2, [r3, #0]
				obstacle_pair2_scored = 0;
 8000b42:	4b28      	ldr	r3, [pc, #160]	@ (8000be4 <GamePlay+0x324>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8000b44:	4638      	mov	r0, r7
				obstacle_pair2_scored = 0;
 8000b46:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8000b48:	f001 f932 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
 8000b4c:	e740      	b.n	80009d0 <GamePlay+0x110>
			if (misko.location.x_center > obstacle_pair1.top.location.x_min && obstacle_pair1_spawned == 1 && !obstacle_pair1_scored) {
 8000b4e:	4923      	ldr	r1, [pc, #140]	@ (8000bdc <GamePlay+0x31c>)
 8000b50:	6808      	ldr	r0, [r1, #0]
 8000b52:	2800      	cmp	r0, #0
 8000b54:	d188      	bne.n	8000a68 <GamePlay+0x1a8>
				if (misko.location.x_center > obstacle_pair1.top.location.x_center) {
 8000b56:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 8000b5a:	4298      	cmp	r0, r3
 8000b5c:	da84      	bge.n	8000a68 <GamePlay+0x1a8>
					game_status.score += 1;
 8000b5e:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <GamePlay+0x2c4>)
 8000b60:	9201      	str	r2, [sp, #4]
 8000b62:	8818      	ldrh	r0, [r3, #0]
 8000b64:	3001      	adds	r0, #1
 8000b66:	b200      	sxth	r0, r0
 8000b68:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
 8000b6a:	f001 fa6f 	bl	800204c <OBJ_set_score_text_value>
					obstacle_pair1_scored = 1; 
 8000b6e:	491b      	ldr	r1, [pc, #108]	@ (8000bdc <GamePlay+0x31c>)
 8000b70:	9a01      	ldr	r2, [sp, #4]
			if (misko.location.x_center > obstacle_pair2.top.location.x_min && obstacle_pair2_spawned == 1 && !obstacle_pair2_scored) {
 8000b72:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
					obstacle_pair1_scored = 1; 
 8000b76:	600a      	str	r2, [r1, #0]
 8000b78:	e776      	b.n	8000a68 <GamePlay+0x1a8>
 8000b7a:	bf00      	nop
 8000b7c:	200000bb 	.word	0x200000bb
 8000b80:	08007fb0 	.word	0x08007fb0
 8000b84:	20000514 	.word	0x20000514
 8000b88:	20000360 	.word	0x20000360
 8000b8c:	2000034c 	.word	0x2000034c
 8000b90:	20000374 	.word	0x20000374
 8000b94:	20000458 	.word	0x20000458
 8000b98:	200003c0 	.word	0x200003c0
 8000b9c:	200002c4 	.word	0x200002c4
 8000ba0:	200000c8 	.word	0x200000c8
 8000ba4:	200002e8 	.word	0x200002e8
 8000ba8:	20000228 	.word	0x20000228
 8000bac:	20000190 	.word	0x20000190
 8000bb0:	200000f8 	.word	0x200000f8
 8000bb4:	200000f4 	.word	0x200000f4
 8000bb8:	20000274 	.word	0x20000274
 8000bbc:	200000f0 	.word	0x200000f0
 8000bc0:	200001dc 	.word	0x200001dc
 8000bc4:	200000ec 	.word	0x200000ec
 8000bc8:	20000144 	.word	0x20000144
 8000bcc:	200000d4 	.word	0x200000d4
 8000bd0:	200000d0 	.word	0x200000d0
 8000bd4:	200000e0 	.word	0x200000e0
 8000bd8:	200000e8 	.word	0x200000e8
 8000bdc:	200000dc 	.word	0x200000dc
 8000be0:	200000e4 	.word	0x200000e4
 8000be4:	200000d8 	.word	0x200000d8
 8000be8:	20000000 	.word	0x20000000
 8000bec:	200002cc 	.word	0x200002cc
			if (misko.location.x_center > obstacle_pair2.top.location.x_min && obstacle_pair2_spawned == 1 && !obstacle_pair2_scored) {
 8000bf0:	4a45      	ldr	r2, [pc, #276]	@ (8000d08 <GamePlay+0x448>)
 8000bf2:	6811      	ldr	r1, [r2, #0]
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	f47f af40 	bne.w	8000a7a <GamePlay+0x1ba>
				if (misko.location.x_center > obstacle_pair2.top.location.x_center) {
 8000bfa:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f6bf af3b 	bge.w	8000a7a <GamePlay+0x1ba>
					game_status.score += 1;
 8000c04:	4b41      	ldr	r3, [pc, #260]	@ (8000d0c <GamePlay+0x44c>)
 8000c06:	8818      	ldrh	r0, [r3, #0]
 8000c08:	3001      	adds	r0, #1
 8000c0a:	b200      	sxth	r0, r0
 8000c0c:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
 8000c0e:	f001 fa1d 	bl	800204c <OBJ_set_score_text_value>
					obstacle_pair2_scored = 1; 
 8000c12:	4a3d      	ldr	r2, [pc, #244]	@ (8000d08 <GamePlay+0x448>)
			if (misko.location.x_center > obstacle_pair3.top.location.x_min && obstacle_pair3_spawned == 1 && !obstacle_pair3_scored) {
 8000c14:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
					obstacle_pair2_scored = 1; 
 8000c18:	6015      	str	r5, [r2, #0]
 8000c1a:	e72e      	b.n	8000a7a <GamePlay+0x1ba>
                    moving_obstacles = 1;
 8000c1c:	2501      	movs	r5, #1
					TIMUT_stopwatch_set_time_mark(&stopwatch_obstacles);
 8000c1e:	483c      	ldr	r0, [pc, #240]	@ (8000d10 <GamePlay+0x450>)
                    moving_obstacles = 1;
 8000c20:	601d      	str	r5, [r3, #0]
					TIMUT_stopwatch_set_time_mark(&stopwatch_obstacles);
 8000c22:	f005 fc2f 	bl	8006484 <TIMUT_stopwatch_set_time_mark>
					obstacle_number = 1;
 8000c26:	4b3b      	ldr	r3, [pc, #236]	@ (8000d14 <GamePlay+0x454>)
 8000c28:	601d      	str	r5, [r3, #0]
 8000c2a:	e748      	b.n	8000abe <GamePlay+0x1fe>
					obstacle_positions = MATH_randomise_distance_between_obstacles();
 8000c2c:	f001 f8d0 	bl	8001dd0 <MATH_randomise_distance_between_obstacles>
 8000c30:	4f39      	ldr	r7, [pc, #228]	@ (8000d18 <GamePlay+0x458>)
 8000c32:	6038      	str	r0, [r7, #0]
					OBJ_init_obstacle_pair(&obstacle_pair1);
 8000c34:	4839      	ldr	r0, [pc, #228]	@ (8000d1c <GamePlay+0x45c>)
 8000c36:	f001 f9e5 	bl	8002004 <OBJ_init_obstacle_pair>
					GFX_init_obstacle_pair_location(&obstacle_pair1, 269, obstacle_positions.obstacle_top_y, obstacle_positions.obstacle_bottom_y);
 8000c3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c3e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000c42:	4836      	ldr	r0, [pc, #216]	@ (8000d1c <GamePlay+0x45c>)
 8000c44:	f240 110d 	movw	r1, #269	@ 0x10d
 8000c48:	f000 fe24 	bl	8001894 <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair1, -1);
 8000c4c:	4833      	ldr	r0, [pc, #204]	@ (8000d1c <GamePlay+0x45c>)
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c52:	f000 ff23 	bl	8001a9c <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair1_spawned = 1;
 8000c56:	4b32      	ldr	r3, [pc, #200]	@ (8000d20 <GamePlay+0x460>)
 8000c58:	601d      	str	r5, [r3, #0]
					obstacle_pair1_cleaned = 0;
 8000c5a:	4b32      	ldr	r3, [pc, #200]	@ (8000d24 <GamePlay+0x464>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
					obstacle_number = 2;
 8000c60:	2302      	movs	r3, #2
 8000c62:	6033      	str	r3, [r6, #0]
 8000c64:	e691      	b.n	800098a <GamePlay+0xca>
				Update_High_Scores(game_status.score);
 8000c66:	4b29      	ldr	r3, [pc, #164]	@ (8000d0c <GamePlay+0x44c>)
 8000c68:	8818      	ldrh	r0, [r3, #0]
 8000c6a:	f7ff fd05 	bl	8000678 <Update_High_Scores>
				uint16_t* high_scores = Get_High_Scores();
 8000c6e:	f7ff fd5b 	bl	8000728 <Get_High_Scores>
				printf("High Scores: 1. %d   2. %d   3. %d\n", high_scores[0], high_scores[1], high_scores[2]);
 8000c72:	8842      	ldrh	r2, [r0, #2]
 8000c74:	8801      	ldrh	r1, [r0, #0]
 8000c76:	8883      	ldrh	r3, [r0, #4]
 8000c78:	482b      	ldr	r0, [pc, #172]	@ (8000d28 <GamePlay+0x468>)
 8000c7a:	f006 f8a3 	bl	8006dc4 <iprintf>
				GFX_set_gfx_object_velocity(&misko, 0, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	482a      	ldr	r0, [pc, #168]	@ (8000d2c <GamePlay+0x46c>)
 8000c82:	4611      	mov	r1, r2
 8000c84:	f000 fa0c 	bl	80010a0 <GFX_set_gfx_object_velocity>
}
 8000c88:	4640      	mov	r0, r8
 8000c8a:	b003      	add	sp, #12
 8000c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					obstacle_positions = MATH_randomise_distance_between_obstacles();
 8000c90:	f001 f89e 	bl	8001dd0 <MATH_randomise_distance_between_obstacles>
 8000c94:	4d20      	ldr	r5, [pc, #128]	@ (8000d18 <GamePlay+0x458>)
 8000c96:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair2);
 8000c98:	4825      	ldr	r0, [pc, #148]	@ (8000d30 <GamePlay+0x470>)
 8000c9a:	f001 f9b3 	bl	8002004 <OBJ_init_obstacle_pair>
					GFX_init_obstacle_pair_location(&obstacle_pair2, 269, obstacle_positions.obstacle_top_y, obstacle_positions.obstacle_bottom_y);
 8000c9e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8000ca2:	f9b5 2000 	ldrsh.w	r2, [r5]
 8000ca6:	4822      	ldr	r0, [pc, #136]	@ (8000d30 <GamePlay+0x470>)
 8000ca8:	f240 110d 	movw	r1, #269	@ 0x10d
 8000cac:	f000 fdf2 	bl	8001894 <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair2, -1);
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	481e      	ldr	r0, [pc, #120]	@ (8000d30 <GamePlay+0x470>)
 8000cb6:	f000 fef1 	bl	8001a9c <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair2_spawned = 1;
 8000cba:	4a1e      	ldr	r2, [pc, #120]	@ (8000d34 <GamePlay+0x474>)
					obstacle_pair2_cleaned = 0;
 8000cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8000d38 <GamePlay+0x478>)
					obstacle_pair2_spawned = 1;
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	6011      	str	r1, [r2, #0]
					obstacle_pair2_cleaned = 0;
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
					obstacle_number = 3;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	6033      	str	r3, [r6, #0]
 8000cca:	e65e      	b.n	800098a <GamePlay+0xca>
					obstacle_positions = MATH_randomise_distance_between_obstacles();
 8000ccc:	f001 f880 	bl	8001dd0 <MATH_randomise_distance_between_obstacles>
 8000cd0:	4d11      	ldr	r5, [pc, #68]	@ (8000d18 <GamePlay+0x458>)
 8000cd2:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair3);
 8000cd4:	4819      	ldr	r0, [pc, #100]	@ (8000d3c <GamePlay+0x47c>)
 8000cd6:	f001 f995 	bl	8002004 <OBJ_init_obstacle_pair>
					GFX_init_obstacle_pair_location(&obstacle_pair3, 269, obstacle_positions.obstacle_top_y, obstacle_positions.obstacle_bottom_y);
 8000cda:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8000cde:	f9b5 2000 	ldrsh.w	r2, [r5]
 8000ce2:	4816      	ldr	r0, [pc, #88]	@ (8000d3c <GamePlay+0x47c>)
 8000ce4:	f240 110d 	movw	r1, #269	@ 0x10d
 8000ce8:	f000 fdd4 	bl	8001894 <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair3, -1);
 8000cec:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf0:	4812      	ldr	r0, [pc, #72]	@ (8000d3c <GamePlay+0x47c>)
 8000cf2:	f000 fed3 	bl	8001a9c <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair3_spawned = 1;
 8000cf6:	4912      	ldr	r1, [pc, #72]	@ (8000d40 <GamePlay+0x480>)
					obstacle_pair3_cleaned = 0;
 8000cf8:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <GamePlay+0x484>)
					obstacle_pair3_spawned = 1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	600b      	str	r3, [r1, #0]
					obstacle_number = 1;
 8000cfe:	6033      	str	r3, [r6, #0]
					obstacle_pair3_cleaned = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	6013      	str	r3, [r2, #0]
					obstacle_number = 1;
 8000d04:	e641      	b.n	800098a <GamePlay+0xca>
 8000d06:	bf00      	nop
 8000d08:	200000d8 	.word	0x200000d8
 8000d0c:	20000514 	.word	0x20000514
 8000d10:	200002c4 	.word	0x200002c4
 8000d14:	200000c8 	.word	0x200000c8
 8000d18:	200002c0 	.word	0x200002c0
 8000d1c:	20000228 	.word	0x20000228
 8000d20:	200000f4 	.word	0x200000f4
 8000d24:	200000e8 	.word	0x200000e8
 8000d28:	08007f8c 	.word	0x08007f8c
 8000d2c:	20000374 	.word	0x20000374
 8000d30:	20000190 	.word	0x20000190
 8000d34:	200000f0 	.word	0x200000f0
 8000d38:	200000e4 	.word	0x200000e4
 8000d3c:	200000f8 	.word	0x200000f8
 8000d40:	200000ec 	.word	0x200000ec
 8000d44:	200000e0 	.word	0x200000e0

08000d48 <GameOver>:

uint8_t GameOver() {
 8000d48:	b538      	push	{r3, r4, r5, lr}
	static GAMEOVER_states_t state = GAMEOVER_SCREEN;
	uint8_t exit_value = 0;

	switch (state) {
 8000d4a:	4d30      	ldr	r5, [pc, #192]	@ (8000e0c <GameOver+0xc4>)
 8000d4c:	782c      	ldrb	r4, [r5, #0]
 8000d4e:	b16c      	cbz	r4, 8000d6c <GameOver+0x24>
 8000d50:	2c01      	cmp	r4, #1
 8000d52:	d045      	beq.n	8000de0 <GameOver+0x98>
			exit_value = 1;
		}
		break;

	default:
		printf("GameOver(): Error - unknown state (%d)", state);
 8000d54:	4621      	mov	r1, r4
 8000d56:	482e      	ldr	r0, [pc, #184]	@ (8000e10 <GameOver+0xc8>)
 8000d58:	f006 f834 	bl	8006dc4 <iprintf>
		HAL_Delay(5000);
 8000d5c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d60:	f001 ff70 	bl	8002c44 <HAL_Delay>
		state = GAMEOVER_SCREEN;
 8000d64:	2300      	movs	r3, #0
 8000d66:	702b      	strb	r3, [r5, #0]
		exit_value = 0;
 8000d68:	2000      	movs	r0, #0
		break;
	}

	return exit_value;
 8000d6a:	bd38      	pop	{r3, r4, r5, pc}
		GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 8000d6c:	4929      	ldr	r1, [pc, #164]	@ (8000e14 <GameOver+0xcc>)
 8000d6e:	482a      	ldr	r0, [pc, #168]	@ (8000e18 <GameOver+0xd0>)
 8000d70:	f000 fc68 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
		KBD_flush();
 8000d74:	f005 f9c0 	bl	80060f8 <KBD_flush>
		HAL_Delay(2000);
 8000d78:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d7c:	f001 ff62 	bl	8002c44 <HAL_Delay>
		obstacle_pair1_spawned = 0;
 8000d80:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <GameOver+0xd4>)
		game_status.score = 0;
 8000d82:	4927      	ldr	r1, [pc, #156]	@ (8000e20 <GameOver+0xd8>)
		obstacle_pair2_spawned = 0;
 8000d84:	4827      	ldr	r0, [pc, #156]	@ (8000e24 <GameOver+0xdc>)
		obstacle_pair1_spawned = 0;
 8000d86:	601c      	str	r4, [r3, #0]
		obstacle_pair3_spawned = 0;
 8000d88:	4a27      	ldr	r2, [pc, #156]	@ (8000e28 <GameOver+0xe0>)
		obstacle_pair2_cleaned = 0;
 8000d8a:	4b28      	ldr	r3, [pc, #160]	@ (8000e2c <GameOver+0xe4>)
		game_status.score = 0;
 8000d8c:	800c      	strh	r4, [r1, #0]
		obstacle_pair2_spawned = 0;
 8000d8e:	6004      	str	r4, [r0, #0]
		obstacle_pair1_cleaned = 0;
 8000d90:	4927      	ldr	r1, [pc, #156]	@ (8000e30 <GameOver+0xe8>)
		obstacle_pair3_cleaned = 0;
 8000d92:	4828      	ldr	r0, [pc, #160]	@ (8000e34 <GameOver+0xec>)
		obstacle_pair3_spawned = 0;
 8000d94:	6014      	str	r4, [r2, #0]
		obstacle_pair2_cleaned = 0;
 8000d96:	601c      	str	r4, [r3, #0]
		obstacle_pair1_scored = 0;
 8000d98:	4a27      	ldr	r2, [pc, #156]	@ (8000e38 <GameOver+0xf0>)
		obstacle_pair3_scored = 0;
 8000d9a:	4b28      	ldr	r3, [pc, #160]	@ (8000e3c <GameOver+0xf4>)
		obstacle_pair1_cleaned = 0;
 8000d9c:	600c      	str	r4, [r1, #0]
		obstacle_pair3_cleaned = 0;
 8000d9e:	6004      	str	r4, [r0, #0]
		obstacle_pair2_scored = 0;
 8000da0:	4927      	ldr	r1, [pc, #156]	@ (8000e40 <GameOver+0xf8>)
		moving_obstacles = 0; 
 8000da2:	4828      	ldr	r0, [pc, #160]	@ (8000e44 <GameOver+0xfc>)
		obstacle_pair1_scored = 0;
 8000da4:	6014      	str	r4, [r2, #0]
		obstacle_pair3_scored = 0;
 8000da6:	601c      	str	r4, [r3, #0]
		time_mark = 0;
 8000da8:	4a27      	ldr	r2, [pc, #156]	@ (8000e48 <GameOver+0x100>)
		obstacle_number = 0;
 8000daa:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <GameOver+0x104>)
		obstacle_pair2_scored = 0;
 8000dac:	600c      	str	r4, [r1, #0]
		moving_obstacles = 0; 
 8000dae:	6004      	str	r4, [r0, #0]
		GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8000db0:	4918      	ldr	r1, [pc, #96]	@ (8000e14 <GameOver+0xcc>)
 8000db2:	4827      	ldr	r0, [pc, #156]	@ (8000e50 <GameOver+0x108>)
		time_mark = 0;
 8000db4:	6014      	str	r4, [r2, #0]
		obstacle_number = 0;
 8000db6:	601c      	str	r4, [r3, #0]
		GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8000db8:	f000 fffa 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
		GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8000dbc:	4915      	ldr	r1, [pc, #84]	@ (8000e14 <GameOver+0xcc>)
 8000dbe:	4825      	ldr	r0, [pc, #148]	@ (8000e54 <GameOver+0x10c>)
 8000dc0:	f000 fff6 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
		GFX_clear_obstacle_pair_on_background(&obstacle_pair3, &background);
 8000dc4:	4913      	ldr	r1, [pc, #76]	@ (8000e14 <GameOver+0xcc>)
 8000dc6:	4824      	ldr	r0, [pc, #144]	@ (8000e58 <GameOver+0x110>)
 8000dc8:	f000 fff2 	bl	8001db0 <GFX_clear_obstacle_pair_on_background>
		GFX_clear_gfx_object_on_background(&misko, &background);
 8000dcc:	4911      	ldr	r1, [pc, #68]	@ (8000e14 <GameOver+0xcc>)
 8000dce:	4823      	ldr	r0, [pc, #140]	@ (8000e5c <GameOver+0x114>)
 8000dd0:	f000 fcb8 	bl	8001744 <GFX_clear_gfx_object_on_background>
		GFX_clear_gfx_object_on_background(&game_over_sprite, &background);
 8000dd4:	490f      	ldr	r1, [pc, #60]	@ (8000e14 <GameOver+0xcc>)
 8000dd6:	4810      	ldr	r0, [pc, #64]	@ (8000e18 <GameOver+0xd0>)
 8000dd8:	f000 fcb4 	bl	8001744 <GFX_clear_gfx_object_on_background>
		exit_value = 1;
 8000ddc:	2001      	movs	r0, #1
 8000dde:	bd38      	pop	{r3, r4, r5, pc}
		key = KBD_get_pressed_key();
 8000de0:	f005 f976 	bl	80060d0 <KBD_get_pressed_key>
 8000de4:	4c1e      	ldr	r4, [pc, #120]	@ (8000e60 <GameOver+0x118>)
 8000de6:	4603      	mov	r3, r0
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000de8:	481e      	ldr	r0, [pc, #120]	@ (8000e64 <GameOver+0x11c>)
		key = KBD_get_pressed_key();
 8000dea:	7023      	strb	r3, [r4, #0]
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000dec:	f005 fb76 	bl	80064dc <TIMUT_get_stopwatch_elapsed_time>
 8000df0:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000df4:	4298      	cmp	r0, r3
 8000df6:	d902      	bls.n	8000dfe <GameOver+0xb6>
			state = GAMEOVER_SCREEN;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	702b      	strb	r3, [r5, #0]
			exit_value = 1;
 8000dfc:	e7ee      	b.n	8000ddc <GameOver+0x94>
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000dfe:	7823      	ldrb	r3, [r4, #0]
 8000e00:	2b07      	cmp	r3, #7
 8000e02:	d0b1      	beq.n	8000d68 <GameOver+0x20>
			state = GAMEOVER_SCREEN;
 8000e04:	2300      	movs	r3, #0
 8000e06:	702b      	strb	r3, [r5, #0]
			exit_value = 1;
 8000e08:	e7e8      	b.n	8000ddc <GameOver+0x94>
 8000e0a:	bf00      	nop
 8000e0c:	200000ba 	.word	0x200000ba
 8000e10:	08007fd8 	.word	0x08007fd8
 8000e14:	20000458 	.word	0x20000458
 8000e18:	2000040c 	.word	0x2000040c
 8000e1c:	200000f4 	.word	0x200000f4
 8000e20:	20000514 	.word	0x20000514
 8000e24:	200000f0 	.word	0x200000f0
 8000e28:	200000ec 	.word	0x200000ec
 8000e2c:	200000e4 	.word	0x200000e4
 8000e30:	200000e8 	.word	0x200000e8
 8000e34:	200000e0 	.word	0x200000e0
 8000e38:	200000dc 	.word	0x200000dc
 8000e3c:	200000d4 	.word	0x200000d4
 8000e40:	200000d8 	.word	0x200000d8
 8000e44:	200000d0 	.word	0x200000d0
 8000e48:	200000cc 	.word	0x200000cc
 8000e4c:	200000c8 	.word	0x200000c8
 8000e50:	20000228 	.word	0x20000228
 8000e54:	20000190 	.word	0x20000190
 8000e58:	200000f8 	.word	0x200000f8
 8000e5c:	20000374 	.word	0x20000374
 8000e60:	200002e4 	.word	0x200002e4
 8000e64:	200002d4 	.word	0x200002d4

08000e68 <Game>:
void Game() {
 8000e68:	b510      	push	{r4, lr}
	switch (state) {
 8000e6a:	4c12      	ldr	r4, [pc, #72]	@ (8000eb4 <Game+0x4c>)
 8000e6c:	7821      	ldrb	r1, [r4, #0]
 8000e6e:	2901      	cmp	r1, #1
 8000e70:	d00c      	beq.n	8000e8c <Game+0x24>
 8000e72:	2902      	cmp	r1, #2
 8000e74:	d018      	beq.n	8000ea8 <Game+0x40>
 8000e76:	b181      	cbz	r1, 8000e9a <Game+0x32>
		printf("Game(): Error - undefined state (%d)", state);
 8000e78:	480f      	ldr	r0, [pc, #60]	@ (8000eb8 <Game+0x50>)
 8000e7a:	f005 ffa3 	bl	8006dc4 <iprintf>
		HAL_Delay(5000);
 8000e7e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000e82:	f001 fedf 	bl	8002c44 <HAL_Delay>
		state = GAME_INTRO_STATE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	7023      	strb	r3, [r4, #0]
}
 8000e8a:	bd10      	pop	{r4, pc}
		exit_value = GamePlay();
 8000e8c:	f7ff fd18 	bl	80008c0 <GamePlay>
		if (exit_value != 0)
 8000e90:	2800      	cmp	r0, #0
 8000e92:	d0fa      	beq.n	8000e8a <Game+0x22>
			state = GAME_OVER_STATE;
 8000e94:	2302      	movs	r3, #2
 8000e96:	7023      	strb	r3, [r4, #0]
}
 8000e98:	bd10      	pop	{r4, pc}
		exit_value = Intro();
 8000e9a:	f7ff fc53 	bl	8000744 <Intro>
		if (exit_value != 0)
 8000e9e:	2800      	cmp	r0, #0
 8000ea0:	d0f3      	beq.n	8000e8a <Game+0x22>
			state = GAME_PLAY_STATE;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	7023      	strb	r3, [r4, #0]
}
 8000ea6:	bd10      	pop	{r4, pc}
		exit_value = GameOver();
 8000ea8:	f7ff ff4e 	bl	8000d48 <GameOver>
		if (exit_value != 0)
 8000eac:	2800      	cmp	r0, #0
 8000eae:	d1ea      	bne.n	8000e86 <Game+0x1e>
}
 8000eb0:	bd10      	pop	{r4, pc}
 8000eb2:	bf00      	nop
 8000eb4:	200000c6 	.word	0x200000c6
 8000eb8:	08008000 	.word	0x08008000

08000ebc <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8000ebc:	b510      	push	{r4, lr}
 8000ebe:	4604      	mov	r4, r0

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8000ec0:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
 8000ec4:	88e3      	ldrh	r3, [r4, #6]
 8000ec6:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8000eca:	88a2      	ldrh	r2, [r4, #4]
 8000ecc:	f005 f9c0 	bl	8006250 <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000ed0:	68a1      	ldr	r1, [r4, #8]
 8000ed2:	6820      	ldr	r0, [r4, #0]
}
 8000ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000ed8:	f005 b99a 	b.w	8006210 <ILI9341_SendData>

08000edc <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, location_t *canvas_location)
{
 8000edc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ee0:	f9b1 9000 	ldrsh.w	r9, [r1]
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000ee4:	f9b1 7002 	ldrsh.w	r7, [r1, #2]

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ee8:	f9b1 5004 	ldrsh.w	r5, [r1, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000eec:	f9b1 b006 	ldrsh.w	fp, [r1, #6]
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ef0:	fa1f f389 	uxth.w	r3, r9
{
 8000ef4:	4604      	mov	r4, r0
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ef6:	8603      	strh	r3, [r0, #48]	@ 0x30
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ef8:	8880      	ldrh	r0, [r0, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000efa:	88e6      	ldrh	r6, [r4, #6]
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000efc:	1a2a      	subs	r2, r5, r0
 8000efe:	b292      	uxth	r2, r2

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX - gfx_object->top_left_limits.X_MIN;
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	86a3      	strh	r3, [r4, #52]	@ 0x34
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000f04:	ebab 0306 	sub.w	r3, fp, r6
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000f08:	8662      	strh	r2, [r4, #50]	@ 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000f0a:	b29b      	uxth	r3, r3
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000f0c:	b2ba      	uxth	r2, r7
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000f0e:	8723      	strh	r3, [r4, #56]	@ 0x38
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX - gfx_object->top_left_limits.Y_MIN;
 8000f10:	1a9b      	subs	r3, r3, r2
 8000f12:	8763      	strh	r3, [r4, #58]	@ 0x3a
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000f14:	86e2      	strh	r2, [r4, #54]	@ 0x36


	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8000f16:	0840      	lsrs	r0, r0, #1
 8000f18:	f7ff fb24 	bl	8000564 <__aeabi_i2d>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	4690      	mov	r8, r2
 8000f20:	4648      	mov	r0, r9
 8000f22:	4689      	mov	r9, r1
 8000f24:	f7ff fb1e 	bl	8000564 <__aeabi_i2d>
 8000f28:	4642      	mov	r2, r8
 8000f2a:	464b      	mov	r3, r9
 8000f2c:	f7ff f9ce 	bl	80002cc <__adddf3>
 8000f30:	f7ff fb82 	bl	8000638 <__aeabi_d2uiz>
 8000f34:	fa1f fa80 	uxth.w	sl, r0
 8000f38:	f8a4 a03c 	strh.w	sl, [r4, #60]	@ 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000f3c:	0870      	lsrs	r0, r6, #1
 8000f3e:	f7ff fb11 	bl	8000564 <__aeabi_i2d>
 8000f42:	4602      	mov	r2, r0
 8000f44:	4616      	mov	r6, r2
 8000f46:	4638      	mov	r0, r7
 8000f48:	460f      	mov	r7, r1
 8000f4a:	f7ff fb0b 	bl	8000564 <__aeabi_i2d>
 8000f4e:	4632      	mov	r2, r6
 8000f50:	463b      	mov	r3, r7
 8000f52:	f7ff f9bb 	bl	80002cc <__adddf3>
 8000f56:	f7ff fb6f 	bl	8000638 <__aeabi_d2uiz>
 8000f5a:	4603      	mov	r3, r0

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000f5c:	4628      	mov	r0, r5
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000f5e:	b29d      	uxth	r5, r3
	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000f60:	f7ff fb00 	bl	8000564 <__aeabi_i2d>
 8000f64:	4642      	mov	r2, r8
 8000f66:	464b      	mov	r3, r9
 8000f68:	f7ff f9ae 	bl	80002c8 <__aeabi_dsub>
 8000f6c:	f7ff fb64 	bl	8000638 <__aeabi_d2uiz>
 8000f70:	fa1f f880 	uxth.w	r8, r0
 8000f74:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000f78:	4658      	mov	r0, fp
 8000f7a:	f7ff faf3 	bl	8000564 <__aeabi_i2d>
 8000f7e:	4632      	mov	r2, r6
 8000f80:	463b      	mov	r3, r7
 8000f82:	f7ff f9a1 	bl	80002c8 <__aeabi_dsub>
 8000f86:	f7ff fb57 	bl	8000638 <__aeabi_d2uiz>

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000f8a:	2300      	movs	r3, #0
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000f8c:	b280      	uxth	r0, r0
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000f8e:	461a      	mov	r2, r3
 8000f90:	eba8 080a 	sub.w	r8, r8, sl
 8000f94:	f360 020f 	bfi	r2, r0, #0, #16
 8000f98:	f368 030f 	bfi	r3, r8, #0, #16
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX - gfx_object->center_limits.Y_MIN;
 8000f9c:	1b40      	subs	r0, r0, r5
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000f9e:	f360 421f 	bfi	r2, r0, #16, #16
 8000fa2:	f365 431f 	bfi	r3, r5, #16, #16
 8000fa6:	e9c4 3210 	strd	r3, r2, [r4, #64]	@ 0x40

}
 8000faa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fae:	bf00      	nop

08000fb0 <GFX_init_gfx_object_location>:



uint8_t GFX_is_location_inside_object_restrictions(location_restriction_t *restrictions, int16_t x, int16_t y)
{
	if( ( x >= restrictions->X_MIN ) &&
 8000fb0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8000fb2:	4299      	cmp	r1, r3




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( ( x >= restrictions->X_MIN ) &&
 8000fb6:	db2a      	blt.n	800100e <GFX_init_gfx_object_location+0x5e>
		( x <= restrictions->X_MAX ) &&
 8000fb8:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8000fba:	4299      	cmp	r1, r3
 8000fbc:	dc27      	bgt.n	800100e <GFX_init_gfx_object_location+0x5e>
		( y >= restrictions->Y_MIN ) &&
 8000fbe:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	db24      	blt.n	800100e <GFX_init_gfx_object_location+0x5e>
		( y <= restrictions->Y_MAX )    )
 8000fc4:	8f03      	ldrh	r3, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	dc2a      	bgt.n	8001020 <GFX_init_gfx_object_location+0x70>
        // Within restrictions -> object can be placed
        // Set the new object location
        gfx_object->location.x_min = x;
        gfx_object->location.y_min = y;

        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000fca:	8886      	ldrh	r6, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000fcc:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000fce:	b28c      	uxth	r4, r1
 8000fd0:	19a3      	adds	r3, r4, r6
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000fd2:	fa1f fc82 	uxth.w	ip, r2
        gfx_object->location.x_min = x;
 8000fd6:	2500      	movs	r5, #0

        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000fd8:	eb04 0456 	add.w	r4, r4, r6, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000fdc:	eb0c 0e07 	add.w	lr, ip, r7
        gfx_object->location.x_min = x;
 8000fe0:	462e      	mov	r6, r5
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000fe2:	b21b      	sxth	r3, r3
        gfx_object->location.x_min = x;
 8000fe4:	f363 060f 	bfi	r6, r3, #0, #16
 8000fe8:	f361 050f 	bfi	r5, r1, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000fec:	eb0c 0c57 	add.w	ip, ip, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000ff0:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000ff4:	b224      	sxth	r4, r4
        gfx_object->location.x_min = x;
 8000ff6:	f362 451f 	bfi	r5, r2, #16, #16
 8000ffa:	f36e 461f 	bfi	r6, lr, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000ffe:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001002:	8284      	strh	r4, [r0, #20]
        gfx_object->location.x_min = x;
 8001004:	60c5      	str	r5, [r0, #12]
 8001006:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001008:	f8a0 c016 	strh.w	ip, [r0, #22]
	if( return_value  )
 800100c:	e031      	b.n	8001072 <GFX_init_gfx_object_location+0xc2>
    }

    else
    {
		// This part clips the upper part of the obstacle if it is placed outside the screen
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 800100e:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <GFX_init_gfx_object_location+0xe4>)
 8001010:	4298      	cmp	r0, r3
 8001012:	d007      	beq.n	8001024 <GFX_init_gfx_object_location+0x74>
 8001014:	4b20      	ldr	r3, [pc, #128]	@ (8001098 <GFX_init_gfx_object_location+0xe8>)
 8001016:	4298      	cmp	r0, r3
 8001018:	d004      	beq.n	8001024 <GFX_init_gfx_object_location+0x74>
 800101a:	4b20      	ldr	r3, [pc, #128]	@ (800109c <GFX_init_gfx_object_location+0xec>)
 800101c:	4298      	cmp	r0, r3
 800101e:	d001      	beq.n	8001024 <GFX_init_gfx_object_location+0x74>
 8001020:	2000      	movs	r0, #0
}
 8001022:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001024:	2a00      	cmp	r2, #0
 8001026:	dafb      	bge.n	8001020 <GFX_init_gfx_object_location+0x70>
			gfx_object->location.x_min = x;
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;

			// Adjust the image data to clip the top part
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
			gfx_object->image.size_y -= offset;
 8001028:	88c5      	ldrh	r5, [r0, #6]
			gfx_object->location.x_min = x;
 800102a:	8181      	strh	r1, [r0, #12]
			int16_t offset = -y;
 800102c:	b293      	uxth	r3, r2
			gfx_object->image.size_y -= offset;
 800102e:	441d      	add	r5, r3
			gfx_object->location.y_max = 240 - offset;
 8001030:	f103 0ef0 	add.w	lr, r3, #240	@ 0xf0
			int16_t offset = -y;
 8001034:	425c      	negs	r4, r3
			gfx_object->image.size_y -= offset;
 8001036:	b2ab      	uxth	r3, r5
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001038:	8885      	ldrh	r5, [r0, #4]
			gfx_object->image.size_y -= offset;
 800103a:	80c3      	strh	r3, [r0, #6]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800103c:	b224      	sxth	r4, r4
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 800103e:	fb05 f303 	mul.w	r3, r5, r3
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001042:	fb05 f404 	mul.w	r4, r5, r4
			gfx_object->location.y_max = 240 - offset;
 8001046:	fa0f fe8e 	sxth.w	lr, lr
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 800104a:	6083      	str	r3, [r0, #8]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800104c:	186b      	adds	r3, r5, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800104e:	6805      	ldr	r5, [r0, #0]
			gfx_object->location.y_max = 240 - offset;
 8001050:	f8a0 e012 	strh.w	lr, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001054:	eb0e 7cde 	add.w	ip, lr, lr, lsr #31
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001058:	eb05 0544 	add.w	r5, r5, r4, lsl #1
			gfx_object->location.y_min = 0;
 800105c:	2200      	movs	r2, #0
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 800105e:	ea4f 0c6c 	mov.w	ip, ip, asr #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001062:	b21b      	sxth	r3, r3
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001064:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
			gfx_object->location.y_min = 0;
 8001068:	81c2      	strh	r2, [r0, #14]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 800106a:	f8a0 c016 	strh.w	ip, [r0, #22]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800106e:	8203      	strh	r3, [r0, #16]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001070:	6005      	str	r5, [r0, #0]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001072:	8404      	strh	r4, [r0, #32]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001074:	2400      	movs	r4, #0
 8001076:	4625      	mov	r5, r4
 8001078:	f363 050f 	bfi	r5, r3, #0, #16
 800107c:	f361 040f 	bfi	r4, r1, #0, #16
 8001080:	f362 441f 	bfi	r4, r2, #16, #16
 8001084:	f36e 451f 	bfi	r5, lr, #16, #16
 8001088:	e9c0 4506 	strd	r4, r5, [r0, #24]
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 800108c:	f8a0 c022 	strh.w	ip, [r0, #34]	@ 0x22
 8001090:	2001      	movs	r0, #1
}
 8001092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001094:	20000228 	.word	0x20000228
 8001098:	20000190 	.word	0x20000190
 800109c:	200000f8 	.word	0x200000f8

080010a0 <GFX_set_gfx_object_velocity>:



void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
	gfx_object->velocity.x = velocity_x;
 80010a0:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 80010a4:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <GFX_bounce_moving_object_from_edge>:

	// determine the location of the bounced object


		// considering max restrictions
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 80010ac:	f9b0 1024 	ldrsh.w	r1, [r0, #36]	@ 0x24
		if( dx >= 0 )
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2*dx;
			y = gfx_object->location_new.y_min;
 80010b0:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
{
 80010b4:	b5f0      	push	{r4, r5, r6, r7, lr}
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 80010b6:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
		}
		else
		{
			// consdering min restrictions

			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 80010b8:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 80010ba:	fa1f fc81 	uxth.w	ip, r1
 80010be:	ebac 0e04 	sub.w	lr, ip, r4
		if( dx >= 0 )
 80010c2:	f41e 4f00 	tst.w	lr, #32768	@ 0x8000
 80010c6:	d17b      	bne.n	80011c0 <GFX_bounce_moving_object_from_edge+0x114>
			x = gfx_object->location_new.x_min - 2*dx;
 80010c8:	fa1f f78e 	uxth.w	r7, lr
 80010cc:	ebac 0c47 	sub.w	ip, ip, r7, lsl #1
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min - 2*dx;
				y = gfx_object->location_new.y_min;

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 80010d0:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 80010d4:	4252      	negs	r2, r2
	gfx_object->velocity.x = velocity_x;
 80010d6:	f880 2048 	strb.w	r2, [r0, #72]	@ 0x48
				x = gfx_object->location_new.x_min - 2*dx;
 80010da:	fa0f f68c 	sxth.w	r6, ip
				y = gfx_object->location_new.y_min;
 80010de:	461a      	mov	r2, r3
		}



		// considering max restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 80010e0:	f8b0 e038 	ldrh.w	lr, [r0, #56]	@ 0x38
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	eba3 0c0e 	sub.w	ip, r3, lr
		if( dy >= 0 )
 80010ea:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 80010ee:	fa1f f78c 	uxth.w	r7, ip
		if( dy >= 0 )
 80010f2:	d159      	bne.n	80011a8 <GFX_bounce_moving_object_from_edge+0xfc>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
			y = gfx_object->location_new.y_min - 2*dy;
 80010f4:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 80010f8:	b21a      	sxth	r2, r3


			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 80010fa:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 80010fe:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8001100:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	if( ( x >= restrictions->X_MIN ) &&
 8001104:	42a9      	cmp	r1, r5
 8001106:	db22      	blt.n	800114e <GFX_bounce_moving_object_from_edge+0xa2>
 8001108:	42a1      	cmp	r1, r4
 800110a:	dc20      	bgt.n	800114e <GFX_bounce_moving_object_from_edge+0xa2>
		( y >= restrictions->Y_MIN ) &&
 800110c:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 800110e:	429a      	cmp	r2, r3
 8001110:	db1d      	blt.n	800114e <GFX_bounce_moving_object_from_edge+0xa2>
		( y >= restrictions->Y_MIN ) &&
 8001112:	4572      	cmp	r2, lr
 8001114:	dc24      	bgt.n	8001160 <GFX_bounce_moving_object_from_edge+0xb4>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001116:	f8b0 c004 	ldrh.w	ip, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800111a:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_min = x;
 800111c:	2500      	movs	r5, #0
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800111e:	b28c      	uxth	r4, r1
        gfx_object->location.x_min = x;
 8001120:	462e      	mov	r6, r5
 8001122:	f361 050f 	bfi	r5, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001126:	b293      	uxth	r3, r2
        gfx_object->location.x_min = x;
 8001128:	f362 451f 	bfi	r5, r2, #16, #16
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800112c:	eb04 020c 	add.w	r2, r4, ip
        gfx_object->location.x_min = x;
 8001130:	f362 060f 	bfi	r6, r2, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001134:	eb03 0257 	add.w	r2, r3, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001138:	443b      	add	r3, r7
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 800113a:	eb04 045c 	add.w	r4, r4, ip, lsr #1
        gfx_object->location.x_min = x;
 800113e:	f363 461f 	bfi	r6, r3, #16, #16
 8001142:	60c5      	str	r5, [r0, #12]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001144:	8284      	strh	r4, [r0, #20]
        gfx_object->location.x_min = x;
 8001146:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001148:	82c2      	strh	r2, [r0, #22]
        return 1; // Placement successful
 800114a:	2001      	movs	r0, #1


	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);

}
 800114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 800114e:	4b27      	ldr	r3, [pc, #156]	@ (80011ec <GFX_bounce_moving_object_from_edge+0x140>)
 8001150:	4298      	cmp	r0, r3
 8001152:	d007      	beq.n	8001164 <GFX_bounce_moving_object_from_edge+0xb8>
 8001154:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <GFX_bounce_moving_object_from_edge+0x144>)
 8001156:	4298      	cmp	r0, r3
 8001158:	d004      	beq.n	8001164 <GFX_bounce_moving_object_from_edge+0xb8>
 800115a:	4b26      	ldr	r3, [pc, #152]	@ (80011f4 <GFX_bounce_moving_object_from_edge+0x148>)
 800115c:	4298      	cmp	r0, r3
 800115e:	d001      	beq.n	8001164 <GFX_bounce_moving_object_from_edge+0xb8>
		return 0;	// Placement not successful
 8001160:	2000      	movs	r0, #0
}
 8001162:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001164:	2a00      	cmp	r2, #0
 8001166:	dafb      	bge.n	8001160 <GFX_bounce_moving_object_from_edge+0xb4>
			int16_t offset = -y;
 8001168:	b292      	uxth	r2, r2
			gfx_object->location.y_max = 240 - offset;
 800116a:	f102 03f0 	add.w	r3, r2, #240	@ 0xf0
 800116e:	b21b      	sxth	r3, r3
 8001170:	8243      	strh	r3, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001172:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001176:	8883      	ldrh	r3, [r0, #4]
			gfx_object->location.x_min = x;
 8001178:	8181      	strh	r1, [r0, #12]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800117a:	4419      	add	r1, r3
 800117c:	8201      	strh	r1, [r0, #16]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 800117e:	1064      	asrs	r4, r4, #1
			int16_t offset = -y;
 8001180:	4251      	negs	r1, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001182:	82c4      	strh	r4, [r0, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001184:	b209      	sxth	r1, r1
 8001186:	6804      	ldr	r4, [r0, #0]
 8001188:	fb03 f101 	mul.w	r1, r3, r1
 800118c:	eb04 0441 	add.w	r4, r4, r1, lsl #1
			gfx_object->image.size_y -= offset;
 8001190:	88c1      	ldrh	r1, [r0, #6]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001192:	6004      	str	r4, [r0, #0]
			gfx_object->image.size_y -= offset;
 8001194:	440a      	add	r2, r1
 8001196:	b292      	uxth	r2, r2
			gfx_object->location.y_min = 0;
 8001198:	2500      	movs	r5, #0
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 800119a:	fb02 f303 	mul.w	r3, r2, r3
			gfx_object->location.y_min = 0;
 800119e:	81c5      	strh	r5, [r0, #14]
			gfx_object->image.size_y -= offset;
 80011a0:	80c2      	strh	r2, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80011a2:	6083      	str	r3, [r0, #8]
        return 1; // Placement successful
 80011a4:	2001      	movs	r0, #1
}
 80011a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 80011a8:	f8b0 c036 	ldrh.w	ip, [r0, #54]	@ 0x36
 80011ac:	eba3 0c0c 	sub.w	ip, r3, ip
			if( dy <= 0 )
 80011b0:	fa0f f78c 	sxth.w	r7, ip
 80011b4:	2f00      	cmp	r7, #0
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 80011b6:	fa1f fc8c 	uxth.w	ip, ip
			if( dy <= 0 )
 80011ba:	dd0e      	ble.n	80011da <GFX_bounce_moving_object_from_edge+0x12e>
 80011bc:	4631      	mov	r1, r6
 80011be:	e7a1      	b.n	8001104 <GFX_bounce_moving_object_from_edge+0x58>
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 80011c0:	ebac 0e05 	sub.w	lr, ip, r5
			if( dx <= 0 )
 80011c4:	fa0f f78e 	sxth.w	r7, lr
 80011c8:	2600      	movs	r6, #0
 80011ca:	2f00      	cmp	r7, #0
 80011cc:	4632      	mov	r2, r6
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 80011ce:	fa1f fe8e 	uxth.w	lr, lr
			if( dx <= 0 )
 80011d2:	dc85      	bgt.n	80010e0 <GFX_bounce_moving_object_from_edge+0x34>
				x = gfx_object->location_new.x_min - 2*dx;
 80011d4:	ebac 0c4e 	sub.w	ip, ip, lr, lsl #1
 80011d8:	e77a      	b.n	80010d0 <GFX_bounce_moving_object_from_edge+0x24>
				y = gfx_object->location_new.y_min - 2*dy;
 80011da:	eba3 034c 	sub.w	r3, r3, ip, lsl #1
 80011de:	b21a      	sxth	r2, r3
				GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 80011e0:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 80011e4:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 80011e6:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
}
 80011ea:	e78b      	b.n	8001104 <GFX_bounce_moving_object_from_edge+0x58>
 80011ec:	20000228 	.word	0x20000228
 80011f0:	20000190 	.word	0x20000190
 80011f4:	200000f8 	.word	0x200000f8

080011f8 <GFX_update_moving_gfx_object_location>:
{
 80011f8:	b530      	push	{r4, r5, lr}
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 80011fa:	6902      	ldr	r2, [r0, #16]
 80011fc:	61c2      	str	r2, [r0, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 80011fe:	f990 2049 	ldrsb.w	r2, [r0, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8001202:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8001206:	f9b0 c010 	ldrsh.w	ip, [r0, #16]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 800120a:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 800120e:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001212:	f9b0 e00c 	ldrsh.w	lr, [r0, #12]
	if( ( x >= restrictions->X_MIN ) &&
 8001216:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8001218:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 800121a:	1a9b      	subs	r3, r3, r2
 800121c:	8543      	strh	r3, [r0, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 800121e:	f990 3048 	ldrsb.w	r3, [r0, #72]	@ 0x48
 8001222:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 8001224:	449c      	add	ip, r3
 8001226:	f8a0 c028 	strh.w	ip, [r0, #40]	@ 0x28
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 800122a:	f9b0 c016 	ldrsh.w	ip, [r0, #22]
	location_new->x_min 	= location->x_min + dx;
 800122e:	449e      	add	lr, r3
	location_new->y_center 	= location->y_center + dy;
 8001230:	ebac 0c02 	sub.w	ip, ip, r2
	location_new->x_center 	= location->x_center + dx;
 8001234:	4423      	add	r3, r4
	location_new->y_min 	= location->y_min + dy;
 8001236:	b289      	uxth	r1, r1
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001238:	6944      	ldr	r4, [r0, #20]
	location_new->x_center 	= location->x_center + dx;
 800123a:	8583      	strh	r3, [r0, #44]	@ 0x2c
	location_new->y_center 	= location->y_center + dy;
 800123c:	f8a0 c02e 	strh.w	ip, [r0, #46]	@ 0x2e
 8001240:	1a8b      	subs	r3, r1, r2
	location_new->x_min 	= location->x_min + dx;
 8001242:	fa0f fc8e 	sxth.w	ip, lr
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001246:	6204      	str	r4, [r0, #32]
 8001248:	68c4      	ldr	r4, [r0, #12]
 800124a:	6184      	str	r4, [r0, #24]
	if( ( x >= restrictions->X_MIN ) &&
 800124c:	45ac      	cmp	ip, r5
	location_new->x_min 	= location->x_min + dx;
 800124e:	fa1f f48e 	uxth.w	r4, lr
	location_new->y_min 	= location->y_min + dy;
 8001252:	fa0f fe83 	sxth.w	lr, r3
	location_new->x_min 	= location->x_min + dx;
 8001256:	f8a0 c024 	strh.w	ip, [r0, #36]	@ 0x24
	location_new->y_min 	= location->y_min + dy;
 800125a:	f8a0 e026 	strh.w	lr, [r0, #38]	@ 0x26
	if( ( x >= restrictions->X_MIN ) &&
 800125e:	b29b      	uxth	r3, r3
 8001260:	db1a      	blt.n	8001298 <GFX_update_moving_gfx_object_location+0xa0>
		( x <= restrictions->X_MAX ) &&
 8001262:	8e45      	ldrh	r5, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8001264:	45ac      	cmp	ip, r5
 8001266:	dc17      	bgt.n	8001298 <GFX_update_moving_gfx_object_location+0xa0>
		( y >= restrictions->Y_MIN ) &&
 8001268:	8ec5      	ldrh	r5, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 800126a:	45ae      	cmp	lr, r5
 800126c:	db14      	blt.n	8001298 <GFX_update_moving_gfx_object_location+0xa0>
		( y <= restrictions->Y_MAX )    )
 800126e:	8f02      	ldrh	r2, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8001270:	4596      	cmp	lr, r2
 8001272:	dc1a      	bgt.n	80012aa <GFX_update_moving_gfx_object_location+0xb2>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001274:	8881      	ldrh	r1, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001276:	88c2      	ldrh	r2, [r0, #6]
        gfx_object->location.x_min = x;
 8001278:	f8a0 c00c 	strh.w	ip, [r0, #12]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800127c:	1865      	adds	r5, r4, r1
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 800127e:	eb04 0151 	add.w	r1, r4, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001282:	189c      	adds	r4, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001284:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_min = y;
 8001288:	f8a0 e00e 	strh.w	lr, [r0, #14]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800128c:	8205      	strh	r5, [r0, #16]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800128e:	8244      	strh	r4, [r0, #18]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001290:	8281      	strh	r1, [r0, #20]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001292:	82c2      	strh	r2, [r0, #22]
        return 1; // Placement successful
 8001294:	2001      	movs	r0, #1
}
 8001296:	bd30      	pop	{r4, r5, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001298:	4d1a      	ldr	r5, [pc, #104]	@ (8001304 <GFX_update_moving_gfx_object_location+0x10c>)
 800129a:	42a8      	cmp	r0, r5
 800129c:	d00a      	beq.n	80012b4 <GFX_update_moving_gfx_object_location+0xbc>
 800129e:	4d1a      	ldr	r5, [pc, #104]	@ (8001308 <GFX_update_moving_gfx_object_location+0x110>)
 80012a0:	42a8      	cmp	r0, r5
 80012a2:	d007      	beq.n	80012b4 <GFX_update_moving_gfx_object_location+0xbc>
 80012a4:	4d19      	ldr	r5, [pc, #100]	@ (800130c <GFX_update_moving_gfx_object_location+0x114>)
 80012a6:	42a8      	cmp	r0, r5
 80012a8:	d004      	beq.n	80012b4 <GFX_update_moving_gfx_object_location+0xbc>
		switch(gfx_object->edge_behavior)
 80012aa:	f890 304a 	ldrb.w	r3, [r0, #74]	@ 0x4a
 80012ae:	b32b      	cbz	r3, 80012fc <GFX_update_moving_gfx_object_location+0x104>
				return object_placement_successful;
 80012b0:	2000      	movs	r0, #0
}
 80012b2:	bd30      	pop	{r4, r5, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80012b4:	f1be 0f00 	cmp.w	lr, #0
 80012b8:	daf7      	bge.n	80012aa <GFX_update_moving_gfx_object_location+0xb2>
			int16_t offset = -y;
 80012ba:	1a52      	subs	r2, r2, r1
			gfx_object->image.size_y -= offset;
 80012bc:	88c1      	ldrh	r1, [r0, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80012be:	8885      	ldrh	r5, [r0, #4]
			gfx_object->location.x_min = x;
 80012c0:	f8a0 c00c 	strh.w	ip, [r0, #12]
			gfx_object->image.size_y -= offset;
 80012c4:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 80012c6:	33f0      	adds	r3, #240	@ 0xf0
 80012c8:	b21b      	sxth	r3, r3
 80012ca:	8243      	strh	r3, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80012cc:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80012d0:	105b      	asrs	r3, r3, #1
 80012d2:	82c3      	strh	r3, [r0, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80012d4:	b212      	sxth	r2, r2
 80012d6:	6803      	ldr	r3, [r0, #0]
 80012d8:	fb05 f202 	mul.w	r2, r5, r2
			gfx_object->image.size_y -= offset;
 80012dc:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80012de:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80012e2:	eb04 0e05 	add.w	lr, r4, r5
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80012e6:	6003      	str	r3, [r0, #0]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80012e8:	fb01 f505 	mul.w	r5, r1, r5
			gfx_object->location.y_min = 0;
 80012ec:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80012ee:	f8a0 e010 	strh.w	lr, [r0, #16]
			gfx_object->image.size_y -= offset;
 80012f2:	80c1      	strh	r1, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80012f4:	6085      	str	r5, [r0, #8]
			gfx_object->location.y_min = 0;
 80012f6:	81c3      	strh	r3, [r0, #14]
        return 1; // Placement successful
 80012f8:	2001      	movs	r0, #1
}
 80012fa:	bd30      	pop	{r4, r5, pc}
 80012fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8001300:	f7ff bed4 	b.w	80010ac <GFX_bounce_moving_object_from_edge>
 8001304:	20000228 	.word	0x20000228
 8001308:	20000190 	.word	0x20000190
 800130c:	200000f8 	.word	0x200000f8

08001310 <GFX_get_object_movement_area>:



void GFX_get_object_movement_area(graphic_object_t *gfx_object, location_t *object_movement_area)
{
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001310:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001314:	f9b0 301a 	ldrsh.w	r3, [r0, #26]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001318:	f9b0 c01e 	ldrsh.w	ip, [r0, #30]
{
 800131c:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800131e:	f9b0 e018 	ldrsh.w	lr, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001322:	f9b0 4010 	ldrsh.w	r4, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001326:	4596      	cmp	lr, r2
 8001328:	bfa8      	it	ge
 800132a:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 800132c:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8001330:	4293      	cmp	r3, r2
 8001332:	bfa8      	it	ge
 8001334:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001336:	f9b0 201c 	ldrsh.w	r2, [r0, #28]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 800133a:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 800133e:	42a2      	cmp	r2, r4
 8001340:	bfb8      	it	lt
 8001342:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001344:	4560      	cmp	r0, ip
 8001346:	bfb8      	it	lt
 8001348:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800134a:	f04f 0c00 	mov.w	ip, #0
 800134e:	4664      	mov	r4, ip
 8001350:	f36e 0c0f 	bfi	ip, lr, #0, #16
 8001354:	f362 040f 	bfi	r4, r2, #0, #16
 8001358:	f363 4c1f 	bfi	ip, r3, #16, #16


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800135c:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001360:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001362:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001366:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800136a:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800136e:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001370:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001372:	f8c1 c000 	str.w	ip, [r1]
 8001376:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001378:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800137a:	814b      	strh	r3, [r1, #10]
}
 800137c:	bd10      	pop	{r4, pc}
 800137e:	bf00      	nop

08001380 <GFX_are_gfx_objects_overlapping>:


uint8_t GFX_are_locations_overlapping(location_t *location_A, location_t *location_B)
{

	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001380:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8001384:	f9b1 3010 	ldrsh.w	r3, [r1, #16]
 8001388:	429a      	cmp	r2, r3
 800138a:	dc14      	bgt.n	80013b6 <GFX_are_gfx_objects_overlapping+0x36>
 800138c:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
 8001390:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8001394:	429a      	cmp	r2, r3
 8001396:	db0e      	blt.n	80013b6 <GFX_are_gfx_objects_overlapping+0x36>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001398:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
 800139c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	db08      	blt.n	80013b6 <GFX_are_gfx_objects_overlapping+0x36>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80013a4:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80013a8:	f9b1 3012 	ldrsh.w	r3, [r1, #18]
 80013ac:	4298      	cmp	r0, r3
 80013ae:	bfcc      	ite	gt
 80013b0:	2000      	movgt	r0, #0
 80013b2:	2001      	movle	r0, #1
 80013b4:	4770      	bx	lr
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
	{
		return 0;	// not overlapping
 80013b6:	2000      	movs	r0, #0
uint8_t GFX_are_gfx_objects_overlapping(graphic_object_t *object_A, graphic_object_t *object_B)
{

	return GFX_are_locations_overlapping( &object_A->location, &object_B->location );

}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop

080013bc <GFX_copy_image_part_to_partial_frame_buffer>:
}


void GFX_copy_image_part_to_partial_frame_buffer( image_object_t *image )
{
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 80013bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001470 <GFX_copy_image_part_to_partial_frame_buffer+0xb4>)
	if(y + size_y > img->size_y)
 80013be:	88c2      	ldrh	r2, [r0, #6]
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 80013c0:	f9b3 c00e 	ldrsh.w	ip, [r3, #14]
{
 80013c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(y + size_y > img->size_y)
 80013c8:	88df      	ldrh	r7, [r3, #6]
 80013ca:	4467      	add	r7, ip
 80013cc:	4297      	cmp	r7, r2
 80013ce:	dc4c      	bgt.n	800146a <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 80013d0:	f9b3 600c 	ldrsh.w	r6, [r3, #12]
	if(x + size_x > img->size_x)
 80013d4:	889c      	ldrh	r4, [r3, #4]
 80013d6:	8882      	ldrh	r2, [r0, #4]
 80013d8:	4434      	add	r4, r6
 80013da:	4294      	cmp	r4, r2
 80013dc:	dc45      	bgt.n	800146a <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80013de:	fa1f fc8c 	uxth.w	ip, ip
 80013e2:	4567      	cmp	r7, ip
 80013e4:	dd41      	ble.n	800146a <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 80013e6:	f8d3 a000 	ldr.w	sl, [r3]
		for(uint16_t column = x; column < (x + size_x); column++ )
 80013ea:	b2b6      	uxth	r6, r6
	uint32_t i = 0;
 80013ec:	2100      	movs	r1, #0
 80013ee:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
		return IMG_TRANSPARENT_COLOR_CODE;
 80013f2:	f44f 68fc 	mov.w	r8, #2016	@ 0x7e0
		for(uint16_t column = x; column < (x + size_x); column++ )
 80013f6:	42b4      	cmp	r4, r6
 80013f8:	dd31      	ble.n	800145e <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
 80013fa:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
 80013fe:	d120      	bne.n	8001442 <GFX_copy_image_part_to_partial_frame_buffer+0x86>
 8001400:	eb01 0e09 	add.w	lr, r1, r9
 8001404:	eb0a 0e4e 	add.w	lr, sl, lr, lsl #1
 8001408:	4632      	mov	r2, r6
 800140a:	4633      	mov	r3, r6
 800140c:	e00b      	b.n	8001426 <GFX_copy_image_part_to_partial_frame_buffer+0x6a>
		return img->image_array[i];
 800140e:	6802      	ldr	r2, [r0, #0]
 8001410:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001414:	f82e 2f02 	strh.w	r2, [lr, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001418:	3301      	adds	r3, #1
 800141a:	b29b      	uxth	r3, r3
 800141c:	429c      	cmp	r4, r3
			i++;
 800141e:	f101 0101 	add.w	r1, r1, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001422:	461a      	mov	r2, r3
 8001424:	dd1b      	ble.n	800145e <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001426:	041d      	lsls	r5, r3, #16
 8001428:	d408      	bmi.n	800143c <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 800142a:	f8b0 b004 	ldrh.w	fp, [r0, #4]
 800142e:	4593      	cmp	fp, r2
		return img->image_array[i];
 8001430:	fb0c 250b 	mla	r5, ip, fp, r2
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001434:	dd02      	ble.n	800143c <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8001436:	88c2      	ldrh	r2, [r0, #6]
 8001438:	4562      	cmp	r2, ip
 800143a:	d8e8      	bhi.n	800140e <GFX_copy_image_part_to_partial_frame_buffer+0x52>
		return IMG_TRANSPARENT_COLOR_CODE;
 800143c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001440:	e7e8      	b.n	8001414 <GFX_copy_image_part_to_partial_frame_buffer+0x58>
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001442:	460a      	mov	r2, r1
 8001444:	1ab5      	subs	r5, r6, r2
 8001446:	4449      	add	r1, r9
 8001448:	eb0a 0141 	add.w	r1, sl, r1, lsl #1
 800144c:	b2ad      	uxth	r5, r5
			i++;
 800144e:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001450:	18ab      	adds	r3, r5, r2
 8001452:	b29b      	uxth	r3, r3
 8001454:	429c      	cmp	r4, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001456:	f821 8f02 	strh.w	r8, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800145a:	dcf8      	bgt.n	800144e <GFX_copy_image_part_to_partial_frame_buffer+0x92>
			i++;
 800145c:	4611      	mov	r1, r2
	for( uint16_t row = y; row < (y + size_y); row++ )
 800145e:	f10c 0c01 	add.w	ip, ip, #1
 8001462:	fa1f fc8c 	uxth.w	ip, ip
 8001466:	4567      	cmp	r7, ip
 8001468:	dcc5      	bgt.n	80013f6 <GFX_copy_image_part_to_partial_frame_buffer+0x3a>
}
 800146a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800146e:	bf00      	nop
 8001470:	200002f8 	.word	0x200002f8

08001474 <GFX_partial_frame_buffer_overlay_object>:




void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object)
{
 8001474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8001478:	4e27      	ldr	r6, [pc, #156]	@ (8001518 <GFX_partial_frame_buffer_overlay_object+0xa4>)
 800147a:	89f3      	ldrh	r3, [r6, #14]
 800147c:	f9b6 2012 	ldrsh.w	r2, [r6, #18]
 8001480:	429a      	cmp	r2, r3
 8001482:	dd47      	ble.n	8001514 <GFX_partial_frame_buffer_overlay_object+0xa0>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001484:	f9b6 c010 	ldrsh.w	ip, [r6, #16]
 8001488:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
			pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);

			// overlay the pixel only if it is not transparent
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
				partial_frame_buffer.image.image_array[i] = pixel;
 800148c:	f8d6 8000 	ldr.w	r8, [r6]
 8001490:	3301      	adds	r3, #1
 8001492:	b29f      	uxth	r7, r3
 8001494:	1e7d      	subs	r5, r7, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001496:	45e6      	cmp	lr, ip
	uint32_t i = 0;
 8001498:	f04f 0400 	mov.w	r4, #0
 800149c:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 800149e:	da39      	bge.n	8001514 <GFX_partial_frame_buffer_overlay_object+0xa0>
 80014a0:	f10e 0101 	add.w	r1, lr, #1
 80014a4:	b289      	uxth	r1, r1
 80014a6:	3901      	subs	r1, #1
 80014a8:	4622      	mov	r2, r4
 80014aa:	1b09      	subs	r1, r1, r4
	*x_obj = x_abs - object->location.x_min;
 80014ac:	8983      	ldrh	r3, [r0, #12]
 80014ae:	ebae 0303 	sub.w	r3, lr, r3
 80014b2:	1b1b      	subs	r3, r3, r4
 80014b4:	4413      	add	r3, r2
 80014b6:	fa1f fa83 	uxth.w	sl, r3
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80014ba:	041b      	lsls	r3, r3, #16
 80014bc:	d41a      	bmi.n	80014f4 <GFX_partial_frame_buffer_overlay_object+0x80>
 80014be:	8883      	ldrh	r3, [r0, #4]
 80014c0:	459a      	cmp	sl, r3
 80014c2:	da17      	bge.n	80014f4 <GFX_partial_frame_buffer_overlay_object+0x80>
	*y_obj = y_abs - object->location.y_min;
 80014c4:	f8b0 900e 	ldrh.w	r9, [r0, #14]
 80014c8:	eba5 0909 	sub.w	r9, r5, r9
 80014cc:	fa1f fb89 	uxth.w	fp, r9
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80014d0:	f419 4f00 	tst.w	r9, #32768	@ 0x8000
		return img->image_array[i];
 80014d4:	fb0b aa03 	mla	sl, fp, r3, sl
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80014d8:	d10c      	bne.n	80014f4 <GFX_partial_frame_buffer_overlay_object+0x80>
 80014da:	88c3      	ldrh	r3, [r0, #6]
 80014dc:	459b      	cmp	fp, r3
 80014de:	da09      	bge.n	80014f4 <GFX_partial_frame_buffer_overlay_object+0x80>
		return img->image_array[i];
 80014e0:	6803      	ldr	r3, [r0, #0]
 80014e2:	f833 301a 	ldrh.w	r3, [r3, sl, lsl #1]
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 80014e6:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
				partial_frame_buffer.image.image_array[i] = pixel;
 80014ea:	bf1c      	itt	ne
 80014ec:	f828 3012 	strhne.w	r3, [r8, r2, lsl #1]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 80014f0:	f9b6 c010 	ldrshne.w	ip, [r6, #16]

			// update the buffer linear index
			i++;
 80014f4:	3201      	adds	r2, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 80014f6:	188b      	adds	r3, r1, r2
 80014f8:	459c      	cmp	ip, r3
 80014fa:	dcd7      	bgt.n	80014ac <GFX_partial_frame_buffer_overlay_object+0x38>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 80014fc:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8001500:	429f      	cmp	r7, r3
 8001502:	da07      	bge.n	8001514 <GFX_partial_frame_buffer_overlay_object+0xa0>
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001504:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8001508:	3701      	adds	r7, #1
 800150a:	1e7d      	subs	r5, r7, #1
 800150c:	45e6      	cmp	lr, ip
			i++;
 800150e:	4614      	mov	r4, r2
 8001510:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001512:	dbc5      	blt.n	80014a0 <GFX_partial_frame_buffer_overlay_object+0x2c>
		}
	}

}
 8001514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001518:	200002f8 	.word	0x200002f8

0800151c <GFX_clear_area_on_background>:




void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max, int16_t y_max, graphic_object_t *bckgnd)
{
 800151c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	partial_frame_buffer.location.x_max = x_max;
	partial_frame_buffer.location.y_max = y_max;


	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001520:	b286      	uxth	r6, r0
{
 8001522:	b089      	sub	sp, #36	@ 0x24
 8001524:	4605      	mov	r5, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001526:	1b90      	subs	r0, r2, r6
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001528:	b28c      	uxth	r4, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800152a:	b280      	uxth	r0, r0
{
 800152c:	4688      	mov	r8, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800152e:	9001      	str	r0, [sp, #4]
	partial_frame_buffer.location.x_min = x_min;
 8001530:	2100      	movs	r1, #0
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001532:	1b18      	subs	r0, r3, r4
 8001534:	fa1f fb80 	uxth.w	fp, r0
	partial_frame_buffer.location.x_min = x_min;
 8001538:	4608      	mov	r0, r1
 800153a:	f362 000f 	bfi	r0, r2, #0, #16
 800153e:	9505      	str	r5, [sp, #20]
 8001540:	f365 010f 	bfi	r1, r5, #0, #16
 8001544:	4d3e      	ldr	r5, [pc, #248]	@ (8001640 <GFX_clear_area_on_background+0x124>)
{
 8001546:	9f12      	ldr	r7, [sp, #72]	@ 0x48
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001548:	f8a5 b006 	strh.w	fp, [r5, #6]
	partial_frame_buffer.location.x_min = x_min;
 800154c:	f363 401f 	bfi	r0, r3, #16, #16
 8001550:	f368 411f 	bfi	r1, r8, #16, #16
 8001554:	e9c5 1003 	strd	r1, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001558:	9801      	ldr	r0, [sp, #4]
 800155a:	80a8      	strh	r0, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 800155c:	fb0b f000 	mul.w	r0, fp, r0
 8001560:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001562:	0040      	lsls	r0, r0, #1
 8001564:	f005 fa42 	bl	80069ec <malloc>
	if(y + size_y > img->size_y)
 8001568:	88f9      	ldrh	r1, [r7, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 800156a:	9002      	str	r0, [sp, #8]
	if(y + size_y > img->size_y)
 800156c:	eb08 0e0b 	add.w	lr, r8, fp
 8001570:	458e      	cmp	lr, r1



	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8001572:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8001574:	dc40      	bgt.n	80015f8 <GFX_clear_area_on_background+0xdc>
	if(x + size_x > img->size_x)
 8001576:	9b05      	ldr	r3, [sp, #20]
 8001578:	9801      	ldr	r0, [sp, #4]
 800157a:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 800157e:	eb03 0c00 	add.w	ip, r3, r0
 8001582:	45cc      	cmp	ip, r9
 8001584:	dc38      	bgt.n	80015f8 <GFX_clear_area_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001586:	4574      	cmp	r4, lr
 8001588:	da36      	bge.n	80015f8 <GFX_clear_area_on_background+0xdc>
	uint32_t i = 0;
 800158a:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 800158c:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 8001590:	f8cd b018 	str.w	fp, [sp, #24]
 8001594:	9104      	str	r1, [sp, #16]
 8001596:	f8cd 801c 	str.w	r8, [sp, #28]
		for(uint16_t column = x; column < (x + size_x); column++ )
 800159a:	45b4      	cmp	ip, r6
 800159c:	dd26      	ble.n	80015ec <GFX_clear_area_on_background+0xd0>
 800159e:	9b04      	ldr	r3, [sp, #16]
 80015a0:	429c      	cmp	r4, r3
 80015a2:	da39      	bge.n	8001618 <GFX_clear_area_on_background+0xfc>
 80015a4:	9b02      	ldr	r3, [sp, #8]
 80015a6:	9603      	str	r6, [sp, #12]
 80015a8:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 80015ac:	3801      	subs	r0, #1
 80015ae:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 80015b2:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 80015b6:	46b3      	mov	fp, r6
 80015b8:	4633      	mov	r3, r6
 80015ba:	e00b      	b.n	80015d4 <GFX_clear_area_on_background+0xb8>
		return img->image_array[i];
 80015bc:	6839      	ldr	r1, [r7, #0]
 80015be:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80015c2:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80015c6:	3301      	adds	r3, #1
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	459c      	cmp	ip, r3
			i++;
 80015cc:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80015d0:	469b      	mov	fp, r3
 80015d2:	dd0a      	ble.n	80015ea <GFX_clear_area_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80015d4:	ea44 0103 	orr.w	r1, r4, r3
 80015d8:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 80015da:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80015de:	d401      	bmi.n	80015e4 <GFX_clear_area_on_background+0xc8>
 80015e0:	45cb      	cmp	fp, r9
 80015e2:	dbeb      	blt.n	80015bc <GFX_clear_area_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 80015e4:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80015e8:	e7eb      	b.n	80015c2 <GFX_clear_area_on_background+0xa6>
 80015ea:	9e03      	ldr	r6, [sp, #12]
	for( uint16_t row = y; row < (y + size_y); row++ )
 80015ec:	3401      	adds	r4, #1
 80015ee:	b2a4      	uxth	r4, r4
 80015f0:	45a6      	cmp	lr, r4
 80015f2:	dcd2      	bgt.n	800159a <GFX_clear_area_on_background+0x7e>
 80015f4:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 80015f8:	9a01      	ldr	r2, [sp, #4]
 80015fa:	9805      	ldr	r0, [sp, #20]
 80015fc:	465b      	mov	r3, fp
 80015fe:	4641      	mov	r1, r8
 8001600:	f004 fe26 	bl	8006250 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001604:	6828      	ldr	r0, [r5, #0]
 8001606:	68a9      	ldr	r1, [r5, #8]
 8001608:	f004 fe02 	bl	8006210 <ILI9341_SendData>
	free(ptr);
 800160c:	6828      	ldr	r0, [r5, #0]


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);

}
 800160e:	b009      	add	sp, #36	@ 0x24
 8001610:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 8001614:	f005 b9f2 	b.w	80069fc <free>
 8001618:	9b02      	ldr	r3, [sp, #8]
 800161a:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 800161e:	3901      	subs	r1, #1
 8001620:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8001624:	1ab0      	subs	r0, r6, r2
			i++;
 8001626:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001628:	1883      	adds	r3, r0, r2
 800162a:	b29b      	uxth	r3, r3
 800162c:	459c      	cmp	ip, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800162e:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001632:	dcf8      	bgt.n	8001626 <GFX_clear_area_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001634:	3401      	adds	r4, #1
 8001636:	b2a4      	uxth	r4, r4
 8001638:	45a6      	cmp	lr, r4
 800163a:	dcae      	bgt.n	800159a <GFX_clear_area_on_background+0x7e>
 800163c:	e7da      	b.n	80015f4 <GFX_clear_area_on_background+0xd8>
 800163e:	bf00      	nop
 8001640:	200002f8 	.word	0x200002f8

08001644 <GFX_draw_one_gfx_object_on_background>:
{
 8001644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001648:	4604      	mov	r4, r0
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 800164a:	f9b0 0018 	ldrsh.w	r0, [r0, #24]
 800164e:	f9b4 5010 	ldrsh.w	r5, [r4, #16]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001652:	f9b4 201c 	ldrsh.w	r2, [r4, #28]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 8001656:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 800165a:	42a8      	cmp	r0, r5
{
 800165c:	460e      	mov	r6, r1
 800165e:	b082      	sub	sp, #8
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 8001660:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001664:	dc0b      	bgt.n	800167e <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001666:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 800166a:	4297      	cmp	r7, r2
 800166c:	dc07      	bgt.n	800167e <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 800166e:	f9b4 c00e 	ldrsh.w	ip, [r4, #14]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001672:	459c      	cmp	ip, r3
 8001674:	dc03      	bgt.n	800167e <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 8001676:	f9b4 e012 	ldrsh.w	lr, [r4, #18]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 800167a:	458e      	cmp	lr, r1
 800167c:	da37      	bge.n	80016ee <GFX_draw_one_gfx_object_on_background+0xaa>



void GFX_clear_location_on_background( location_t *location, graphic_object_t *bckgnd )
{
	GFX_clear_area_on_background(location->x_min, location->y_min, location->x_max, location->y_max, bckgnd);
 800167e:	9600      	str	r6, [sp, #0]
 8001680:	f7ff ff4c 	bl	800151c <GFX_clear_area_on_background>
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001684:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001688:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 800168c:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001690:	68e7      	ldr	r7, [r4, #12]
 8001692:	6920      	ldr	r0, [r4, #16]
 8001694:	6961      	ldr	r1, [r4, #20]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001696:	1a9b      	subs	r3, r3, r2
	partial_frame_buffer.location.y_max = area_location->y_max;
 8001698:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800169c:	1b52      	subs	r2, r2, r5
	partial_frame_buffer.location.x_min = area_location->x_min;
 800169e:	4d28      	ldr	r5, [pc, #160]	@ (8001740 <GFX_draw_one_gfx_object_on_background+0xfc>)
 80016a0:	e9c5 7003 	strd	r7, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80016a4:	b29b      	uxth	r3, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80016a6:	b292      	uxth	r2, r2
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80016a8:	80ab      	strh	r3, [r5, #4]
	partial_frame_buffer.location.x_min = area_location->x_min;
 80016aa:	6169      	str	r1, [r5, #20]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80016b0:	80ea      	strh	r2, [r5, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80016b2:	0058      	lsls	r0, r3, #1
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80016b4:	60ab      	str	r3, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80016b6:	f005 f999 	bl	80069ec <malloc>
 80016ba:	4603      	mov	r3, r0
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 80016bc:	4630      	mov	r0, r6
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 80016be:	602b      	str	r3, [r5, #0]
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 80016c0:	f7ff fe7c 	bl	80013bc <GFX_copy_image_part_to_partial_frame_buffer>
				GFX_partial_frame_buffer_overlay_object(object);
 80016c4:	4620      	mov	r0, r4
 80016c6:	f7ff fed5 	bl	8001474 <GFX_partial_frame_buffer_overlay_object>
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 80016ca:	88eb      	ldrh	r3, [r5, #6]
 80016cc:	88aa      	ldrh	r2, [r5, #4]
 80016ce:	f9b5 100e 	ldrsh.w	r1, [r5, #14]
 80016d2:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 80016d6:	f004 fdbb 	bl	8006250 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 80016da:	6828      	ldr	r0, [r5, #0]
 80016dc:	68a9      	ldr	r1, [r5, #8]
 80016de:	f004 fd97 	bl	8006210 <ILI9341_SendData>
	free(ptr);
 80016e2:	6828      	ldr	r0, [r5, #0]
}
 80016e4:	b002      	add	sp, #8
 80016e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free(ptr);
 80016ea:	f005 b987 	b.w	80069fc <free>
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 80016ee:	42b8      	cmp	r0, r7
 80016f0:	bfa8      	it	ge
 80016f2:	4638      	movge	r0, r7
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 80016f4:	4561      	cmp	r1, ip
 80016f6:	bfa8      	it	ge
 80016f8:	4661      	movge	r1, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 80016fa:	42aa      	cmp	r2, r5
 80016fc:	bfb8      	it	lt
 80016fe:	462a      	movlt	r2, r5
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001700:	4573      	cmp	r3, lr
 8001702:	bfb8      	it	lt
 8001704:	4673      	movlt	r3, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001706:	1a5d      	subs	r5, r3, r1
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001708:	1a17      	subs	r7, r2, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800170a:	fa1f fe87 	uxth.w	lr, r7
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800170e:	fa1f f885 	uxth.w	r8, r5
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001712:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001716:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800171a:	ea4f 0c67 	mov.w	ip, r7, asr #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800171e:	106f      	asrs	r7, r5, #1
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001720:	4d07      	ldr	r5, [pc, #28]	@ (8001740 <GFX_draw_one_gfx_object_on_background+0xfc>)
	partial_frame_buffer.location.y_max = area_location->y_max;
 8001722:	826b      	strh	r3, [r5, #18]
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001724:	81a8      	strh	r0, [r5, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001726:	822a      	strh	r2, [r5, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 8001728:	81e9      	strh	r1, [r5, #14]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800172a:	f8a5 c014 	strh.w	ip, [r5, #20]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800172e:	82ef      	strh	r7, [r5, #22]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001730:	f8a5 e004 	strh.w	lr, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001734:	fb08 f30e 	mul.w	r3, r8, lr
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001738:	f8a5 8006 	strh.w	r8, [r5, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 800173c:	e7b9      	b.n	80016b2 <GFX_draw_one_gfx_object_on_background+0x6e>
 800173e:	bf00      	nop
 8001740:	200002f8 	.word	0x200002f8

08001744 <GFX_clear_gfx_object_on_background>:




void GFX_clear_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 8001744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 8001748:	68c3      	ldr	r3, [r0, #12]
 800174a:	f9b0 600c 	ldrsh.w	r6, [r0, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 800174e:	f9b0 400e 	ldrsh.w	r4, [r0, #14]
	partial_frame_buffer.location.x_min = object->location.x_min;
 8001752:	4d45      	ldr	r5, [pc, #276]	@ (8001868 <GFX_clear_gfx_object_on_background+0x124>)
{
 8001754:	b089      	sub	sp, #36	@ 0x24
 8001756:	141a      	asrs	r2, r3, #16
 8001758:	9204      	str	r2, [sp, #16]

	partial_frame_buffer.location.x_max = object->location.x_max;
 800175a:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;


	// prepare the partial frame image buffer for the area of the current object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800175e:	b2b6      	uxth	r6, r6
 8001760:	1b92      	subs	r2, r2, r6
 8001762:	fa1f fb82 	uxth.w	fp, r2
	partial_frame_buffer.location.y_max = object->location.y_max;
 8001766:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800176a:	f8a5 b004 	strh.w	fp, [r5, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800176e:	b2a4      	uxth	r4, r4
 8001770:	1b12      	subs	r2, r2, r4
 8001772:	fa1f f882 	uxth.w	r8, r2
{
 8001776:	460f      	mov	r7, r1
 8001778:	b219      	sxth	r1, r3
 800177a:	9105      	str	r1, [sp, #20]
	partial_frame_buffer.location.x_min = object->location.x_min;
 800177c:	6901      	ldr	r1, [r0, #16]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800177e:	f8a5 8006 	strh.w	r8, [r5, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001782:	fb08 f00b 	mul.w	r0, r8, fp
 8001786:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001788:	0040      	lsls	r0, r0, #1
	partial_frame_buffer.location.x_min = object->location.x_min;
 800178a:	e9c5 3103 	strd	r3, r1, [r5, #12]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 800178e:	f005 f92d 	bl	80069ec <malloc>
	if(y + size_y > img->size_y)
 8001792:	9a04      	ldr	r2, [sp, #16]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001794:	9001      	str	r0, [sp, #4]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8001796:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8001798:	88f8      	ldrh	r0, [r7, #6]
 800179a:	eb02 0108 	add.w	r1, r2, r8
 800179e:	4281      	cmp	r1, r0
 80017a0:	dc3e      	bgt.n	8001820 <GFX_clear_gfx_object_on_background+0xdc>
	if(x + size_x > img->size_x)
 80017a2:	9b05      	ldr	r3, [sp, #20]
 80017a4:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 80017a8:	eb03 0e0b 	add.w	lr, r3, fp
 80017ac:	45ce      	cmp	lr, r9
 80017ae:	dc37      	bgt.n	8001820 <GFX_clear_gfx_object_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80017b0:	428c      	cmp	r4, r1
 80017b2:	da35      	bge.n	8001820 <GFX_clear_gfx_object_on_background+0xdc>
 80017b4:	e9cd b806 	strd	fp, r8, [sp, #24]
	uint32_t i = 0;
 80017b8:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 80017ba:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 80017be:	468c      	mov	ip, r1
 80017c0:	9003      	str	r0, [sp, #12]
		for(uint16_t column = x; column < (x + size_x); column++ )
 80017c2:	4576      	cmp	r6, lr
 80017c4:	da26      	bge.n	8001814 <GFX_clear_gfx_object_on_background+0xd0>
 80017c6:	9b03      	ldr	r3, [sp, #12]
 80017c8:	42a3      	cmp	r3, r4
 80017ca:	dd39      	ble.n	8001840 <GFX_clear_gfx_object_on_background+0xfc>
 80017cc:	9b01      	ldr	r3, [sp, #4]
 80017ce:	9602      	str	r6, [sp, #8]
 80017d0:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 80017d4:	3801      	subs	r0, #1
 80017d6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 80017da:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 80017de:	46b3      	mov	fp, r6
 80017e0:	4633      	mov	r3, r6
 80017e2:	e00b      	b.n	80017fc <GFX_clear_gfx_object_on_background+0xb8>
		return img->image_array[i];
 80017e4:	6839      	ldr	r1, [r7, #0]
 80017e6:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80017ea:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80017ee:	3301      	adds	r3, #1
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	459e      	cmp	lr, r3
			i++;
 80017f4:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80017f8:	469b      	mov	fp, r3
 80017fa:	dd0a      	ble.n	8001812 <GFX_clear_gfx_object_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80017fc:	ea44 0103 	orr.w	r1, r4, r3
 8001800:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 8001802:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001806:	d401      	bmi.n	800180c <GFX_clear_gfx_object_on_background+0xc8>
 8001808:	45d9      	cmp	r9, fp
 800180a:	dceb      	bgt.n	80017e4 <GFX_clear_gfx_object_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 800180c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001810:	e7eb      	b.n	80017ea <GFX_clear_gfx_object_on_background+0xa6>
 8001812:	9e02      	ldr	r6, [sp, #8]
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001814:	3401      	adds	r4, #1
 8001816:	b2a4      	uxth	r4, r4
 8001818:	45a4      	cmp	ip, r4
 800181a:	dcd2      	bgt.n	80017c2 <GFX_clear_gfx_object_on_background+0x7e>
 800181c:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8001820:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 8001824:	4643      	mov	r3, r8
 8001826:	465a      	mov	r2, fp
 8001828:	f004 fd12 	bl	8006250 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 800182c:	6828      	ldr	r0, [r5, #0]
 800182e:	68a9      	ldr	r1, [r5, #8]
 8001830:	f004 fcee 	bl	8006210 <ILI9341_SendData>
	free(ptr);
 8001834:	6828      	ldr	r0, [r5, #0]

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);


}
 8001836:	b009      	add	sp, #36	@ 0x24
 8001838:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 800183c:	f005 b8de 	b.w	80069fc <free>
 8001840:	9b01      	ldr	r3, [sp, #4]
 8001842:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8001846:	3901      	subs	r1, #1
 8001848:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 800184c:	1ab0      	subs	r0, r6, r2
			i++;
 800184e:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001850:	1883      	adds	r3, r0, r2
 8001852:	b29b      	uxth	r3, r3
 8001854:	459e      	cmp	lr, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001856:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800185a:	dcf8      	bgt.n	800184e <GFX_clear_gfx_object_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 800185c:	3401      	adds	r4, #1
 800185e:	b2a4      	uxth	r4, r4
 8001860:	45a4      	cmp	ip, r4
 8001862:	dcae      	bgt.n	80017c2 <GFX_clear_gfx_object_on_background+0x7e>
 8001864:	e7da      	b.n	800181c <GFX_clear_gfx_object_on_background+0xd8>
 8001866:	bf00      	nop
 8001868:	200002f8 	.word	0x200002f8

0800186c <GFX_display_text_object>:




void GFX_display_text_object(text_object_t *txt_object)
{
 800186c:	b510      	push	{r4, lr}
 800186e:	4604      	mov	r4, r0

	UG_FontSelect(txt_object->font);
 8001870:	6880      	ldr	r0, [r0, #8]
 8001872:	f004 fe6f 	bl	8006554 <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 8001876:	68e0      	ldr	r0, [r4, #12]
 8001878:	f004 fe7e 	bl	8006578 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 800187c:	6920      	ldr	r0, [r4, #16]
 800187e:	f004 fe81 	bl	8006584 <UG_SetBackcolor>

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 8001882:	6822      	ldr	r2, [r4, #0]
 8001884:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 8001888:	f9b4 0004 	ldrsh.w	r0, [r4, #4]

}
 800188c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 8001890:	f005 b86a 	b.w	8006968 <UG_PutString>

08001894 <GFX_init_obstacle_pair_location>:




void GFX_init_obstacle_pair_location(obstacle_pair_t *pair, int16_t x, int16_t top_y, int16_t bottom_y) 
{
 8001894:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( ( x >= restrictions->X_MIN ) &&
 8001896:	8e04      	ldrh	r4, [r0, #48]	@ 0x30
 8001898:	42a1      	cmp	r1, r4
 800189a:	db3e      	blt.n	800191a <GFX_init_obstacle_pair_location+0x86>
		( x <= restrictions->X_MAX ) &&
 800189c:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 800189e:	42a1      	cmp	r1, r4
 80018a0:	dc3b      	bgt.n	800191a <GFX_init_obstacle_pair_location+0x86>
		( y >= restrictions->Y_MIN ) &&
 80018a2:	8ec4      	ldrh	r4, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 80018a4:	42a2      	cmp	r2, r4
 80018a6:	db38      	blt.n	800191a <GFX_init_obstacle_pair_location+0x86>
		( y <= restrictions->Y_MAX )    )
 80018a8:	8f04      	ldrh	r4, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 80018aa:	42a2      	cmp	r2, r4
 80018ac:	f340 80cc 	ble.w	8001a48 <GFX_init_obstacle_pair_location+0x1b4>
	if( ( x >= restrictions->X_MIN ) &&
 80018b0:	f8b0 407c 	ldrh.w	r4, [r0, #124]	@ 0x7c
 80018b4:	42a1      	cmp	r1, r4
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80018b6:	b29a      	uxth	r2, r3
	if( ( x >= restrictions->X_MIN ) &&
 80018b8:	db77      	blt.n	80019aa <GFX_init_obstacle_pair_location+0x116>
		( x <= restrictions->X_MAX ) &&
 80018ba:	f8b0 407e 	ldrh.w	r4, [r0, #126]	@ 0x7e
	if( ( x >= restrictions->X_MIN ) &&
 80018be:	42a1      	cmp	r1, r4
 80018c0:	dc73      	bgt.n	80019aa <GFX_init_obstacle_pair_location+0x116>
		( y >= restrictions->Y_MIN ) &&
 80018c2:	f8b0 4082 	ldrh.w	r4, [r0, #130]	@ 0x82
		( x <= restrictions->X_MAX ) &&
 80018c6:	42a3      	cmp	r3, r4
 80018c8:	db6f      	blt.n	80019aa <GFX_init_obstacle_pair_location+0x116>
		( y <= restrictions->Y_MAX )    )
 80018ca:	f8b0 4084 	ldrh.w	r4, [r0, #132]	@ 0x84
		( y >= restrictions->Y_MIN ) &&
 80018ce:	42a3      	cmp	r3, r4
 80018d0:	dc76      	bgt.n	80019c0 <GFX_init_obstacle_pair_location+0x12c>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80018d2:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80018d6:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80018da:	b28d      	uxth	r5, r1
 80018dc:	eb05 0c07 	add.w	ip, r5, r7
        gfx_object->location.x_min = x;
 80018e0:	2600      	movs	r6, #0
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 80018e2:	eb05 0557 	add.w	r5, r5, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80018e6:	eb04 0e02 	add.w	lr, r4, r2
        gfx_object->location.x_min = x;
 80018ea:	4637      	mov	r7, r6
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80018ec:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_min = x;
 80018f0:	f36c 070f 	bfi	r7, ip, #0, #16
 80018f4:	f361 060f 	bfi	r6, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80018f8:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 80018fc:	eb02 0454 	add.w	r4, r2, r4, lsr #1
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001900:	b22d      	sxth	r5, r5
        gfx_object->location.x_min = x;
 8001902:	f363 461f 	bfi	r6, r3, #16, #16
 8001906:	f36e 471f 	bfi	r7, lr, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 800190a:	b224      	sxth	r4, r4
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 800190c:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
        gfx_object->location.x_min = x;
 8001910:	6586      	str	r6, [r0, #88]	@ 0x58
 8001912:	65c7      	str	r7, [r0, #92]	@ 0x5c
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001914:	f8a0 4062 	strh.w	r4, [r0, #98]	@ 0x62
	if( return_value  )
 8001918:	e081      	b.n	8001a1e <GFX_init_obstacle_pair_location+0x18a>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 800191a:	4c5d      	ldr	r4, [pc, #372]	@ (8001a90 <GFX_init_obstacle_pair_location+0x1fc>)
 800191c:	42a0      	cmp	r0, r4
 800191e:	d005      	beq.n	800192c <GFX_init_obstacle_pair_location+0x98>
 8001920:	4c5c      	ldr	r4, [pc, #368]	@ (8001a94 <GFX_init_obstacle_pair_location+0x200>)
 8001922:	42a0      	cmp	r0, r4
 8001924:	d002      	beq.n	800192c <GFX_init_obstacle_pair_location+0x98>
 8001926:	4c5c      	ldr	r4, [pc, #368]	@ (8001a98 <GFX_init_obstacle_pair_location+0x204>)
 8001928:	42a0      	cmp	r0, r4
 800192a:	d1c1      	bne.n	80018b0 <GFX_init_obstacle_pair_location+0x1c>
 800192c:	2a00      	cmp	r2, #0
 800192e:	dabf      	bge.n	80018b0 <GFX_init_obstacle_pair_location+0x1c>
			gfx_object->image.size_y -= offset;
 8001930:	88c4      	ldrh	r4, [r0, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001932:	f8b0 c004 	ldrh.w	ip, [r0, #4]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001936:	6805      	ldr	r5, [r0, #0]
			gfx_object->location.x_min = x;
 8001938:	8181      	strh	r1, [r0, #12]
			int16_t offset = -y;
 800193a:	fa1f fe82 	uxth.w	lr, r2
			gfx_object->image.size_y -= offset;
 800193e:	4474      	add	r4, lr
 8001940:	b2a4      	uxth	r4, r4
 8001942:	80c4      	strh	r4, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001944:	fb0c f404 	mul.w	r4, ip, r4
 8001948:	6084      	str	r4, [r0, #8]
			gfx_object->location.y_max = 240 - offset;
 800194a:	f10e 04f0 	add.w	r4, lr, #240	@ 0xf0
			int16_t offset = -y;
 800194e:	f1ce 0e00 	rsb	lr, lr, #0
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001952:	fa0f fe8e 	sxth.w	lr, lr
 8001956:	fb0c fe0e 	mul.w	lr, ip, lr
			gfx_object->location.y_max = 240 - offset;
 800195a:	b224      	sxth	r4, r4
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800195c:	eb05 054e 	add.w	r5, r5, lr, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001960:	448c      	add	ip, r1
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001962:	eb04 7ed4 	add.w	lr, r4, r4, lsr #31
			gfx_object->location.y_min = 0;
 8001966:	2200      	movs	r2, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001968:	fa0f fc8c 	sxth.w	ip, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800196c:	6005      	str	r5, [r0, #0]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 800196e:	ea4f 0e6e 	mov.w	lr, lr, asr #1
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001972:	f9b0 5014 	ldrsh.w	r5, [r0, #20]
			gfx_object->location.y_min = 0;
 8001976:	81c2      	strh	r2, [r0, #14]
			gfx_object->location.y_max = 240 - offset;
 8001978:	8244      	strh	r4, [r0, #18]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800197a:	f8a0 c010 	strh.w	ip, [r0, #16]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 800197e:	f8a0 e016 	strh.w	lr, [r0, #22]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001982:	8405      	strh	r5, [r0, #32]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001984:	2500      	movs	r5, #0
 8001986:	462e      	mov	r6, r5
 8001988:	f36c 060f 	bfi	r6, ip, #0, #16
 800198c:	f364 461f 	bfi	r6, r4, #16, #16
	if( ( x >= restrictions->X_MIN ) &&
 8001990:	f8b0 407c 	ldrh.w	r4, [r0, #124]	@ 0x7c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8001994:	f8a0 e022 	strh.w	lr, [r0, #34]	@ 0x22
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001998:	f361 050f 	bfi	r5, r1, #0, #16
 800199c:	f362 451f 	bfi	r5, r2, #16, #16
	if( ( x >= restrictions->X_MIN ) &&
 80019a0:	42a1      	cmp	r1, r4
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 80019a2:	61c6      	str	r6, [r0, #28]
 80019a4:	6185      	str	r5, [r0, #24]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80019a6:	b29a      	uxth	r2, r3
	if( ( x >= restrictions->X_MIN ) &&
 80019a8:	da87      	bge.n	80018ba <GFX_init_obstacle_pair_location+0x26>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80019aa:	4d39      	ldr	r5, [pc, #228]	@ (8001a90 <GFX_init_obstacle_pair_location+0x1fc>)
	GFX_init_gfx_object_location(&pair->top, x, top_y);
	GFX_init_gfx_object_location(&pair->bottom, x, bottom_y);
 80019ac:	f100 044c 	add.w	r4, r0, #76	@ 0x4c
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80019b0:	42ac      	cmp	r4, r5
 80019b2:	d00a      	beq.n	80019ca <GFX_init_obstacle_pair_location+0x136>
 80019b4:	4d37      	ldr	r5, [pc, #220]	@ (8001a94 <GFX_init_obstacle_pair_location+0x200>)
 80019b6:	42ac      	cmp	r4, r5
 80019b8:	d007      	beq.n	80019ca <GFX_init_obstacle_pair_location+0x136>
 80019ba:	4d37      	ldr	r5, [pc, #220]	@ (8001a98 <GFX_init_obstacle_pair_location+0x204>)
 80019bc:	42ac      	cmp	r4, r5
 80019be:	d004      	beq.n	80019ca <GFX_init_obstacle_pair_location+0x136>

	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 80019c0:	f1c2 02f0 	rsb	r2, r2, #240	@ 0xf0
 80019c4:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
}
 80019c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	daf8      	bge.n	80019c0 <GFX_init_obstacle_pair_location+0x12c>
			gfx_object->image.size_y -= offset;
 80019ce:	f8b0 5052 	ldrh.w	r5, [r0, #82]	@ 0x52
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80019d2:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
			gfx_object->location.x_min = x;
 80019d6:	f8a0 1058 	strh.w	r1, [r0, #88]	@ 0x58
			gfx_object->image.size_y -= offset;
 80019da:	4415      	add	r5, r2
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80019dc:	b2ad      	uxth	r5, r5
 80019de:	fb0c f505 	mul.w	r5, ip, r5
			int16_t offset = -y;
 80019e2:	4256      	negs	r6, r2
			gfx_object->location.y_max = 240 - offset;
 80019e4:	f102 0ef0 	add.w	lr, r2, #240	@ 0xf0
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80019e8:	6545      	str	r5, [r0, #84]	@ 0x54
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80019ea:	b236      	sxth	r6, r6
 80019ec:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
			gfx_object->location.y_max = 240 - offset;
 80019ee:	fa0f fe8e 	sxth.w	lr, lr
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80019f2:	fb0c f606 	mul.w	r6, ip, r6
 80019f6:	eb05 0546 	add.w	r5, r5, r6, lsl #1
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80019fa:	eb0e 74de 	add.w	r4, lr, lr, lsr #31
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80019fe:	448c      	add	ip, r1
			gfx_object->location.y_min = 0;
 8001a00:	2300      	movs	r3, #0
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001a02:	1064      	asrs	r4, r4, #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a04:	fa0f fc8c 	sxth.w	ip, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001a08:	64c5      	str	r5, [r0, #76]	@ 0x4c
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001a0a:	f9b0 5060 	ldrsh.w	r5, [r0, #96]	@ 0x60
			gfx_object->location.y_min = 0;
 8001a0e:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
			gfx_object->location.y_max = 240 - offset;
 8001a12:	f8a0 e05e 	strh.w	lr, [r0, #94]	@ 0x5e
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001a16:	f8a0 4062 	strh.w	r4, [r0, #98]	@ 0x62
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a1a:	f8a0 c05c 	strh.w	ip, [r0, #92]	@ 0x5c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8001a1e:	f8a0 406e 	strh.w	r4, [r0, #110]	@ 0x6e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001a22:	2400      	movs	r4, #0
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001a24:	f8a0 506c 	strh.w	r5, [r0, #108]	@ 0x6c
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001a28:	4625      	mov	r5, r4
 8001a2a:	f36c 050f 	bfi	r5, ip, #0, #16
 8001a2e:	f361 040f 	bfi	r4, r1, #0, #16
 8001a32:	f363 441f 	bfi	r4, r3, #16, #16
 8001a36:	f36e 451f 	bfi	r5, lr, #16, #16
	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 8001a3a:	f1c2 02f0 	rsb	r2, r2, #240	@ 0xf0
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001a3e:	e9c0 4519 	strd	r4, r5, [r0, #100]	@ 0x64
	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 8001a42:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
}
 8001a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a48:	8886      	ldrh	r6, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001a4a:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a4c:	b28d      	uxth	r5, r1
        gfx_object->location.x_min = x;
 8001a4e:	2400      	movs	r4, #0
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a50:	eb05 0c06 	add.w	ip, r5, r6
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001a54:	eb05 0556 	add.w	r5, r5, r6, lsr #1
        gfx_object->location.x_min = x;
 8001a58:	4626      	mov	r6, r4
 8001a5a:	f361 040f 	bfi	r4, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001a5e:	fa1f fe82 	uxth.w	lr, r2
        gfx_object->location.x_min = x;
 8001a62:	f362 441f 	bfi	r4, r2, #16, #16
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001a66:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_min = x;
 8001a6a:	60c4      	str	r4, [r0, #12]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001a6c:	eb0e 0407 	add.w	r4, lr, r7
        gfx_object->location.x_min = x;
 8001a70:	f36c 060f 	bfi	r6, ip, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001a74:	eb0e 0e57 	add.w	lr, lr, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001a78:	b224      	sxth	r4, r4
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001a7a:	b22d      	sxth	r5, r5
        gfx_object->location.x_min = x;
 8001a7c:	f364 461f 	bfi	r6, r4, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001a80:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001a84:	8285      	strh	r5, [r0, #20]
        gfx_object->location.x_min = x;
 8001a86:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001a88:	f8a0 e016 	strh.w	lr, [r0, #22]
	if( return_value  )
 8001a8c:	e779      	b.n	8001982 <GFX_init_obstacle_pair_location+0xee>
 8001a8e:	bf00      	nop
 8001a90:	20000228 	.word	0x20000228
 8001a94:	20000190 	.word	0x20000190
 8001a98:	200000f8 	.word	0x200000f8

08001a9c <GFX_set_obstacle_pair_x_axis_velocity>:
	gfx_object->velocity.y = velocity_y;
 8001a9c:	2300      	movs	r3, #0
	gfx_object->velocity.x = velocity_x;
 8001a9e:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 8001aa2:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	gfx_object->velocity.x = velocity_x;
 8001aa6:	f880 1094 	strb.w	r1, [r0, #148]	@ 0x94
	gfx_object->velocity.y = velocity_y;
 8001aaa:	f880 3095 	strb.w	r3, [r0, #149]	@ 0x95

void GFX_set_obstacle_pair_x_axis_velocity(obstacle_pair_t *pair, int8_t x_velocity) 
{
	GFX_set_gfx_object_velocity(&pair->top, x_velocity, 0);
	GFX_set_gfx_object_velocity(&pair->bottom, x_velocity, 0);
}
 8001aae:	4770      	bx	lr

08001ab0 <GFX_update_obstacle_pair_location>:


void GFX_update_obstacle_pair_location(obstacle_pair_t *pair) 
{
 8001ab0:	b570      	push	{r4, r5, r6, lr}
 8001ab2:	4604      	mov	r4, r0
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8001ab4:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001ab8:	6922      	ldr	r2, [r4, #16]
 8001aba:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8001abe:	61e2      	str	r2, [r4, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8001ac0:	f994 2049 	ldrsb.w	r2, [r4, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8001ac4:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8001ac8:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
	if( ( x >= restrictions->X_MIN ) &&
 8001acc:	8e26      	ldrh	r6, [r4, #48]	@ 0x30
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8001ace:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 8001ad0:	1a9b      	subs	r3, r3, r2
 8001ad2:	8563      	strh	r3, [r4, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 8001ad4:	f994 3048 	ldrsb.w	r3, [r4, #72]	@ 0x48
 8001ad8:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 8001ada:	4419      	add	r1, r3
 8001adc:	8521      	strh	r1, [r4, #40]	@ 0x28
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001ade:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
	location_new->x_min 	= location->x_min + dx;
 8001ae2:	4418      	add	r0, r3
	location_new->x_center 	= location->x_center + dx;
 8001ae4:	440b      	add	r3, r1
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8001ae6:	f9b4 1016 	ldrsh.w	r1, [r4, #22]
	location_new->x_center 	= location->x_center + dx;
 8001aea:	85a3      	strh	r3, [r4, #44]	@ 0x2c
	location_new->y_center 	= location->y_center + dy;
 8001aec:	1a89      	subs	r1, r1, r2
 8001aee:	85e1      	strh	r1, [r4, #46]	@ 0x2e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001af0:	6961      	ldr	r1, [r4, #20]
 8001af2:	6221      	str	r1, [r4, #32]
	location_new->y_min 	= location->y_min + dy;
 8001af4:	fa1f fc8c 	uxth.w	ip, ip
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001af8:	68e1      	ldr	r1, [r4, #12]
 8001afa:	61a1      	str	r1, [r4, #24]
 8001afc:	ebac 0302 	sub.w	r3, ip, r2
	location_new->x_min 	= location->x_min + dx;
 8001b00:	b201      	sxth	r1, r0
 8001b02:	b285      	uxth	r5, r0
	if( ( x >= restrictions->X_MIN ) &&
 8001b04:	42b1      	cmp	r1, r6
	location_new->y_min 	= location->y_min + dy;
 8001b06:	b218      	sxth	r0, r3
	location_new->x_min 	= location->x_min + dx;
 8001b08:	84a1      	strh	r1, [r4, #36]	@ 0x24
	location_new->y_min 	= location->y_min + dy;
 8001b0a:	84e0      	strh	r0, [r4, #38]	@ 0x26
	if( ( x >= restrictions->X_MIN ) &&
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	db71      	blt.n	8001bf4 <GFX_update_obstacle_pair_location+0x144>
		( x <= restrictions->X_MAX ) &&
 8001b10:	8e66      	ldrh	r6, [r4, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8001b12:	42b1      	cmp	r1, r6
 8001b14:	dc6e      	bgt.n	8001bf4 <GFX_update_obstacle_pair_location+0x144>
		( y >= restrictions->Y_MIN ) &&
 8001b16:	8ee6      	ldrh	r6, [r4, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8001b18:	42b0      	cmp	r0, r6
 8001b1a:	db6b      	blt.n	8001bf4 <GFX_update_obstacle_pair_location+0x144>
		( y <= restrictions->Y_MAX )    )
 8001b1c:	8f22      	ldrh	r2, [r4, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8001b1e:	4290      	cmp	r0, r2
 8001b20:	dc71      	bgt.n	8001c06 <GFX_update_obstacle_pair_location+0x156>
        gfx_object->location.x_min = x;
 8001b22:	81a1      	strh	r1, [r4, #12]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001b24:	88a1      	ldrh	r1, [r4, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001b26:	88e2      	ldrh	r2, [r4, #6]
        gfx_object->location.y_min = y;
 8001b28:	81e0      	strh	r0, [r4, #14]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001b2a:	1868      	adds	r0, r5, r1
 8001b2c:	8220      	strh	r0, [r4, #16]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001b2e:	eb05 0151 	add.w	r1, r5, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001b32:	1898      	adds	r0, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001b34:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001b38:	8260      	strh	r0, [r4, #18]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001b3a:	82a1      	strh	r1, [r4, #20]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001b3c:	82e2      	strh	r2, [r4, #22]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001b3e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001b40:	66a2      	str	r2, [r4, #104]	@ 0x68
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8001b42:	f994 2095 	ldrsb.w	r2, [r4, #149]	@ 0x95
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8001b46:	f9b4 305e 	ldrsh.w	r3, [r4, #94]	@ 0x5e
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8001b4a:	f9b4 5060 	ldrsh.w	r5, [r4, #96]	@ 0x60
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001b4e:	f9b4 e058 	ldrsh.w	lr, [r4, #88]	@ 0x58
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8001b52:	f9b4 c05c 	ldrsh.w	ip, [r4, #92]	@ 0x5c
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8001b56:	f9b4 105a 	ldrsh.w	r1, [r4, #90]	@ 0x5a
	if( ( x >= restrictions->X_MIN ) &&
 8001b5a:	f8b4 607c 	ldrh.w	r6, [r4, #124]	@ 0x7c
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8001b5e:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	f8a4 3076 	strh.w	r3, [r4, #118]	@ 0x76
	location_new->x_min 	= location->x_min + dx;
 8001b66:	f994 3094 	ldrsb.w	r3, [r4, #148]	@ 0x94
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	449e      	add	lr, r3
	location_new->x_max 	= location->x_max + dx;
 8001b6e:	449c      	add	ip, r3
	location_new->x_center 	= location->x_center + dx;
 8001b70:	442b      	add	r3, r5
 8001b72:	f8a4 3078 	strh.w	r3, [r4, #120]	@ 0x78
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8001b76:	f9b4 3062 	ldrsh.w	r3, [r4, #98]	@ 0x62
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001b7a:	6e25      	ldr	r5, [r4, #96]	@ 0x60
	location_new->x_max 	= location->x_max + dx;
 8001b7c:	f8a4 c074 	strh.w	ip, [r4, #116]	@ 0x74
	location_new->y_center 	= location->y_center + dy;
 8001b80:	1a9b      	subs	r3, r3, r2
	location_new->y_min 	= location->y_min + dy;
 8001b82:	b289      	uxth	r1, r1
	location_new->x_min 	= location->x_min + dx;
 8001b84:	fa0f fc8e 	sxth.w	ip, lr
	location_new->y_center 	= location->y_center + dy;
 8001b88:	f8a4 307a 	strh.w	r3, [r4, #122]	@ 0x7a
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8001b8c:	66e5      	str	r5, [r4, #108]	@ 0x6c
 8001b8e:	1a8b      	subs	r3, r1, r2
 8001b90:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8001b92:	6665      	str	r5, [r4, #100]	@ 0x64
	if( ( x >= restrictions->X_MIN ) &&
 8001b94:	45b4      	cmp	ip, r6
	location_new->x_min 	= location->x_min + dx;
 8001b96:	fa1f f58e 	uxth.w	r5, lr
	location_new->y_min 	= location->y_min + dy;
 8001b9a:	fa0f fe83 	sxth.w	lr, r3
    GFX_update_moving_gfx_object_location(&pair->top);
    GFX_update_moving_gfx_object_location(&pair->bottom);
 8001b9e:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
	location_new->x_min 	= location->x_min + dx;
 8001ba2:	f8a4 c070 	strh.w	ip, [r4, #112]	@ 0x70
	location_new->y_min 	= location->y_min + dy;
 8001ba6:	f8a4 e072 	strh.w	lr, [r4, #114]	@ 0x72
	if( ( x >= restrictions->X_MIN ) &&
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	db53      	blt.n	8001c56 <GFX_update_obstacle_pair_location+0x1a6>
		( x <= restrictions->X_MAX ) &&
 8001bae:	f8b4 607e 	ldrh.w	r6, [r4, #126]	@ 0x7e
	if( ( x >= restrictions->X_MIN ) &&
 8001bb2:	45b4      	cmp	ip, r6
 8001bb4:	dc4f      	bgt.n	8001c56 <GFX_update_obstacle_pair_location+0x1a6>
		( y >= restrictions->Y_MIN ) &&
 8001bb6:	f8b4 6082 	ldrh.w	r6, [r4, #130]	@ 0x82
		( x <= restrictions->X_MAX ) &&
 8001bba:	45b6      	cmp	lr, r6
 8001bbc:	db4b      	blt.n	8001c56 <GFX_update_obstacle_pair_location+0x1a6>
		( y <= restrictions->Y_MAX )    )
 8001bbe:	f8b4 2084 	ldrh.w	r2, [r4, #132]	@ 0x84
		( y >= restrictions->Y_MIN ) &&
 8001bc2:	4596      	cmp	lr, r2
 8001bc4:	dc50      	bgt.n	8001c68 <GFX_update_obstacle_pair_location+0x1b8>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001bc6:	f8b4 1050 	ldrh.w	r1, [r4, #80]	@ 0x50
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001bca:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
        gfx_object->location.x_min = x;
 8001bce:	f8a4 c058 	strh.w	ip, [r4, #88]	@ 0x58
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001bd2:	1868      	adds	r0, r5, r1
 8001bd4:	f8a4 005c 	strh.w	r0, [r4, #92]	@ 0x5c
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001bd8:	eb05 0151 	add.w	r1, r5, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001bdc:	1898      	adds	r0, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001bde:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_min = y;
 8001be2:	f8a4 e05a 	strh.w	lr, [r4, #90]	@ 0x5a
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001be6:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001bea:	f8a4 1060 	strh.w	r1, [r4, #96]	@ 0x60
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001bee:	f8a4 2062 	strh.w	r2, [r4, #98]	@ 0x62
}
 8001bf2:	bd70      	pop	{r4, r5, r6, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001bf4:	4e35      	ldr	r6, [pc, #212]	@ (8001ccc <GFX_update_obstacle_pair_location+0x21c>)
 8001bf6:	42b4      	cmp	r4, r6
 8001bf8:	d00d      	beq.n	8001c16 <GFX_update_obstacle_pair_location+0x166>
 8001bfa:	4e35      	ldr	r6, [pc, #212]	@ (8001cd0 <GFX_update_obstacle_pair_location+0x220>)
 8001bfc:	42b4      	cmp	r4, r6
 8001bfe:	d00a      	beq.n	8001c16 <GFX_update_obstacle_pair_location+0x166>
 8001c00:	4e34      	ldr	r6, [pc, #208]	@ (8001cd4 <GFX_update_obstacle_pair_location+0x224>)
 8001c02:	42b4      	cmp	r4, r6
 8001c04:	d007      	beq.n	8001c16 <GFX_update_obstacle_pair_location+0x166>
		switch(gfx_object->edge_behavior)
 8001c06:	f894 304a 	ldrb.w	r3, [r4, #74]	@ 0x4a
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d197      	bne.n	8001b3e <GFX_update_obstacle_pair_location+0x8e>
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8001c0e:	4620      	mov	r0, r4
 8001c10:	f7ff fa4c 	bl	80010ac <GFX_bounce_moving_object_from_edge>
				return object_placement_successful;
 8001c14:	e793      	b.n	8001b3e <GFX_update_obstacle_pair_location+0x8e>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001c16:	2800      	cmp	r0, #0
 8001c18:	daf5      	bge.n	8001c06 <GFX_update_obstacle_pair_location+0x156>
			gfx_object->location.x_min = x;
 8001c1a:	81a1      	strh	r1, [r4, #12]
			gfx_object->image.size_y -= offset;
 8001c1c:	88e1      	ldrh	r1, [r4, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001c1e:	88a6      	ldrh	r6, [r4, #4]
			gfx_object->image.size_y -= offset;
 8001c20:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 8001c22:	33f0      	adds	r3, #240	@ 0xf0
 8001c24:	b21b      	sxth	r3, r3
 8001c26:	8263      	strh	r3, [r4, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001c28:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8001c2c:	105b      	asrs	r3, r3, #1
			int16_t offset = -y;
 8001c2e:	eba2 020c 	sub.w	r2, r2, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001c32:	b212      	sxth	r2, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001c34:	82e3      	strh	r3, [r4, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001c36:	6823      	ldr	r3, [r4, #0]
 8001c38:	fb06 f202 	mul.w	r2, r6, r2
			gfx_object->image.size_y -= offset;
 8001c3c:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001c3e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001c42:	19a8      	adds	r0, r5, r6
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001c44:	6023      	str	r3, [r4, #0]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001c46:	fb01 f606 	mul.w	r6, r1, r6
			gfx_object->location.y_min = 0;
 8001c4a:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001c4c:	8220      	strh	r0, [r4, #16]
			gfx_object->image.size_y -= offset;
 8001c4e:	80e1      	strh	r1, [r4, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001c50:	60a6      	str	r6, [r4, #8]
			gfx_object->location.y_min = 0;
 8001c52:	81e3      	strh	r3, [r4, #14]
	if ( ! object_placement_successful )
 8001c54:	e773      	b.n	8001b3e <GFX_update_obstacle_pair_location+0x8e>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001c56:	4e1d      	ldr	r6, [pc, #116]	@ (8001ccc <GFX_update_obstacle_pair_location+0x21c>)
 8001c58:	42b0      	cmp	r0, r6
 8001c5a:	d00d      	beq.n	8001c78 <GFX_update_obstacle_pair_location+0x1c8>
 8001c5c:	4e1c      	ldr	r6, [pc, #112]	@ (8001cd0 <GFX_update_obstacle_pair_location+0x220>)
 8001c5e:	42b0      	cmp	r0, r6
 8001c60:	d00a      	beq.n	8001c78 <GFX_update_obstacle_pair_location+0x1c8>
 8001c62:	4e1c      	ldr	r6, [pc, #112]	@ (8001cd4 <GFX_update_obstacle_pair_location+0x224>)
 8001c64:	42b0      	cmp	r0, r6
 8001c66:	d007      	beq.n	8001c78 <GFX_update_obstacle_pair_location+0x1c8>
		switch(gfx_object->edge_behavior)
 8001c68:	f894 3096 	ldrb.w	r3, [r4, #150]	@ 0x96
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1c0      	bne.n	8001bf2 <GFX_update_obstacle_pair_location+0x142>
}
 8001c70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8001c74:	f7ff ba1a 	b.w	80010ac <GFX_bounce_moving_object_from_edge>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001c78:	f1be 0f00 	cmp.w	lr, #0
 8001c7c:	daf4      	bge.n	8001c68 <GFX_update_obstacle_pair_location+0x1b8>
			int16_t offset = -y;
 8001c7e:	1a52      	subs	r2, r2, r1
			gfx_object->image.size_y -= offset;
 8001c80:	f8b4 1052 	ldrh.w	r1, [r4, #82]	@ 0x52
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001c84:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
			gfx_object->location.x_min = x;
 8001c88:	f8a4 c058 	strh.w	ip, [r4, #88]	@ 0x58
			gfx_object->image.size_y -= offset;
 8001c8c:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 8001c8e:	33f0      	adds	r3, #240	@ 0xf0
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001c96:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8001c9a:	105b      	asrs	r3, r3, #1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001c9c:	b212      	sxth	r2, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001c9e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001ca2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001ca4:	fb00 f202 	mul.w	r2, r0, r2
			gfx_object->image.size_y -= offset;
 8001ca8:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001caa:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001cae:	eb05 0e00 	add.w	lr, r5, r0
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001cb2:	64e3      	str	r3, [r4, #76]	@ 0x4c
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001cb4:	fb01 f000 	mul.w	r0, r1, r0
			gfx_object->location.y_min = 0;
 8001cb8:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001cba:	f8a4 e05c 	strh.w	lr, [r4, #92]	@ 0x5c
			gfx_object->image.size_y -= offset;
 8001cbe:	f8a4 1052 	strh.w	r1, [r4, #82]	@ 0x52
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001cc2:	6560      	str	r0, [r4, #84]	@ 0x54
			gfx_object->location.y_min = 0;
 8001cc4:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
}
 8001cc8:	bd70      	pop	{r4, r5, r6, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000228 	.word	0x20000228
 8001cd0:	20000190 	.word	0x20000190
 8001cd4:	200000f8 	.word	0x200000f8

08001cd8 <GFX_draw_obstacle_pair_on_background>:


void GFX_draw_obstacle_pair_on_background(obstacle_pair_t *pair, graphic_object_t *background)
{
 8001cd8:	b538      	push	{r3, r4, r5, lr}
 8001cda:	4604      	mov	r4, r0
 8001cdc:	460d      	mov	r5, r1
    GFX_draw_one_gfx_object_on_background(&pair->top, background);
 8001cde:	f7ff fcb1 	bl	8001644 <GFX_draw_one_gfx_object_on_background>
    GFX_draw_one_gfx_object_on_background(&pair->bottom, background);
 8001ce2:	4629      	mov	r1, r5
 8001ce4:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
}
 8001ce8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    GFX_draw_one_gfx_object_on_background(&pair->bottom, background);
 8001cec:	f7ff bcaa 	b.w	8001644 <GFX_draw_one_gfx_object_on_background>

08001cf0 <GFX_get_obstacle_pair_movement_area>:
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001cf0:	f9b0 c00c 	ldrsh.w	ip, [r0, #12]


void GFX_get_obstacle_pair_movement_area(obstacle_pair_t *pair, location_t *object_movement_area)
{
 8001cf4:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001cf6:	f9b0 4018 	ldrsh.w	r4, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001cfa:	f9b0 e010 	ldrsh.w	lr, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001cfe:	4564      	cmp	r4, ip
 8001d00:	bfa8      	it	ge
 8001d02:	4664      	movge	r4, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001d04:	f9b0 c01c 	ldrsh.w	ip, [r0, #28]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d08:	2300      	movs	r3, #0
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001d0a:	45f4      	cmp	ip, lr
 8001d0c:	bfb8      	it	lt
 8001d0e:	46f4      	movlt	ip, lr
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d10:	461a      	mov	r2, r3
 8001d12:	f36c 020f 	bfi	r2, ip, #0, #16
 8001d16:	f364 030f 	bfi	r3, r4, #0, #16
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001d1a:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8001d1e:	f9b0 401a 	ldrsh.w	r4, [r0, #26]
 8001d22:	4564      	cmp	r4, ip
 8001d24:	bfa8      	it	ge
 8001d26:	4664      	movge	r4, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d28:	f364 431f 	bfi	r3, r4, #16, #16
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001d2c:	f9b0 c012 	ldrsh.w	ip, [r0, #18]
 8001d30:	f9b0 401e 	ldrsh.w	r4, [r0, #30]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d34:	600b      	str	r3, [r1, #0]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001d36:	4564      	cmp	r4, ip
 8001d38:	4623      	mov	r3, r4
 8001d3a:	bfb8      	it	lt
 8001d3c:	4663      	movlt	r3, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d3e:	f363 421f 	bfi	r2, r3, #16, #16
 8001d42:	604a      	str	r2, [r1, #4]
 8001d44:	f9b0 e064 	ldrsh.w	lr, [r0, #100]	@ 0x64
 8001d48:	f9b0 2058 	ldrsh.w	r2, [r0, #88]	@ 0x58
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001d4c:	f9b0 3066 	ldrsh.w	r3, [r0, #102]	@ 0x66
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001d50:	f9b0 405c 	ldrsh.w	r4, [r0, #92]	@ 0x5c
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001d54:	f9b0 c06a 	ldrsh.w	ip, [r0, #106]	@ 0x6a
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d58:	4596      	cmp	lr, r2
 8001d5a:	bfa8      	it	ge
 8001d5c:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001d5e:	f9b0 205a 	ldrsh.w	r2, [r0, #90]	@ 0x5a
 8001d62:	4293      	cmp	r3, r2
 8001d64:	bfa8      	it	ge
 8001d66:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001d68:	f9b0 2068 	ldrsh.w	r2, [r0, #104]	@ 0x68
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001d6c:	f9b0 005e 	ldrsh.w	r0, [r0, #94]	@ 0x5e
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001d70:	42a2      	cmp	r2, r4
 8001d72:	bfb8      	it	lt
 8001d74:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001d76:	4560      	cmp	r0, ip
 8001d78:	bfb8      	it	lt
 8001d7a:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d7c:	f04f 0c00 	mov.w	ip, #0
 8001d80:	4664      	mov	r4, ip
 8001d82:	f36e 0c0f 	bfi	ip, lr, #0, #16
 8001d86:	f362 040f 	bfi	r4, r2, #0, #16
 8001d8a:	f363 4c1f 	bfi	ip, r3, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001d8e:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001d92:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001d94:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001d98:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001d9c:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001da0:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001da2:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001da4:	f8c1 c000 	str.w	ip, [r1]
 8001da8:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001daa:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001dac:	814b      	strh	r3, [r1, #10]
	GFX_get_object_movement_area(&pair->top, object_movement_area);
	GFX_get_object_movement_area(&pair->bottom, object_movement_area);
}
 8001dae:	bd10      	pop	{r4, pc}

08001db0 <GFX_clear_obstacle_pair_on_background>:


void GFX_clear_obstacle_pair_on_background(obstacle_pair_t *pair, location_t *object_movement_area)
{
 8001db0:	b538      	push	{r3, r4, r5, lr}
	GFX_clear_gfx_object_on_background(&pair->top, &background);
 8001db2:	4d06      	ldr	r5, [pc, #24]	@ (8001dcc <GFX_clear_obstacle_pair_on_background+0x1c>)
{
 8001db4:	4604      	mov	r4, r0
	GFX_clear_gfx_object_on_background(&pair->top, &background);
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7ff fcc4 	bl	8001744 <GFX_clear_gfx_object_on_background>
	GFX_clear_gfx_object_on_background(&pair->bottom, &background);
 8001dbc:	4629      	mov	r1, r5
 8001dbe:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
}
 8001dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	GFX_clear_gfx_object_on_background(&pair->bottom, &background);
 8001dc6:	f7ff bcbd 	b.w	8001744 <GFX_clear_gfx_object_on_background>
 8001dca:	bf00      	nop
 8001dcc:	20000458 	.word	0x20000458

08001dd0 <MATH_randomise_distance_between_obstacles>:
}


// TO DO: fine tunaj razdaljo med ovirami
obstacle_positions_t MATH_randomise_distance_between_obstacles(void)
{
 8001dd0:	b500      	push	{lr}
 8001dd2:	b083      	sub	sp, #12
	srand( HAL_GetTick() );
 8001dd4:	f000 ff30 	bl	8002c38 <HAL_GetTick>
 8001dd8:	f004 fec6 	bl	8006b68 <srand>
	return   ( x_min + ( rand() % (interval_length + 1) ) );
 8001ddc:	f004 fef2 	bl	8006bc4 <rand>
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <MATH_randomise_distance_between_obstacles+0x40>)
 8001de2:	fba3 2300 	umull	r2, r3, r3, r0
 8001de6:	1ac2      	subs	r2, r0, r3
 8001de8:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001dec:	099b      	lsrs	r3, r3, #6
 8001dee:	225b      	movs	r2, #91	@ 0x5b
 8001df0:	fb02 0013 	mls	r0, r2, r3, r0
	obstacle_positions_t obstacle_distances;
	MATH_init_random_generator();

	// Randomise the top obstacle position, the distance between obstacles is constant
	obstacle_distances.obstacle_top_y = MATH_random_integer_number_from_interval(-210, -120);
 8001df4:	f1a0 02d2 	sub.w	r2, r0, #210	@ 0xd2
	int16_t distance_between_obstacles = 100;
	int16_t obstacle_length = 240;
	obstacle_distances.obstacle_bottom_y = obstacle_distances.obstacle_top_y + distance_between_obstacles + obstacle_length;

	return obstacle_distances;
 8001df8:	f100 0382 	add.w	r3, r0, #130	@ 0x82
 8001dfc:	b292      	uxth	r2, r2
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f362 000f 	bfi	r0, r2, #0, #16
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001e0a:	b003      	add	sp, #12
 8001e0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e10:	68168169 	.word	0x68168169

08001e14 <OBJ_init>:
// ---------------- OBJECTS for SETTINGS ----------------

void OBJ_init_settings(void)
{
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
 8001e14:	4b5b      	ldr	r3, [pc, #364]	@ (8001f84 <OBJ_init+0x170>)
 8001e16:	4a5c      	ldr	r2, [pc, #368]	@ (8001f88 <OBJ_init+0x174>)
{
 8001e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

// object "constructor"
void OBJ_init_canvas(void)
{
	// whole area
		canvas.whole_area.x_min = 0;
 8001e1c:	4d5b      	ldr	r5, [pc, #364]	@ (8001f8c <OBJ_init+0x178>)
	settings.abs_velocity_min.x = 1;
 8001e1e:	601a      	str	r2, [r3, #0]
		canvas.whole_area.x_min = 0;
 8001e20:	4b5b      	ldr	r3, [pc, #364]	@ (8001f90 <OBJ_init+0x17c>)
void OBJ_init_background(void)
{
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 8001e22:	4e5c      	ldr	r6, [pc, #368]	@ (8001f94 <OBJ_init+0x180>)
		canvas.whole_area.x_min = 0;
 8001e24:	61eb      	str	r3, [r5, #28]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001e26:	2400      	movs	r4, #0
		canvas.whole_area.x_min = 0;
 8001e28:	e9c5 4300 	strd	r4, r3, [r5]
 8001e2c:	4b5a      	ldr	r3, [pc, #360]	@ (8001f98 <OBJ_init+0x184>)

		background.image.size_x = 320;
		background.image.size_y = 240;
		background.image.size = background.image.size_x * background.image.size_y;
 8001e2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001f9c <OBJ_init+0x188>)
		canvas.whole_area.x_min = 0;
 8001e30:	622b      	str	r3, [r5, #32]
		background.image.image_array = (uint16_t*) background_img;
 8001e32:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa0 <OBJ_init+0x18c>)
 8001e34:	6033      	str	r3, [r6, #0]
		background.image.size = background.image.size_x * background.image.size_y;
 8001e36:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8001e3a:	e9c6 2301 	strd	r2, r3, [r6, #4]
		canvas.whole_area.x_min = 0;
 8001e3e:	4b59      	ldr	r3, [pc, #356]	@ (8001fa4 <OBJ_init+0x190>)
 8001e40:	60ab      	str	r3, [r5, #8]
 8001e42:	4f59      	ldr	r7, [pc, #356]	@ (8001fa8 <OBJ_init+0x194>)
 8001e44:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <OBJ_init+0x198>)
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001e46:	f8df a1a4 	ldr.w	sl, [pc, #420]	@ 8001fec <OBJ_init+0x1d8>
		canvas.whole_area.x_min = 0;
 8001e4a:	60ec      	str	r4, [r5, #12]
 8001e4c:	e9c5 7304 	strd	r7, r3, [r5, #16]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001e50:	4629      	mov	r1, r5
		canvas.whole_area.x_min = 0;
 8001e52:	f44f 0371 	mov.w	r3, #15794176	@ 0xf10000
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001e56:	4630      	mov	r0, r6
		canvas.whole_area.x_min = 0;
 8001e58:	61ab      	str	r3, [r5, #24]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001e5a:	f8aa 4000 	strh.w	r4, [sl]
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001e5e:	f7ff f83d 	bl	8000edc <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 8001e62:	4622      	mov	r2, r4
 8001e64:	4621      	mov	r1, r4
 8001e66:	4630      	mov	r0, r6
 8001e68:	f7ff f8a2 	bl	8000fb0 <GFX_init_gfx_object_location>
void OBJ_init_game_over_sprite(void)
{
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 8001e6c:	4f50      	ldr	r7, [pc, #320]	@ (8001fb0 <OBJ_init+0x19c>)
void OBJ_init_press_ok_sprite(void)
{
	// init graphic object

		// init image
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 8001e6e:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 8001ff0 <OBJ_init+0x1dc>
		GFX_set_gfx_object_velocity(&background, 0, 0);
 8001e72:	4622      	mov	r2, r4
 8001e74:	4630      	mov	r0, r6
 8001e76:	4621      	mov	r1, r4
 8001e78:	f7ff f912 	bl	80010a0 <GFX_set_gfx_object_velocity>
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001e7c:	f8df c174 	ldr.w	ip, [pc, #372]	@ 8001ff4 <OBJ_init+0x1e0>
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 8001e80:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb4 <OBJ_init+0x1a0>)
 8001e82:	603b      	str	r3, [r7, #0]
		background.edge_behavior = EDGE_IGNORE;
 8001e84:	f04f 0902 	mov.w	r9, #2
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001e88:	f24a 6304 	movw	r3, #42500	@ 0xa604
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001e8c:	4629      	mov	r1, r5
 8001e8e:	4638      	mov	r0, r7
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001e90:	e9c7 c301 	strd	ip, r3, [r7, #4]
		background.edge_behavior = EDGE_IGNORE;
 8001e94:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001e98:	f7ff f820 	bl	8000edc <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 35, 35 );
 8001e9c:	2223      	movs	r2, #35	@ 0x23
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4638      	mov	r0, r7
 8001ea2:	f7ff f885 	bl	8000fb0 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 8001ea6:	4622      	mov	r2, r4
 8001ea8:	4638      	mov	r0, r7
 8001eaa:	4621      	mov	r1, r4
 8001eac:	f7ff f8f8 	bl	80010a0 <GFX_set_gfx_object_velocity>

		press_ok_sprite.image.size_x = 260;
		press_ok_sprite.image.size_y = 30;
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 8001eb0:	f8df e144 	ldr.w	lr, [pc, #324]	@ 8001ff8 <OBJ_init+0x1e4>
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 8001eb4:	4b40      	ldr	r3, [pc, #256]	@ (8001fb8 <OBJ_init+0x1a4>)
 8001eb6:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001eba:	4629      	mov	r1, r5
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 8001ebc:	f641 6378 	movw	r3, #7800	@ 0x1e78
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001ec0:	4640      	mov	r0, r8
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 8001ec2:	e9c8 e301 	strd	lr, r3, [r8, #4]
		game_over_sprite.edge_behavior = EDGE_IGNORE;
 8001ec6:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001eca:	f7ff f807 	bl	8000edc <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 8001ece:	22aa      	movs	r2, #170	@ 0xaa
 8001ed0:	2128      	movs	r1, #40	@ 0x28
 8001ed2:	4640      	mov	r0, r8
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 8001ed4:	4f39      	ldr	r7, [pc, #228]	@ (8001fbc <OBJ_init+0x1a8>)
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 8001ed6:	f7ff f86b 	bl	8000fb0 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_ok_sprite, 0, 0);
 8001eda:	4622      	mov	r2, r4
 8001edc:	4640      	mov	r0, r8
 8001ede:	4621      	mov	r1, r4
 8001ee0:	f7ff f8de 	bl	80010a0 <GFX_set_gfx_object_velocity>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 8001ee4:	4b36      	ldr	r3, [pc, #216]	@ (8001fc0 <OBJ_init+0x1ac>)


		// set edge parameters
		press_ok_sprite.edge_behavior = EDGE_IGNORE;
 8001ee6:	f888 904a 	strb.w	r9, [r8, #74]	@ 0x4a
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8001eea:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 8001ffc <OBJ_init+0x1e8>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 8001eee:	603b      	str	r3, [r7, #0]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 8001ef0:	4629      	mov	r1, r5
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8001ef2:	f243 23c8 	movw	r3, #13000	@ 0x32c8
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 8001ef6:	4638      	mov	r0, r7
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8001ef8:	e9c7 8301 	strd	r8, r3, [r7, #4]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 8001efc:	f7fe ffee 	bl	8000edc <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &intro_sprite, 95, 20);
 8001f00:	2214      	movs	r2, #20
 8001f02:	215f      	movs	r1, #95	@ 0x5f
 8001f04:	4638      	mov	r0, r7
 8001f06:	f7ff f853 	bl	8000fb0 <GFX_init_gfx_object_location>
void OBJ_init_misko(void)
{
	// init graphic object

		// init image
		misko.image.image_array = (uint16_t*) misko_img;
 8001f0a:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 8002000 <OBJ_init+0x1ec>
		GFX_set_gfx_object_velocity(&intro_sprite, 0, 0);
 8001f0e:	4638      	mov	r0, r7
 8001f10:	4622      	mov	r2, r4
 8001f12:	4621      	mov	r1, r4
 8001f14:	f7ff f8c4 	bl	80010a0 <GFX_set_gfx_object_velocity>

		misko.image.size_x = 50;
		misko.image.size_y = 25;
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8001f18:	4a2a      	ldr	r2, [pc, #168]	@ (8001fc4 <OBJ_init+0x1b0>)
		misko.image.image_array = (uint16_t*) misko_img;
 8001f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc8 <OBJ_init+0x1b4>)
 8001f1c:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8001f20:	4629      	mov	r1, r5
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8001f22:	f240 43e2 	movw	r3, #1250	@ 0x4e2
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8001f26:	4640      	mov	r0, r8
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8001f28:	e9c8 2301 	strd	r2, r3, [r8, #4]
		intro_sprite.edge_behavior = EDGE_IGNORE;
 8001f2c:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8001f30:	f7fe ffd4 	bl	8000edc <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &misko, 50, 120);
 8001f34:	2278      	movs	r2, #120	@ 0x78
 8001f36:	2132      	movs	r1, #50	@ 0x32
 8001f38:	4640      	mov	r0, r8
 8001f3a:	f7ff f839 	bl	8000fb0 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&misko, 0, 0);
 8001f3e:	4622      	mov	r2, r4
 8001f40:	4621      	mov	r1, r4
 8001f42:	4640      	mov	r0, r8
 8001f44:	f7ff f8ac 	bl	80010a0 <GFX_set_gfx_object_velocity>

void OBJ_init_score_box_title(void)
{
	static char str[]= "SCORE";

	score_box_title.text = str;
 8001f48:	4b20      	ldr	r3, [pc, #128]	@ (8001fcc <OBJ_init+0x1b8>)

void OBJ_set_score_text_value(int16_t score)
{
	static char str[6];

	sprintf(str, "%5i", score);
 8001f4a:	4f21      	ldr	r7, [pc, #132]	@ (8001fd0 <OBJ_init+0x1bc>)
	score_box_title.text = str;
 8001f4c:	4921      	ldr	r1, [pc, #132]	@ (8001fd4 <OBJ_init+0x1c0>)
 8001f4e:	6019      	str	r1, [r3, #0]
	score_box_title.x_min = 243;
 8001f50:	4921      	ldr	r1, [pc, #132]	@ (8001fd8 <OBJ_init+0x1c4>)
 8001f52:	6059      	str	r1, [r3, #4]
	sprintf(str, "%5i", score);
 8001f54:	f9ba 2000 	ldrsh.w	r2, [sl]
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 8001f58:	4d20      	ldr	r5, [pc, #128]	@ (8001fdc <OBJ_init+0x1c8>)
		background.edge_behavior = EDGE_IGNORE;
 8001f5a:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
	sprintf(str, "%5i", score);
 8001f5e:	4920      	ldr	r1, [pc, #128]	@ (8001fe0 <OBJ_init+0x1cc>)
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 8001f60:	609d      	str	r5, [r3, #8]
	score_box_title.fore_color = C_WHITE;
 8001f62:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	sprintf(str, "%5i", score);
 8001f66:	4638      	mov	r0, r7
	score_box_title.back_color = C_BLACK;
 8001f68:	e9c3 6403 	strd	r6, r4, [r3, #12]
	sprintf(str, "%5i", score);
 8001f6c:	f004 fff0 	bl	8006f50 <siprintf>
	score_text.text = str;
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <OBJ_init+0x1d0>)

void OBJ_init_score_text(void)
{
	OBJ_set_score_text_value( game_status.score );

	score_text.x_min = 242;
 8001f72:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe8 <OBJ_init+0x1d4>)
	score_text.text = str;
 8001f74:	601f      	str	r7, [r3, #0]
	score_text.y_min = 219;

	score_text.fore_color = C_WHITE;
	score_text.back_color = C_BLACK;
 8001f76:	e9c3 6403 	strd	r6, r4, [r3, #12]
	score_text.x_min = 242;
 8001f7a:	605a      	str	r2, [r3, #4]

	score_text.font = (UG_FONT*) &FONT_8X12;    // pred errorjem je bil FONT_8X8 nimam pojma zakaj
 8001f7c:	609d      	str	r5, [r3, #8]
}
 8001f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f82:	bf00      	nop
 8001f84:	20000518 	.word	0x20000518
 8001f88:	04040101 	.word	0x04040101
 8001f8c:	200004f0 	.word	0x200004f0
 8001f90:	00ef013f 	.word	0x00ef013f
 8001f94:	20000458 	.word	0x20000458
 8001f98:	ffff009f 	.word	0xffff009f
 8001f9c:	00f00140 	.word	0x00f00140
 8001fa0:	080333f8 	.word	0x080333f8
 8001fa4:	0077009f 	.word	0x0077009f
 8001fa8:	00f0013f 	.word	0x00f0013f
 8001fac:	0078009f 	.word	0x0078009f
 8001fb0:	2000040c 	.word	0x2000040c
 8001fb4:	0801e7f0 	.word	0x0801e7f0
 8001fb8:	0801ab00 	.word	0x0801ab00
 8001fbc:	200004a4 	.word	0x200004a4
 8001fc0:	08013bac 	.word	0x08013bac
 8001fc4:	00190032 	.word	0x00190032
 8001fc8:	0801a13c 	.word	0x0801a13c
 8001fcc:	20000360 	.word	0x20000360
 8001fd0:	20000344 	.word	0x20000344
 8001fd4:	20000004 	.word	0x20000004
 8001fd8:	00cd00f3 	.word	0x00cd00f3
 8001fdc:	08058c50 	.word	0x08058c50
 8001fe0:	08008028 	.word	0x08008028
 8001fe4:	2000034c 	.word	0x2000034c
 8001fe8:	00db00f2 	.word	0x00db00f2
 8001fec:	20000514 	.word	0x20000514
 8001ff0:	200003c0 	.word	0x200003c0
 8001ff4:	00aa00fa 	.word	0x00aa00fa
 8001ff8:	001e0104 	.word	0x001e0104
 8001ffc:	00640082 	.word	0x00640082
 8002000:	20000374 	.word	0x20000374

08002004 <OBJ_init_obstacle_pair>:
{
 8002004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    obstacle_pair->top.image.size_x = 50;
 8002006:	4d0d      	ldr	r5, [pc, #52]	@ (800203c <OBJ_init_obstacle_pair+0x38>)
    obstacle_pair->top.image.image_array = (uint16_t*) obstacle_top_img;
 8002008:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <OBJ_init_obstacle_pair+0x3c>)
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 800200a:	4e0e      	ldr	r6, [pc, #56]	@ (8002044 <OBJ_init_obstacle_pair+0x40>)
{
 800200c:	4604      	mov	r4, r0
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 800200e:	f642 67e0 	movw	r7, #12000	@ 0x2ee0
    obstacle_pair->top.image.size_x = 50;
 8002012:	e9c0 3500 	strd	r3, r5, [r0]
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 8002016:	6087      	str	r7, [r0, #8]
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 8002018:	4631      	mov	r1, r6
 800201a:	f7fe ff5f 	bl	8000edc <GFX_init_location_restrictions>
    obstacle_pair->bottom.image.image_array = (uint16_t*) obstacle_bottom_img;
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <OBJ_init_obstacle_pair+0x44>)
    obstacle_pair->bottom.image.size_x = 50;
 8002020:	6525      	str	r5, [r4, #80]	@ 0x50
    obstacle_pair->top.edge_behavior = EDGE_IGNORE;
 8002022:	2502      	movs	r5, #2
 8002024:	f884 504a 	strb.w	r5, [r4, #74]	@ 0x4a
    obstacle_pair->bottom.image.image_array = (uint16_t*) obstacle_bottom_img;
 8002028:	64e3      	str	r3, [r4, #76]	@ 0x4c
    obstacle_pair->bottom.image.size = obstacle_pair->bottom.image.size_x * obstacle_pair->bottom.image.size_y;
 800202a:	6567      	str	r7, [r4, #84]	@ 0x54
    GFX_init_location_restrictions(&obstacle_pair->bottom, &canvas.whole_area);
 800202c:	4631      	mov	r1, r6
 800202e:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8002032:	f7fe ff53 	bl	8000edc <GFX_init_location_restrictions>
    obstacle_pair->bottom.edge_behavior = EDGE_IGNORE;
 8002036:	f884 5096 	strb.w	r5, [r4, #150]	@ 0x96
}
 800203a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800203c:	00f00032 	.word	0x00f00032
 8002040:	0800802c 	.word	0x0800802c
 8002044:	200004f0 	.word	0x200004f0
 8002048:	0800ddec 	.word	0x0800ddec

0800204c <OBJ_set_score_text_value>:
{
 800204c:	b510      	push	{r4, lr}
	sprintf(str, "%5i", score);
 800204e:	4c04      	ldr	r4, [pc, #16]	@ (8002060 <OBJ_set_score_text_value+0x14>)
 8002050:	4904      	ldr	r1, [pc, #16]	@ (8002064 <OBJ_set_score_text_value+0x18>)
{
 8002052:	4602      	mov	r2, r0
	sprintf(str, "%5i", score);
 8002054:	4620      	mov	r0, r4
 8002056:	f004 ff7b 	bl	8006f50 <siprintf>
	score_text.text = str;
 800205a:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <OBJ_set_score_text_value+0x1c>)
 800205c:	601c      	str	r4, [r3, #0]
}
 800205e:	bd10      	pop	{r4, pc}
 8002060:	20000344 	.word	0x20000344
 8002064:	08008028 	.word	0x08008028
 8002068:	2000034c 	.word	0x2000034c

0800206c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800206c:	b510      	push	{r4, lr}
 800206e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002070:	2238      	movs	r2, #56	@ 0x38
 8002072:	2100      	movs	r1, #0
 8002074:	a806      	add	r0, sp, #24
 8002076:	f005 f863 	bl	8007140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800207a:	2000      	movs	r0, #0
 800207c:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8002080:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8002084:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002086:	f002 f817 	bl	80040b8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208a:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800208c:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 800208e:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002090:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
 8002094:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002098:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800209c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800209e:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020a2:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020a6:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020aa:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ac:	f002 f87e 	bl	80041ac <HAL_RCC_OscConfig>
 80020b0:	b108      	cbz	r0, 80020b6 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020b4:	e7fe      	b.n	80020b4 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020b6:	2104      	movs	r1, #4
 80020b8:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ba:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020bc:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020c0:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020c4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020c8:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020ca:	f002 faed 	bl	80046a8 <HAL_RCC_ClockConfig>
 80020ce:	b108      	cbz	r0, 80020d4 <SystemClock_Config+0x68>
 80020d0:	b672      	cpsid	i
  while (1)
 80020d2:	e7fe      	b.n	80020d2 <SystemClock_Config+0x66>
}
 80020d4:	b014      	add	sp, #80	@ 0x50
 80020d6:	bd10      	pop	{r4, pc}

080020d8 <main>:
{
 80020d8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	2400      	movs	r4, #0
{
 80020de:	b0b1      	sub	sp, #196	@ 0xc4
  HAL_Init();
 80020e0:	f000 fd8e 	bl	8002c00 <HAL_Init>
  SystemClock_Config();
 80020e4:	f7ff ffc2 	bl	800206c <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 80020ec:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80020f0:	4da5      	ldr	r5, [pc, #660]	@ (8002388 <main+0x2b0>)
 80020f2:	9420      	str	r4, [sp, #128]	@ 0x80
 80020f4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80020f6:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 80023a4 <main+0x2cc>
 80020fa:	4fa4      	ldr	r7, [pc, #656]	@ (800238c <main+0x2b4>)
 80020fc:	f043 0304 	orr.w	r3, r3, #4
 8002100:	64eb      	str	r3, [r5, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002102:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
 800210a:	9b07      	ldr	r3, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800210c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800210e:	f043 0320 	orr.w	r3, r3, #32
 8002112:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002114:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002116:	f003 0320 	and.w	r3, r3, #32
 800211a:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 800211c:	9b08      	ldr	r3, [sp, #32]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800211e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002120:	f043 0310 	orr.w	r3, r3, #16
 8002124:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002126:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	9309      	str	r3, [sp, #36]	@ 0x24
  (void)tmpreg;
 800212e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002130:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002132:	f043 0302 	orr.w	r3, r3, #2
 8002136:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002138:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	930a      	str	r3, [sp, #40]	@ 0x28
  (void)tmpreg;
 8002140:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002142:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002144:	f043 0308 	orr.w	r3, r3, #8
 8002148:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800214a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 8002152:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002154:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800215a:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800215c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800215e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002162:	930c      	str	r3, [sp, #48]	@ 0x30
 8002164:	f04f 0908 	mov.w	r9, #8
 8002168:	2210      	movs	r2, #16
  (void)tmpreg;
 800216a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800216c:	f8c8 9028 	str.w	r9, [r8, #40]	@ 0x28
 8002170:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 8002174:	2220      	movs	r2, #32
 8002176:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 800217a:	4b85      	ldr	r3, [pc, #532]	@ (8002390 <main+0x2b8>)
 800217c:	4a85      	ldr	r2, [pc, #532]	@ (8002394 <main+0x2bc>)
 800217e:	2601      	movs	r6, #1
 8002180:	f04f 0b04 	mov.w	fp, #4
 8002184:	f04f 0a02 	mov.w	sl, #2
 8002188:	2140      	movs	r1, #64	@ 0x40
 800218a:	62be      	str	r6, [r7, #40]	@ 0x28
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800218c:	4638      	mov	r0, r7
 800218e:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
 8002192:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
 8002196:	f8c7 9028 	str.w	r9, [r7, #40]	@ 0x28
 800219a:	f8c8 b028 	str.w	fp, [r8, #40]	@ 0x28
 800219e:	f8c2 9028 	str.w	r9, [r2, #40]	@ 0x28
 80021a2:	6291      	str	r1, [r2, #40]	@ 0x28
 80021a4:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
 80021a8:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80021aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80021ae:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80021b0:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b2:	f003 f887 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80021b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ba:	a91b      	add	r1, sp, #108	@ 0x6c
 80021bc:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80021be:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80021c0:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80021c2:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c4:	f003 f87e 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80021c8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021cc:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80021ce:	901b      	str	r0, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d0:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80021d2:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80021d4:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d6:	f003 f875 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021da:	a91b      	add	r1, sp, #108	@ 0x6c
 80021dc:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021de:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021e2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021e6:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021e8:	f003 f86c 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80021ec:	2210      	movs	r2, #16
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021ee:	a91b      	add	r1, sp, #108	@ 0x6c
 80021f0:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021f2:	e9cd 261b 	strd	r2, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021f6:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021fa:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021fc:	f003 f862 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002200:	2320      	movs	r3, #32
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002202:	a91b      	add	r1, sp, #108	@ 0x6c
 8002204:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002206:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800220a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800220e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002210:	f003 f858 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002214:	a91b      	add	r1, sp, #108	@ 0x6c
 8002216:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002218:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800221c:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002220:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002222:	f003 f84f 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002226:	a91b      	add	r1, sp, #108	@ 0x6c
 8002228:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800222a:	e9cd a61b 	strd	sl, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800222e:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002232:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002234:	f003 f846 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002238:	a91b      	add	r1, sp, #108	@ 0x6c
 800223a:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800223c:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002240:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002244:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002246:	f003 f83d 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800224a:	4638      	mov	r0, r7
 800224c:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800224e:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002252:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002256:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002258:	f003 f834 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800225c:	a91b      	add	r1, sp, #108	@ 0x6c
 800225e:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002260:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002264:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002268:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800226a:	f003 f82b 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800226e:	a91b      	add	r1, sp, #108	@ 0x6c
 8002270:	4849      	ldr	r0, [pc, #292]	@ (8002398 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002272:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002274:	e9cd 641b 	strd	r6, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002278:	f003 f824 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800227c:	a91b      	add	r1, sp, #108	@ 0x6c
 800227e:	4846      	ldr	r0, [pc, #280]	@ (8002398 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002280:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002282:	e9cd a41b 	strd	sl, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002286:	f003 f81d 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800228a:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800228c:	a91b      	add	r1, sp, #108	@ 0x6c
 800228e:	4842      	ldr	r0, [pc, #264]	@ (8002398 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002290:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002292:	e9cd 341b 	strd	r3, r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002296:	f44f 7780 	mov.w	r7, #256	@ 0x100
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800229a:	f003 f813 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800229e:	a91b      	add	r1, sp, #108	@ 0x6c
 80022a0:	483d      	ldr	r0, [pc, #244]	@ (8002398 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022a2:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022a4:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80022a6:	971b      	str	r7, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022a8:	f003 f80c 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ac:	a91b      	add	r1, sp, #108	@ 0x6c
 80022ae:	4839      	ldr	r0, [pc, #228]	@ (8002394 <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022b0:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022b2:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022b6:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ba:	f003 f803 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80022be:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022c0:	a91b      	add	r1, sp, #108	@ 0x6c
 80022c2:	4834      	ldr	r0, [pc, #208]	@ (8002394 <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022c4:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022c6:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022ca:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ce:	f002 fff9 	bl	80052c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002390 <main+0x2b8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022d4:	961c      	str	r6, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022d6:	4618      	mov	r0, r3
 80022d8:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022da:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80022de:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022e2:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022e4:	f002 ffee 	bl	80052c4 <LL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80022e8:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80022ea:	482c      	ldr	r0, [pc, #176]	@ (800239c <main+0x2c4>)
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80022ec:	ea43 030b 	orr.w	r3, r3, fp
 80022f0:	64ab      	str	r3, [r5, #72]	@ 0x48
 80022f2:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80022f4:	ea03 030b 	and.w	r3, r3, fp
 80022f8:	9305      	str	r3, [sp, #20]
 80022fa:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022fc:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80022fe:	4333      	orrs	r3, r6
 8002300:	64ab      	str	r3, [r5, #72]	@ 0x48
 8002302:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 8002304:	6044      	str	r4, [r0, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002306:	4033      	ands	r3, r6
 8002308:	9306      	str	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800230a:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 800230e:	9b06      	ldr	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8002310:	61c4      	str	r4, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8002312:	2340      	movs	r3, #64	@ 0x40
 8002314:	e9c0 6302 	strd	r6, r3, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8002318:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800231c:	6203      	str	r3, [r0, #32]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800231e:	2680      	movs	r6, #128	@ 0x80
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8002320:	4b1f      	ldr	r3, [pc, #124]	@ (80023a0 <main+0x2c8>)
 8002322:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002324:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8002328:	6106      	str	r6, [r0, #16]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800232a:	f001 fa81 	bl	8003830 <HAL_DMA_Init>
 800232e:	b108      	cbz	r0, 8002334 <main+0x25c>
 8002330:	b672      	cpsid	i
  while (1)
 8002332:	e7fe      	b.n	8002332 <main+0x25a>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002334:	4604      	mov	r4, r0
 8002336:	4602      	mov	r2, r0
 8002338:	4601      	mov	r1, r0
 800233a:	200b      	movs	r0, #11
 800233c:	f001 fa14 	bl	8003768 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002340:	200b      	movs	r0, #11
 8002342:	f001 fa4d 	bl	80037e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002346:	4622      	mov	r2, r4
 8002348:	4621      	mov	r1, r4
 800234a:	200c      	movs	r0, #12
 800234c:	f001 fa0c 	bl	8003768 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002350:	200c      	movs	r0, #12
 8002352:	f001 fa45 	bl	80037e0 <HAL_NVIC_EnableIRQ>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002356:	4621      	mov	r1, r4
 8002358:	2220      	movs	r2, #32
 800235a:	a813      	add	r0, sp, #76	@ 0x4c
 800235c:	f004 fef0 	bl	8007140 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002360:	4621      	mov	r1, r4
 8002362:	2250      	movs	r2, #80	@ 0x50
 8002364:	a81c      	add	r0, sp, #112	@ 0x70
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002366:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800236a:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 800236e:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002372:	f004 fee5 	bl	8007140 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002376:	a81b      	add	r0, sp, #108	@ 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002378:	f8cd b06c 	str.w	fp, [sp, #108]	@ 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800237c:	f002 fa98 	bl	80048b0 <HAL_RCCEx_PeriphCLKConfig>
 8002380:	4604      	mov	r4, r0
 8002382:	b188      	cbz	r0, 80023a8 <main+0x2d0>
 8002384:	b672      	cpsid	i
  while (1)
 8002386:	e7fe      	b.n	8002386 <main+0x2ae>
 8002388:	40021000 	.word	0x40021000
 800238c:	48000800 	.word	0x48000800
 8002390:	48001000 	.word	0x48001000
 8002394:	48000c00 	.word	0x48000c00
 8002398:	48001800 	.word	0x48001800
 800239c:	20000578 	.word	0x20000578
 80023a0:	40020008 	.word	0x40020008
 80023a4:	48001400 	.word	0x48001400
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80023a8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80023aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023ae:	65ab      	str	r3, [r5, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80023b0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80023b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023b6:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80023b8:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023ba:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80023bc:	f043 0302 	orr.w	r3, r3, #2
 80023c0:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80023c2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80023c4:	970d      	str	r7, [sp, #52]	@ 0x34
 80023c6:	f003 0302 	and.w	r3, r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023ca:	e9cd a00e 	strd	sl, r0, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023ce:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80023d2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023d4:	2507      	movs	r5, #7
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d6:	a90d      	add	r1, sp, #52	@ 0x34
 80023d8:	48bf      	ldr	r0, [pc, #764]	@ (80026d8 <main+0x600>)
  (void)tmpreg;
 80023da:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023dc:	9512      	str	r5, [sp, #72]	@ 0x48
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023de:	f002 ff71 	bl	80052c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80023e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e6:	a90d      	add	r1, sp, #52	@ 0x34
 80023e8:	48bb      	ldr	r0, [pc, #748]	@ (80026d8 <main+0x600>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80023ea:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023ec:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023f0:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023f4:	9512      	str	r5, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023f6:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f8:	f002 ff64 	bl	80052c4 <LL_GPIO_Init>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023fc:	4bb7      	ldr	r3, [pc, #732]	@ (80026dc <main+0x604>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002400:	4bb7      	ldr	r3, [pc, #732]	@ (80026e0 <main+0x608>)
 8002402:	f883 4327 	strb.w	r4, [r3, #807]	@ 0x327
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002406:	605e      	str	r6, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 8002408:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800240c:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  LL_USART_Init(USART3, &USART_InitStruct);
 8002410:	48b4      	ldr	r0, [pc, #720]	@ (80026e4 <main+0x60c>)
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002412:	230c      	movs	r3, #12
  LL_USART_Init(USART3, &USART_InitStruct);
 8002414:	a913      	add	r1, sp, #76	@ 0x4c
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002416:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800241a:	e9cd 4317 	strd	r4, r3, [sp, #92]	@ 0x5c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800241e:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART3, &USART_InitStruct);
 8002422:	f003 fbe1 	bl	8005be8 <LL_USART_Init>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002426:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800242a:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 800242e:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8002432:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002436:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 800243a:	e840 3100 	strex	r1, r3, [r0]
 800243e:	2900      	cmp	r1, #0
 8002440:	d1f3      	bne.n	800242a <main+0x352>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002442:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002446:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 800244a:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800244e:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002452:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8002456:	e840 3100 	strex	r1, r3, [r0]
 800245a:	460b      	mov	r3, r1
 800245c:	2900      	cmp	r1, #0
 800245e:	d1f2      	bne.n	8002446 <main+0x36e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8002460:	4aa0      	ldr	r2, [pc, #640]	@ (80026e4 <main+0x60c>)
 8002462:	6811      	ldr	r1, [r2, #0]
 8002464:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
 8002468:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 800246a:	6891      	ldr	r1, [r2, #8]
 800246c:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8002470:	6091      	str	r1, [r2, #8]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002472:	6851      	ldr	r1, [r2, #4]
 8002474:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8002478:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800247a:	6891      	ldr	r1, [r2, #8]
 800247c:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 8002480:	6091      	str	r1, [r2, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002482:	6811      	ldr	r1, [r2, #0]
 8002484:	f041 0101 	orr.w	r1, r1, #1
 8002488:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800248a:	69d1      	ldr	r1, [r2, #28]
 800248c:	0288      	lsls	r0, r1, #10
 800248e:	d5fc      	bpl.n	800248a <main+0x3b2>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002490:	69d1      	ldr	r1, [r2, #28]
 8002492:	0249      	lsls	r1, r1, #9
 8002494:	d5f9      	bpl.n	800248a <main+0x3b2>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002496:	2200      	movs	r2, #0
 8002498:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
 800249c:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
 80024a0:	921f      	str	r2, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB1ENR1, Periphs);
 80024a2:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80024a6:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024aa:	488c      	ldr	r0, [pc, #560]	@ (80026dc <main+0x604>)
 80024ac:	6d91      	ldr	r1, [r2, #88]	@ 0x58
 80024ae:	f041 0110 	orr.w	r1, r1, #16
 80024b2:	6591      	str	r1, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80024b4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80024b6:	f002 0210 	and.w	r2, r2, #16
 80024ba:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80024bc:	9a02      	ldr	r2, [sp, #8]
 80024be:	68c2      	ldr	r2, [r0, #12]
 80024c0:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c4:	f1c2 0107 	rsb	r1, r2, #7
 80024c8:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ca:	f102 0004 	add.w	r0, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ce:	bf28      	it	cs
 80024d0:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d2:	2806      	cmp	r0, #6
 80024d4:	bf88      	it	hi
 80024d6:	1ed3      	subhi	r3, r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d8:	f04f 32ff 	mov.w	r2, #4294967295
 80024dc:	408a      	lsls	r2, r1
 80024de:	43d2      	mvns	r2, r2
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	4a7e      	ldr	r2, [pc, #504]	@ (80026e0 <main+0x608>)
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	f882 3336 	strb.w	r3, [r2, #822]	@ 0x336
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024f2:	6053      	str	r3, [r2, #4]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80024f4:	4d7c      	ldr	r5, [pc, #496]	@ (80026e8 <main+0x610>)
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80024f6:	f8df 9204 	ldr.w	r9, [pc, #516]	@ 80026fc <main+0x624>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80024fa:	4f7c      	ldr	r7, [pc, #496]	@ (80026ec <main+0x614>)
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80024fc:	f8df a200 	ldr.w	sl, [pc, #512]	@ 8002700 <main+0x628>
  TIM_InitStruct.Prescaler = 143;
 8002500:	238f      	movs	r3, #143	@ 0x8f
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002502:	2400      	movs	r4, #0
  TIM_InitStruct.Prescaler = 143;
 8002504:	f8ad 306c 	strh.w	r3, [sp, #108]	@ 0x6c
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8002508:	a91b      	add	r1, sp, #108	@ 0x6c
  TIM_InitStruct.Autoreload = 49999;
 800250a:	f24c 334f 	movw	r3, #49999	@ 0xc34f
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800250e:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 49999;
 8002510:	e9cd 431c 	strd	r4, r3, [sp, #112]	@ 0x70
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8002514:	f003 f948 	bl	80057a8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002518:	682b      	ldr	r3, [r5, #0]
 800251a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800251e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002520:	686b      	ldr	r3, [r5, #4]
 8002522:	ea03 0309 	and.w	r3, r3, r9
 8002526:	606b      	str	r3, [r5, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002528:	68ab      	ldr	r3, [r5, #8]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800252a:	2620      	movs	r6, #32
 800252c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002530:	60ab      	str	r3, [r5, #8]
 8002532:	4632      	mov	r2, r6
 8002534:	4621      	mov	r1, r4
 8002536:	a81b      	add	r0, sp, #108	@ 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002538:	f8ad 4046 	strh.w	r4, [sp, #70]	@ 0x46
 800253c:	f8cd 4036 	str.w	r4, [sp, #54]	@ 0x36
 8002540:	f8cd 403a 	str.w	r4, [sp, #58]	@ 0x3a
 8002544:	f8cd 403e 	str.w	r4, [sp, #62]	@ 0x3e
 8002548:	f8cd 4042 	str.w	r4, [sp, #66]	@ 0x42
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800254c:	f004 fdf8 	bl	8007140 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 8002554:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8002558:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 800255c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	65bb      	str	r3, [r7, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002564:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	9300      	str	r3, [sp, #0]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800256c:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
  (void)tmpreg;
 8002570:	9b00      	ldr	r3, [sp, #0]
  TIM_InitStruct.Prescaler = 1439;
 8002572:	f240 539f 	movw	r3, #1439	@ 0x59f
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002576:	a90d      	add	r1, sp, #52	@ 0x34
  TIM_InitStruct.Prescaler = 1439;
 8002578:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800257c:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 99;
 800257e:	2363      	movs	r3, #99	@ 0x63
 8002580:	930f      	str	r3, [sp, #60]	@ 0x3c
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002582:	f003 f911 	bl	80057a8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002586:	682b      	ldr	r3, [r5, #0]
 8002588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800258c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800258e:	68ab      	ldr	r3, [r5, #8]
 8002590:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002594:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002598:	f023 0307 	bic.w	r3, r3, #7
 800259c:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800259e:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
 80025a2:	f043 0308 	orr.w	r3, r3, #8
 80025a6:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80025aa:	aa1b      	add	r2, sp, #108	@ 0x6c
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80025ac:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80025ae:	2101      	movs	r1, #1
 80025b0:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80025b2:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80025b6:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80025ba:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80025bc:	f003 f960 	bl	8005880 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80025c0:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c4:	4844      	ldr	r0, [pc, #272]	@ (80026d8 <main+0x600>)
 80025c6:	f023 0304 	bic.w	r3, r3, #4
 80025ca:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80025ce:	686b      	ldr	r3, [r5, #4]
 80025d0:	ea03 0309 	and.w	r3, r3, r9
 80025d4:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80025d6:	68ab      	ldr	r3, [r5, #8]
 80025d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025dc:	60ab      	str	r3, [r5, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80025de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025e0:	f043 0302 	orr.w	r3, r3, #2
 80025e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80025e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025e8:	9415      	str	r4, [sp, #84]	@ 0x54
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025f0:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80025f2:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f4:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025f6:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  (void)tmpreg;
 80025fa:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80025fc:	9313      	str	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025fe:	9514      	str	r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002600:	9518      	str	r5, [sp, #96]	@ 0x60
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f002 fe5f 	bl	80052c4 <LL_GPIO_Init>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8002606:	483a      	ldr	r0, [pc, #232]	@ (80026f0 <main+0x618>)
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8002608:	9422      	str	r4, [sp, #136]	@ 0x88
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800260a:	2310      	movs	r3, #16
 800260c:	6143      	str	r3, [r0, #20]
  Timing.CLKDivision = 16;
 800260e:	9320      	str	r3, [sp, #128]	@ 0x80
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8002610:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 8002614:	e9c0 3a00 	strd	r3, sl, [r0]
  Timing.AddressHoldTime = 15;
 8002618:	230f      	movs	r3, #15
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800261a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800261e:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8002622:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8002626:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800262a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800262e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8002632:	6104      	str	r4, [r0, #16]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8002634:	6204      	str	r4, [r0, #32]
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8002636:	f880 4048 	strb.w	r4, [r0, #72]	@ 0x48
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800263a:	4622      	mov	r2, r4
  Timing.AddressHoldTime = 15;
 800263c:	931c      	str	r3, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 1;
 800263e:	2401      	movs	r4, #1
  Timing.DataLatency = 17;
 8002640:	2311      	movs	r3, #17
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8002642:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8002646:	a91b      	add	r1, sp, #108	@ 0x6c
  Timing.DataLatency = 17;
 8002648:	9321      	str	r3, [sp, #132]	@ 0x84
  Timing.DataHoldTime = 1;
 800264a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  Timing.AddressSetupTime = 1;
 800264e:	941b      	str	r4, [sp, #108]	@ 0x6c
  Timing.BusTurnAroundDuration = 1;
 8002650:	941f      	str	r4, [sp, #124]	@ 0x7c
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8002652:	6247      	str	r7, [r0, #36]	@ 0x24
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8002654:	f002 fb36 	bl	8004cc4 <HAL_SRAM_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	b108      	cbz	r0, 8002660 <main+0x588>
  __ASM volatile ("cpsid i" : : : "memory");
 800265c:	b672      	cpsid	i
  while (1)
 800265e:	e7fe      	b.n	800265e <main+0x586>
  hspi1.Instance = SPI1;
 8002660:	4824      	ldr	r0, [pc, #144]	@ (80026f4 <main+0x61c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002662:	f8df e0a0 	ldr.w	lr, [pc, #160]	@ 8002704 <main+0x62c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002666:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002668:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800266c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002670:	e9c0 330c 	strd	r3, r3, [r0, #48]	@ 0x30
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002674:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002676:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800267a:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800267e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002682:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002684:	f44f 7900 	mov.w	r9, #512	@ 0x200
 8002688:	2328      	movs	r3, #40	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800268a:	f04f 0807 	mov.w	r8, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800268e:	e9c0 9306 	strd	r9, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8002692:	f8c0 802c 	str.w	r8, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002696:	f002 fa97 	bl	8004bc8 <HAL_SPI_Init>
 800269a:	b9d8      	cbnz	r0, 80026d4 <main+0x5fc>
  htim1.Instance = TIM1;
 800269c:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8002708 <main+0x630>
 80026a0:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a2:	9015      	str	r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026a4:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
 80026a8:	e9cd 001d 	strd	r0, r0, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ac:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b0:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 80026b4:	e9c9 0004 	strd	r0, r0, [r9, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b8:	f8c9 0018 	str.w	r0, [r9, #24]
  htim1.Instance = TIM1;
 80026bc:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026c0:	4648      	mov	r0, r9
  htim1.Init.Period = 65535;
 80026c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026c6:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026ca:	f002 fb29 	bl	8004d20 <HAL_TIM_Base_Init>
 80026ce:	b1e8      	cbz	r0, 800270c <main+0x634>
 80026d0:	b672      	cpsid	i
  while (1)
 80026d2:	e7fe      	b.n	80026d2 <main+0x5fa>
 80026d4:	b672      	cpsid	i
 80026d6:	e7fe      	b.n	80026d6 <main+0x5fe>
 80026d8:	48000400 	.word	0x48000400
 80026dc:	e000ed00 	.word	0xe000ed00
 80026e0:	e000e100 	.word	0xe000e100
 80026e4:	40004800 	.word	0x40004800
 80026e8:	40001000 	.word	0x40001000
 80026ec:	40021000 	.word	0x40021000
 80026f0:	20000520 	.word	0x20000520
 80026f4:	20000624 	.word	0x20000624
 80026f8:	40012c00 	.word	0x40012c00
 80026fc:	fdffff8f 	.word	0xfdffff8f
 8002700:	a0000104 	.word	0xa0000104
 8002704:	40013000 	.word	0x40013000
 8002708:	200005d8 	.word	0x200005d8
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800270c:	a91b      	add	r1, sp, #108	@ 0x6c
 800270e:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002710:	971b      	str	r7, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002712:	f002 fbdf 	bl	8004ed4 <HAL_TIM_ConfigClockSource>
 8002716:	b108      	cbz	r0, 800271c <main+0x644>
 8002718:	b672      	cpsid	i
  while (1)
 800271a:	e7fe      	b.n	800271a <main+0x642>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800271c:	e9cd 6013 	strd	r6, r0, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002720:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002722:	a913      	add	r1, sp, #76	@ 0x4c
 8002724:	4648      	mov	r0, r9
 8002726:	f002 fcaf 	bl	8005088 <HAL_TIMEx_MasterConfigSynchronization>
 800272a:	4607      	mov	r7, r0
 800272c:	b108      	cbz	r0, 8002732 <main+0x65a>
 800272e:	b672      	cpsid	i
  while (1)
 8002730:	e7fe      	b.n	8002730 <main+0x658>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002732:	4601      	mov	r1, r0
 8002734:	4632      	mov	r2, r6
 8002736:	a81b      	add	r0, sp, #108	@ 0x6c
 8002738:	f004 fd02 	bl	8007140 <memset>
  hadc4.Instance = ADC4;
 800273c:	4e28      	ldr	r6, [pc, #160]	@ (80027e0 <main+0x708>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800273e:	4929      	ldr	r1, [pc, #164]	@ (80027e4 <main+0x70c>)
  hadc4.Init.NbrOfConversion = 2;
 8002740:	6235      	str	r5, [r6, #32]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002742:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002746:	e9c6 7404 	strd	r7, r4, [r6, #16]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800274a:	e9c6 1300 	strd	r1, r3, [r6]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800274e:	f886 4038 	strb.w	r4, [r6, #56]	@ 0x38
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002752:	f44f 65a4 	mov.w	r5, #1312	@ 0x520
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002756:	2404      	movs	r4, #4
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002758:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800275c:	4630      	mov	r0, r6
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800275e:	e9c6 7702 	strd	r7, r7, [r6, #8]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002762:	e9c6 530b 	strd	r5, r3, [r6, #44]	@ 0x2c
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8002766:	83b7      	strh	r7, [r6, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8002768:	f886 7024 	strb.w	r7, [r6, #36]	@ 0x24
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800276c:	63f7      	str	r7, [r6, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 800276e:	f886 7040 	strb.w	r7, [r6, #64]	@ 0x40
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002772:	61b4      	str	r4, [r6, #24]
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8002774:	f000 fa78 	bl	8002c68 <HAL_ADC_Init>
 8002778:	b108      	cbz	r0, 800277e <main+0x6a6>
 800277a:	b672      	cpsid	i
  while (1)
 800277c:	e7fe      	b.n	800277c <main+0x6a4>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800277e:	4a1a      	ldr	r2, [pc, #104]	@ (80027e8 <main+0x710>)
  sConfig.Offset = 0;
 8002780:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002782:	2306      	movs	r3, #6
 8002784:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8002788:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800278a:	4b18      	ldr	r3, [pc, #96]	@ (80027ec <main+0x714>)
 800278c:	931e      	str	r3, [sp, #120]	@ 0x78
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800278e:	4630      	mov	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002790:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002794:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8002796:	f000 fbd3 	bl	8002f40 <HAL_ADC_ConfigChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	b108      	cbz	r0, 80027a2 <main+0x6ca>
 800279e:	b672      	cpsid	i
  while (1)
 80027a0:	e7fe      	b.n	80027a0 <main+0x6c8>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80027a2:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80027a4:	a91b      	add	r1, sp, #108	@ 0x6c
 80027a6:	4630      	mov	r0, r6
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80027a8:	921c      	str	r2, [sp, #112]	@ 0x70
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80027aa:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80027ac:	f000 fbc8 	bl	8002f40 <HAL_ADC_ConfigChannel>
 80027b0:	b108      	cbz	r0, 80027b6 <main+0x6de>
 80027b2:	b672      	cpsid	i
  while (1)
 80027b4:	e7fe      	b.n	80027b4 <main+0x6dc>
  SCI_init();
 80027b6:	f003 fb33 	bl	8005e20 <SCI_init>
  KBD_init();
 80027ba:	f003 fc27 	bl	800600c <KBD_init>
  LED_init();
 80027be:	f003 fa95 	bl	8005cec <LED_init>
  PSERV_init();
 80027c2:	f003 fe47 	bl	8006454 <PSERV_init>
  PSERV_enable();
 80027c6:	f003 fe51 	bl	800646c <PSERV_enable>
  LCD_Init();
 80027ca:	f003 fca9 	bl	8006120 <LCD_Init>
  LCD_uGUI_init();
 80027ce:	f003 fcdd 	bl	800618c <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 80027d2:	4649      	mov	r1, r9
 80027d4:	4630      	mov	r0, r6
 80027d6:	f003 fbe3 	bl	8005fa0 <JOY_init>
    Game();
 80027da:	f7fe fb45 	bl	8000e68 <Game>
  while (1)
 80027de:	e7fc      	b.n	80027da <main+0x702>
 80027e0:	200006e8 	.word	0x200006e8
 80027e4:	50000500 	.word	0x50000500
 80027e8:	10c00010 	.word	0x10c00010
 80027ec:	407f0000 	.word	0x407f0000

080027f0 <Error_Handler>:
 80027f0:	b672      	cpsid	i
  while (1)
 80027f2:	e7fe      	b.n	80027f2 <Error_Handler+0x2>

080027f4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <HAL_MspInit+0x30>)
 80027f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027f8:	f042 0201 	orr.w	r2, r2, #1
 80027fc:	661a      	str	r2, [r3, #96]	@ 0x60
 80027fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8002800:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002802:	f002 0201 	and.w	r2, r2, #1
 8002806:	9200      	str	r2, [sp, #0]
 8002808:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800280c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002810:	659a      	str	r2, [r3, #88]	@ 0x58
 8002812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800281c:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 800281e:	f001 bcbd 	b.w	800419c <HAL_PWREx_DisableUCPDDeadBattery>
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000

08002828 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002828:	b570      	push	{r4, r5, r6, lr}
 800282a:	4604      	mov	r4, r0
 800282c:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002830:	2254      	movs	r2, #84	@ 0x54
 8002832:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002834:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002838:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800283c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800283e:	f004 fc7f 	bl	8007140 <memset>
  if(hadc->Instance==ADC4)
 8002842:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <HAL_ADC_MspInit+0xb8>)
 8002844:	6822      	ldr	r2, [r4, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d001      	beq.n	800284e <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC4_MspInit 1 */

  }

}
 800284a:	b01c      	add	sp, #112	@ 0x70
 800284c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800284e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002852:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002856:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8002858:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800285a:	9319      	str	r3, [sp, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800285c:	f002 f828 	bl	80048b0 <HAL_RCCEx_PeriphCLKConfig>
 8002860:	2800      	cmp	r0, #0
 8002862:	d137      	bne.n	80028d4 <HAL_ADC_MspInit+0xac>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8002864:	4b1f      	ldr	r3, [pc, #124]	@ (80028e4 <HAL_ADC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	4820      	ldr	r0, [pc, #128]	@ (80028e8 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8002868:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    hdma_adc4.Instance = DMA1_Channel2;
 800286a:	4d20      	ldr	r5, [pc, #128]	@ (80028ec <HAL_ADC_MspInit+0xc4>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 800286c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002870:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002872:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002874:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002878:	9200      	str	r2, [sp, #0]
 800287a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800287e:	f042 0202 	orr.w	r2, r2, #2
 8002882:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800288e:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002892:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002894:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002896:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289a:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800289e:	f001 fb03 	bl	8003ea8 <HAL_GPIO_Init>
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80028a2:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <HAL_ADC_MspInit+0xc8>)
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80028a4:	622e      	str	r6, [r5, #32]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80028a6:	2326      	movs	r3, #38	@ 0x26
 80028a8:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80028ac:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b2:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80028b6:	4628      	mov	r0, r5
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80028b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028bc:	2320      	movs	r3, #32
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80028be:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80028c2:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80028c6:	f000 ffb3 	bl	8003830 <HAL_DMA_Init>
 80028ca:	b930      	cbnz	r0, 80028da <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 80028cc:	6565      	str	r5, [r4, #84]	@ 0x54
 80028ce:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80028d0:	b01c      	add	sp, #112	@ 0x70
 80028d2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80028d4:	f7ff ff8c 	bl	80027f0 <Error_Handler>
 80028d8:	e7c4      	b.n	8002864 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80028da:	f7ff ff89 	bl	80027f0 <Error_Handler>
 80028de:	e7f5      	b.n	80028cc <HAL_ADC_MspInit+0xa4>
 80028e0:	50000500 	.word	0x50000500
 80028e4:	40021000 	.word	0x40021000
 80028e8:	48000400 	.word	0x48000400
 80028ec:	20000688 	.word	0x20000688
 80028f0:	4002001c 	.word	0x4002001c
 80028f4:	00000000 	.word	0x00000000

080028f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80028f8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80028fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002968 <HAL_SPI_MspInit+0x70>)
 80028fc:	6801      	ldr	r1, [r0, #0]
{
 80028fe:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002900:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 8002902:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002908:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800290c:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 800290e:	d002      	beq.n	8002916 <HAL_SPI_MspInit+0x1e>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002910:	b009      	add	sp, #36	@ 0x24
 8002912:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002916:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800291a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800291e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8002960 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002922:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002924:	4811      	ldr	r0, [pc, #68]	@ (800296c <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002926:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800292a:	661a      	str	r2, [r3, #96]	@ 0x60
 800292c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800292e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002932:	9200      	str	r2, [sp, #0]
 8002934:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002936:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002938:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800293c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800293e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002944:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002946:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002948:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800294a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800294e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002950:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002952:	f001 faa9 	bl	8003ea8 <HAL_GPIO_Init>
}
 8002956:	b009      	add	sp, #36	@ 0x24
 8002958:	f85d fb04 	ldr.w	pc, [sp], #4
 800295c:	f3af 8000 	nop.w
 8002960:	0000001c 	.word	0x0000001c
 8002964:	00000002 	.word	0x00000002
 8002968:	40013000 	.word	0x40013000
 800296c:	48001800 	.word	0x48001800

08002970 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <HAL_TIM_Base_MspInit+0x28>)
 8002972:	6802      	ldr	r2, [r0, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d000      	beq.n	800297a <HAL_TIM_Base_MspInit+0xa>
 8002978:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800297a:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 800297e:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002980:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002982:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002986:	661a      	str	r2, [r3, #96]	@ 0x60
 8002988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800298a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800298e:	9301      	str	r3, [sp, #4]
 8002990:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002992:	b002      	add	sp, #8
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40012c00 	.word	0x40012c00

0800299c <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800299c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 800299e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a10 <HAL_SRAM_MspInit+0x74>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80029a0:	b089      	sub	sp, #36	@ 0x24
  if (FMC_Initialized) {
 80029a2:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80029a4:	2200      	movs	r2, #0
 80029a6:	9204      	str	r2, [sp, #16]
  if (FMC_Initialized) {
 80029a8:	bb7c      	cbnz	r4, 8002a0a <HAL_SRAM_MspInit+0x6e>
  __HAL_RCC_FMC_CLK_ENABLE();
 80029aa:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80029ae:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  FMC_Initialized = 1;
 80029b2:	2101      	movs	r1, #1
 80029b4:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 80029b6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029b8:	4816      	ldr	r0, [pc, #88]	@ (8002a14 <HAL_SRAM_MspInit+0x78>)
  __HAL_RCC_FMC_CLK_ENABLE();
 80029ba:	430b      	orrs	r3, r1
 80029bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80029be:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80029c0:	400b      	ands	r3, r1
 80029c2:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c4:	2603      	movs	r6, #3
 80029c6:	250c      	movs	r5, #12
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80029c8:	f64f 7280 	movw	r2, #65408	@ 0xff80
  __HAL_RCC_FMC_CLK_ENABLE();
 80029cc:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029ce:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80029d0:	2302      	movs	r3, #2
 80029d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d8:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029dc:	f001 fa64 	bl	8003ea8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e0:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029e4:	480c      	ldr	r0, [pc, #48]	@ (8002a18 <HAL_SRAM_MspInit+0x7c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80029e6:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029e8:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	e9cd 3702 	strd	r3, r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ee:	e9cd 4604 	strd	r4, r6, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029f2:	f001 fa59 	bl	8003ea8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80029f6:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80029f8:	4808      	ldr	r0, [pc, #32]	@ (8002a1c <HAL_SRAM_MspInit+0x80>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80029fc:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fe:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a02:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002a04:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a06:	f001 fa4f 	bl	8003ea8 <HAL_GPIO_Init>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002a0a:	b009      	add	sp, #36	@ 0x24
 8002a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20000754 	.word	0x20000754
 8002a14:	48001000 	.word	0x48001000
 8002a18:	48000c00 	.word	0x48000c00
 8002a1c:	48001800 	.word	0x48001800

08002a20 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a20:	e7fe      	b.n	8002a20 <NMI_Handler>
 8002a22:	bf00      	nop

08002a24 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a24:	e7fe      	b.n	8002a24 <HardFault_Handler>
 8002a26:	bf00      	nop

08002a28 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <MemManage_Handler>
 8002a2a:	bf00      	nop

08002a2c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a2c:	e7fe      	b.n	8002a2c <BusFault_Handler>
 8002a2e:	bf00      	nop

08002a30 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a30:	e7fe      	b.n	8002a30 <UsageFault_Handler>
 8002a32:	bf00      	nop

08002a34 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop

08002a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop

08002a3c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop

08002a40 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a40:	f000 b8ee 	b.w	8002c20 <HAL_IncTick>

08002a44 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8002a44:	4801      	ldr	r0, [pc, #4]	@ (8002a4c <DMA1_Channel1_IRQHandler+0x8>)
 8002a46:	f000 bfdd 	b.w	8003a04 <HAL_DMA_IRQHandler>
 8002a4a:	bf00      	nop
 8002a4c:	20000578 	.word	0x20000578

08002a50 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002a50:	4801      	ldr	r0, [pc, #4]	@ (8002a58 <DMA1_Channel2_IRQHandler+0x8>)
 8002a52:	f000 bfd7 	b.w	8003a04 <HAL_DMA_IRQHandler>
 8002a56:	bf00      	nop
 8002a58:	20000688 	.word	0x20000688

08002a5c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002a5c:	b508      	push	{r3, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a8c <USART3_IRQHandler+0x30>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	0690      	lsls	r0, r2, #26
 8002a64:	d502      	bpl.n	8002a6c <USART3_IRQHandler+0x10>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002a66:	69db      	ldr	r3, [r3, #28]
 8002a68:	0699      	lsls	r1, r3, #26
 8002a6a:	d40b      	bmi.n	8002a84 <USART3_IRQHandler+0x28>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8002a6c:	4b07      	ldr	r3, [pc, #28]	@ (8002a8c <USART3_IRQHandler+0x30>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	0612      	lsls	r2, r2, #24
 8002a72:	d506      	bpl.n	8002a82 <USART3_IRQHandler+0x26>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	061b      	lsls	r3, r3, #24
 8002a78:	d503      	bpl.n	8002a82 <USART3_IRQHandler+0x26>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SCI_transmit_char_Callback();
 8002a7e:	f003 ba21 	b.w	8005ec4 <SCI_transmit_char_Callback>
}
 8002a82:	bd08      	pop	{r3, pc}
				SCI_receive_char_Callback();
 8002a84:	f003 fa12 	bl	8005eac <SCI_receive_char_Callback>
 8002a88:	e7f0      	b.n	8002a6c <USART3_IRQHandler+0x10>
 8002a8a:	bf00      	nop
 8002a8c:	40004800 	.word	0x40004800

08002a90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a90:	b510      	push	{r4, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002a92:	4c06      	ldr	r4, [pc, #24]	@ (8002aac <TIM6_DAC_IRQHandler+0x1c>)
 8002a94:	68e3      	ldr	r3, [r4, #12]
 8002a96:	07da      	lsls	r2, r3, #31
 8002a98:	d507      	bpl.n	8002aaa <TIM6_DAC_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002a9a:	6923      	ldr	r3, [r4, #16]
 8002a9c:	07db      	lsls	r3, r3, #31
 8002a9e:	d504      	bpl.n	8002aaa <TIM6_DAC_IRQHandler+0x1a>

	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
		{
			PSERV_run_services_Callback();
 8002aa0:	f003 fcee 	bl	8006480 <PSERV_run_services_Callback>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002aa4:	f06f 0301 	mvn.w	r3, #1
 8002aa8:	6123      	str	r3, [r4, #16]

  /* USER CODE END TIM6_DAC_IRQn 0 */
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002aaa:	bd10      	pop	{r4, pc}
 8002aac:	40001000 	.word	0x40001000

08002ab0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	4770      	bx	lr

08002ab4 <_kill>:

int _kill(int pid, int sig)
{
 8002ab4:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002ab6:	f004 fba1 	bl	80071fc <__errno>
 8002aba:	2316      	movs	r3, #22
 8002abc:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002abe:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac2:	bd08      	pop	{r3, pc}

08002ac4 <_exit>:

void _exit (int status)
{
 8002ac4:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002ac6:	f004 fb99 	bl	80071fc <__errno>
 8002aca:	2316      	movs	r3, #22
 8002acc:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002ace:	e7fe      	b.n	8002ace <_exit+0xa>

08002ad0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ad0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad2:	1e16      	subs	r6, r2, #0
 8002ad4:	dd07      	ble.n	8002ae6 <_read+0x16>
 8002ad6:	460c      	mov	r4, r1
 8002ad8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8002ada:	f3af 8000 	nop.w
 8002ade:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae2:	42a5      	cmp	r5, r4
 8002ae4:	d1f9      	bne.n	8002ada <_read+0xa>
	}

return len;
}
 8002ae6:	4630      	mov	r0, r6
 8002ae8:	bd70      	pop	{r4, r5, r6, pc}
 8002aea:	bf00      	nop

08002aec <_close>:
}

int _close(int file)
{
	return -1;
}
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop

08002af4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002af4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002af8:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002afa:	2000      	movs	r0, #0
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop

08002b00 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002b00:	2001      	movs	r0, #1
 8002b02:	4770      	bx	lr

08002b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002b04:	2000      	movs	r0, #0
 8002b06:	4770      	bx	lr

08002b08 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b08:	490c      	ldr	r1, [pc, #48]	@ (8002b3c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002b40 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002b0c:	680b      	ldr	r3, [r1, #0]
{
 8002b0e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b10:	4c0c      	ldr	r4, [pc, #48]	@ (8002b44 <_sbrk+0x3c>)
 8002b12:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002b14:	b12b      	cbz	r3, 8002b22 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b16:	4418      	add	r0, r3
 8002b18:	4290      	cmp	r0, r2
 8002b1a:	d807      	bhi.n	8002b2c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002b1c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002b22:	4b09      	ldr	r3, [pc, #36]	@ (8002b48 <_sbrk+0x40>)
 8002b24:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002b26:	4418      	add	r0, r3
 8002b28:	4290      	cmp	r0, r2
 8002b2a:	d9f7      	bls.n	8002b1c <_sbrk+0x14>
    errno = ENOMEM;
 8002b2c:	f004 fb66 	bl	80071fc <__errno>
 8002b30:	230c      	movs	r3, #12
 8002b32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	bd10      	pop	{r4, pc}
 8002b3c:	20000758 	.word	0x20000758
 8002b40:	20020000 	.word	0x20020000
 8002b44:	00000400 	.word	0x00000400
 8002b48:	20000ea0 	.word	0x20000ea0

08002b4c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b4c:	4a03      	ldr	r2, [pc, #12]	@ (8002b5c <SystemInit+0x10>)
 8002b4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b56:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b5a:	4770      	bx	lr
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b60:	480d      	ldr	r0, [pc, #52]	@ (8002b98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b62:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b64:	f7ff fff2 	bl	8002b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b68:	480c      	ldr	r0, [pc, #48]	@ (8002b9c <LoopForever+0x6>)
  ldr r1, =_edata
 8002b6a:	490d      	ldr	r1, [pc, #52]	@ (8002ba0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba4 <LoopForever+0xe>)
  movs r3, #0
 8002b6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b70:	e002      	b.n	8002b78 <LoopCopyDataInit>

08002b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b76:	3304      	adds	r3, #4

08002b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b7c:	d3f9      	bcc.n	8002b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b80:	4c0a      	ldr	r4, [pc, #40]	@ (8002bac <LoopForever+0x16>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b84:	e001      	b.n	8002b8a <LoopFillZerobss>

08002b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b88:	3204      	adds	r2, #4

08002b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b8c:	d3fb      	bcc.n	8002b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b8e:	f004 fb3b 	bl	8007208 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b92:	f7ff faa1 	bl	80020d8 <main>

08002b96 <LoopForever>:

LoopForever:
    b LoopForever
 8002b96:	e7fe      	b.n	8002b96 <LoopForever>
  ldr   r0, =_estack
 8002b98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ba0:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002ba4:	0805995c 	.word	0x0805995c
  ldr r2, =_sbss
 8002ba8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002bac:	20000ea0 	.word	0x20000ea0

08002bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bb0:	e7fe      	b.n	8002bb0 <ADC1_2_IRQHandler>
	...

08002bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8002bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf4 <HAL_InitTick+0x40>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	b90b      	cbnz	r3, 8002bc0 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bbc:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002bbe:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002bc0:	490d      	ldr	r1, [pc, #52]	@ (8002bf8 <HAL_InitTick+0x44>)
 8002bc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002bc6:	4605      	mov	r5, r0
 8002bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bcc:	6808      	ldr	r0, [r1, #0]
 8002bce:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bd2:	f000 fe13 	bl	80037fc <HAL_SYSTICK_Config>
 8002bd6:	4604      	mov	r4, r0
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d1ef      	bne.n	8002bbc <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bdc:	2d0f      	cmp	r5, #15
 8002bde:	d8ed      	bhi.n	8002bbc <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be0:	4602      	mov	r2, r0
 8002be2:	4629      	mov	r1, r5
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f000 fdbe 	bl	8003768 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bec:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <HAL_InitTick+0x48>)
 8002bee:	4620      	mov	r0, r4
 8002bf0:	601d      	str	r5, [r3, #0]
}
 8002bf2:	bd38      	pop	{r3, r4, r5, pc}
 8002bf4:	20000010 	.word	0x20000010
 8002bf8:	2000000c 	.word	0x2000000c
 8002bfc:	20000014 	.word	0x20000014

08002c00 <HAL_Init>:
{
 8002c00:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c02:	2003      	movs	r0, #3
 8002c04:	f000 fd9e 	bl	8003744 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c08:	200e      	movs	r0, #14
 8002c0a:	f7ff ffd3 	bl	8002bb4 <HAL_InitTick>
 8002c0e:	b110      	cbz	r0, 8002c16 <HAL_Init+0x16>
    status = HAL_ERROR;
 8002c10:	2401      	movs	r4, #1
}
 8002c12:	4620      	mov	r0, r4
 8002c14:	bd10      	pop	{r4, pc}
 8002c16:	4604      	mov	r4, r0
    HAL_MspInit();
 8002c18:	f7ff fdec 	bl	80027f4 <HAL_MspInit>
}
 8002c1c:	4620      	mov	r0, r4
 8002c1e:	bd10      	pop	{r4, pc}

08002c20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002c20:	4a03      	ldr	r2, [pc, #12]	@ (8002c30 <HAL_IncTick+0x10>)
 8002c22:	4904      	ldr	r1, [pc, #16]	@ (8002c34 <HAL_IncTick+0x14>)
 8002c24:	6813      	ldr	r3, [r2, #0]
 8002c26:	6809      	ldr	r1, [r1, #0]
 8002c28:	440b      	add	r3, r1
 8002c2a:	6013      	str	r3, [r2, #0]
}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	2000075c 	.word	0x2000075c
 8002c34:	20000010 	.word	0x20000010

08002c38 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c38:	4b01      	ldr	r3, [pc, #4]	@ (8002c40 <HAL_GetTick+0x8>)
 8002c3a:	6818      	ldr	r0, [r3, #0]
}
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	2000075c 	.word	0x2000075c

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b538      	push	{r3, r4, r5, lr}
 8002c46:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002c48:	f7ff fff6 	bl	8002c38 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c4c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002c4e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002c50:	d002      	beq.n	8002c58 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c52:	4b04      	ldr	r3, [pc, #16]	@ (8002c64 <HAL_Delay+0x20>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c58:	f7ff ffee 	bl	8002c38 <HAL_GetTick>
 8002c5c:	1b40      	subs	r0, r0, r5
 8002c5e:	42a0      	cmp	r0, r4
 8002c60:	d3fa      	bcc.n	8002c58 <HAL_Delay+0x14>
  {
  }
}
 8002c62:	bd38      	pop	{r3, r4, r5, pc}
 8002c64:	20000010 	.word	0x20000010

08002c68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c68:	b530      	push	{r4, r5, lr}
 8002c6a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c70:	2800      	cmp	r0, #0
 8002c72:	d05c      	beq.n	8002d2e <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c74:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8002c76:	4604      	mov	r4, r0
 8002c78:	2d00      	cmp	r5, #0
 8002c7a:	f000 80cc 	beq.w	8002e16 <HAL_ADC_Init+0x1ae>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c7e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c80:	6893      	ldr	r3, [r2, #8]
 8002c82:	009d      	lsls	r5, r3, #2
 8002c84:	d505      	bpl.n	8002c92 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c86:	6893      	ldr	r3, [r2, #8]
 8002c88:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c90:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c92:	6893      	ldr	r3, [r2, #8]
 8002c94:	00d8      	lsls	r0, r3, #3
 8002c96:	d419      	bmi.n	8002ccc <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c98:	4b78      	ldr	r3, [pc, #480]	@ (8002e7c <HAL_ADC_Init+0x214>)
 8002c9a:	4879      	ldr	r0, [pc, #484]	@ (8002e80 <HAL_ADC_Init+0x218>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002c9e:	6891      	ldr	r1, [r2, #8]
 8002ca0:	099b      	lsrs	r3, r3, #6
 8002ca2:	fba0 0303 	umull	r0, r3, r0, r3
 8002ca6:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8002caa:	099b      	lsrs	r3, r3, #6
 8002cac:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8002cb8:	6091      	str	r1, [r2, #8]
 8002cba:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002cbc:	9b01      	ldr	r3, [sp, #4]
 8002cbe:	b12b      	cbz	r3, 8002ccc <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8002cc0:	9b01      	ldr	r3, [sp, #4]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002cc6:	9b01      	ldr	r3, [sp, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f9      	bne.n	8002cc0 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ccc:	6893      	ldr	r3, [r2, #8]
 8002cce:	00d9      	lsls	r1, r3, #3
 8002cd0:	d430      	bmi.n	8002d34 <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002cd4:	f043 0310 	orr.w	r3, r3, #16
 8002cd8:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cda:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002cdc:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cde:	4303      	orrs	r3, r0
 8002ce0:	6623      	str	r3, [r4, #96]	@ 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ce2:	6893      	ldr	r3, [r2, #8]
 8002ce4:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ce8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002cea:	d11c      	bne.n	8002d26 <HAL_ADC_Init+0xbe>
 8002cec:	06db      	lsls	r3, r3, #27
 8002cee:	d41a      	bmi.n	8002d26 <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002cf2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002cf6:	f043 0302 	orr.w	r3, r3, #2
 8002cfa:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cfc:	6893      	ldr	r3, [r2, #8]
 8002cfe:	07dd      	lsls	r5, r3, #31
 8002d00:	d432      	bmi.n	8002d68 <HAL_ADC_Init+0x100>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d02:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002d06:	d017      	beq.n	8002d38 <HAL_ADC_Init+0xd0>
 8002d08:	4b5e      	ldr	r3, [pc, #376]	@ (8002e84 <HAL_ADC_Init+0x21c>)
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d014      	beq.n	8002d38 <HAL_ADC_Init+0xd0>
 8002d0e:	495e      	ldr	r1, [pc, #376]	@ (8002e88 <HAL_ADC_Init+0x220>)
 8002d10:	4b5e      	ldr	r3, [pc, #376]	@ (8002e8c <HAL_ADC_Init+0x224>)
 8002d12:	6889      	ldr	r1, [r1, #8]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	430b      	orrs	r3, r1
 8002d18:	495d      	ldr	r1, [pc, #372]	@ (8002e90 <HAL_ADC_Init+0x228>)
 8002d1a:	6889      	ldr	r1, [r1, #8]
 8002d1c:	430b      	orrs	r3, r1
 8002d1e:	07d9      	lsls	r1, r3, #31
 8002d20:	d422      	bmi.n	8002d68 <HAL_ADC_Init+0x100>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d22:	495c      	ldr	r1, [pc, #368]	@ (8002e94 <HAL_ADC_Init+0x22c>)
 8002d24:	e01a      	b.n	8002d5c <HAL_ADC_Init+0xf4>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d26:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d28:	f043 0310 	orr.w	r3, r3, #16
 8002d2c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8002d2e:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002d30:	b003      	add	sp, #12
 8002d32:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d34:	2000      	movs	r0, #0
 8002d36:	e7d4      	b.n	8002ce2 <HAL_ADC_Init+0x7a>
 8002d38:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8002d3c:	4b51      	ldr	r3, [pc, #324]	@ (8002e84 <HAL_ADC_Init+0x21c>)
 8002d3e:	688d      	ldr	r5, [r1, #8]
 8002d40:	6899      	ldr	r1, [r3, #8]
 8002d42:	07c9      	lsls	r1, r1, #31
 8002d44:	d410      	bmi.n	8002d68 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d46:	07ed      	lsls	r5, r5, #31
 8002d48:	d40e      	bmi.n	8002d68 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d4a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002d4e:	f000 8092 	beq.w	8002e76 <HAL_ADC_Init+0x20e>
 8002d52:	4950      	ldr	r1, [pc, #320]	@ (8002e94 <HAL_ADC_Init+0x22c>)
 8002d54:	4d50      	ldr	r5, [pc, #320]	@ (8002e98 <HAL_ADC_Init+0x230>)
 8002d56:	429a      	cmp	r2, r3
 8002d58:	bf08      	it	eq
 8002d5a:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d5c:	688b      	ldr	r3, [r1, #8]
 8002d5e:	6865      	ldr	r5, [r4, #4]
 8002d60:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8002d64:	432b      	orrs	r3, r5
 8002d66:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8002d68:	68e5      	ldr	r5, [r4, #12]
 8002d6a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d6c:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8002d70:	432b      	orrs	r3, r5
 8002d72:	68a5      	ldr	r5, [r4, #8]
 8002d74:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d76:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d78:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8002d7a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d82:	d04e      	beq.n	8002e22 <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d84:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002d86:	b121      	cbz	r1, 8002d92 <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8002d88:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d8a:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002d8e:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d90:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d92:	68d5      	ldr	r5, [r2, #12]
 8002d94:	4941      	ldr	r1, [pc, #260]	@ (8002e9c <HAL_ADC_Init+0x234>)
 8002d96:	4029      	ands	r1, r5
 8002d98:	4319      	orrs	r1, r3
 8002d9a:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002d9c:	6913      	ldr	r3, [r2, #16]
 8002d9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002da0:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8002da4:	430b      	orrs	r3, r1
 8002da6:	6113      	str	r3, [r2, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002da8:	6893      	ldr	r3, [r2, #8]
 8002daa:	071b      	lsls	r3, r3, #28
 8002dac:	d424      	bmi.n	8002df8 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dae:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002db0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002db4:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002db6:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dba:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dbc:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dc0:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dc4:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8002dc6:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dc8:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002dca:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8002dcc:	2900      	cmp	r1, #0
 8002dce:	d035      	beq.n	8002e3c <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002dd6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8002dda:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002dde:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de2:	430b      	orrs	r3, r1
 8002de4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8002de8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d031      	beq.n	8002e54 <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002df0:	6913      	ldr	r3, [r2, #16]
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002df8:	6963      	ldr	r3, [r4, #20]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d016      	beq.n	8002e2c <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002dfe:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002e00:	f023 030f 	bic.w	r3, r3, #15
 8002e04:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e06:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002e08:	f023 0303 	bic.w	r3, r3, #3
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8002e12:	b003      	add	sp, #12
 8002e14:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002e16:	f7ff fd07 	bl	8002828 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002e1a:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8002e1c:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8002e20:	e72d      	b.n	8002c7e <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e22:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002e24:	3901      	subs	r1, #1
 8002e26:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002e2a:	e7ab      	b.n	8002d84 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e2c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002e2e:	6a23      	ldr	r3, [r4, #32]
 8002e30:	f021 010f 	bic.w	r1, r1, #15
 8002e34:	3b01      	subs	r3, #1
 8002e36:	430b      	orrs	r3, r1
 8002e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e3a:	e7e4      	b.n	8002e06 <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e40:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e42:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8002e46:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e4a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e4e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002e52:	e7c9      	b.n	8002de8 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e54:	6911      	ldr	r1, [r2, #16]
 8002e56:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e58:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002e5a:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8002e5e:	f021 0104 	bic.w	r1, r1, #4
 8002e62:	432b      	orrs	r3, r5
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	6113      	str	r3, [r2, #16]
 8002e74:	e7c0      	b.n	8002df8 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e76:	4908      	ldr	r1, [pc, #32]	@ (8002e98 <HAL_ADC_Init+0x230>)
 8002e78:	e770      	b.n	8002d5c <HAL_ADC_Init+0xf4>
 8002e7a:	bf00      	nop
 8002e7c:	2000000c 	.word	0x2000000c
 8002e80:	053e2d63 	.word	0x053e2d63
 8002e84:	50000100 	.word	0x50000100
 8002e88:	50000400 	.word	0x50000400
 8002e8c:	50000500 	.word	0x50000500
 8002e90:	50000600 	.word	0x50000600
 8002e94:	50000700 	.word	0x50000700
 8002e98:	50000300 	.word	0x50000300
 8002e9c:	fff04007 	.word	0xfff04007

08002ea0 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop

08002ea4 <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop

08002ea8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002eaa:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002eac:	f7ff fffa 	bl	8002ea4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002eb0:	bd08      	pop	{r3, pc}
 8002eb2:	bf00      	nop

08002eb4 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eb8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002eba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ebc:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8002ec0:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ec2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002ec4:	d11d      	bne.n	8002f02 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002ec6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ec8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ecc:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002ece:	680a      	ldr	r2, [r1, #0]
 8002ed0:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ed4:	68ca      	ldr	r2, [r1, #12]
 8002ed6:	d01b      	beq.n	8002f10 <ADC_DMAConvCplt+0x58>
 8002ed8:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8002edc:	d10d      	bne.n	8002efa <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002ede:	68ca      	ldr	r2, [r1, #12]
 8002ee0:	0494      	lsls	r4, r2, #18
 8002ee2:	d40a      	bmi.n	8002efa <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ee4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ee6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eea:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002eec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002eee:	04d1      	lsls	r1, r2, #19
 8002ef0:	d403      	bmi.n	8002efa <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ef2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ef4:	f042 0201 	orr.w	r2, r2, #1
 8002ef8:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ffd0 	bl	8002ea0 <HAL_ADC_ConvCpltCallback>
}
 8002f00:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f02:	06d2      	lsls	r2, r2, #27
 8002f04:	d40a      	bmi.n	8002f1c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002f10:	0790      	lsls	r0, r2, #30
 8002f12:	d5e7      	bpl.n	8002ee4 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ffc3 	bl	8002ea0 <HAL_ADC_ConvCpltCallback>
 8002f1a:	e7f1      	b.n	8002f00 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ffc9 	bl	8002eb4 <HAL_ADC_ErrorCallback>
}
 8002f22:	bd10      	pop	{r4, pc}

08002f24 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f24:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002f26:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f28:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8002f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f2e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002f30:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002f32:	f043 0304 	orr.w	r3, r3, #4
 8002f36:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f38:	f7ff ffbc 	bl	8002eb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f3c:	bd08      	pop	{r3, pc}
 8002f3e:	bf00      	nop

08002f40 <HAL_ADC_ConfigChannel>:
{
 8002f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8002f44:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8002f48:	b082      	sub	sp, #8
 8002f4a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002f4c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002f4e:	f04f 0000 	mov.w	r0, #0
 8002f52:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002f54:	f000 811e 	beq.w	8003194 <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f58:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f60:	6894      	ldr	r4, [r2, #8]
 8002f62:	0764      	lsls	r4, r4, #29
 8002f64:	d467      	bmi.n	8003036 <HAL_ADC_ConfigChannel+0xf6>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002f66:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002f68:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8002f6c:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002f70:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8002f74:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002f76:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8002f7a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002f7e:	f854 500e 	ldr.w	r5, [r4, lr]
 8002f82:	261f      	movs	r6, #31
 8002f84:	fa00 f00c 	lsl.w	r0, r0, ip
 8002f88:	fa06 fc0c 	lsl.w	ip, r6, ip
 8002f8c:	ea25 0c0c 	bic.w	ip, r5, ip
 8002f90:	ea40 000c 	orr.w	r0, r0, ip
 8002f94:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f98:	6890      	ldr	r0, [r2, #8]
 8002f9a:	0747      	lsls	r7, r0, #29
 8002f9c:	d555      	bpl.n	800304a <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f9e:	6890      	ldr	r0, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002fa0:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fa2:	6894      	ldr	r4, [r2, #8]
 8002fa4:	07e5      	lsls	r5, r4, #31
 8002fa6:	d412      	bmi.n	8002fce <HAL_ADC_ConfigChannel+0x8e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002fa8:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002faa:	4cba      	ldr	r4, [pc, #744]	@ (8003294 <HAL_ADC_ConfigChannel+0x354>)
 8002fac:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8002fb0:	f006 0718 	and.w	r7, r6, #24
 8002fb4:	40fc      	lsrs	r4, r7
 8002fb6:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8002fba:	4004      	ands	r4, r0
 8002fbc:	ea25 0507 	bic.w	r5, r5, r7
 8002fc0:	432c      	orrs	r4, r5
 8002fc2:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002fc6:	4cb4      	ldr	r4, [pc, #720]	@ (8003298 <HAL_ADC_ConfigChannel+0x358>)
 8002fc8:	42a6      	cmp	r6, r4
 8002fca:	f000 8090 	beq.w	80030ee <HAL_ADC_ConfigChannel+0x1ae>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fce:	49b3      	ldr	r1, [pc, #716]	@ (800329c <HAL_ADC_ConfigChannel+0x35c>)
 8002fd0:	4208      	tst	r0, r1
 8002fd2:	d02e      	beq.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fd4:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002fd8:	f000 80da 	beq.w	8003190 <HAL_ADC_ConfigChannel+0x250>
 8002fdc:	4db0      	ldr	r5, [pc, #704]	@ (80032a0 <HAL_ADC_ConfigChannel+0x360>)
 8002fde:	49b1      	ldr	r1, [pc, #708]	@ (80032a4 <HAL_ADC_ConfigChannel+0x364>)
 8002fe0:	4cb1      	ldr	r4, [pc, #708]	@ (80032a8 <HAL_ADC_ConfigChannel+0x368>)
 8002fe2:	42aa      	cmp	r2, r5
 8002fe4:	bf08      	it	eq
 8002fe6:	4621      	moveq	r1, r4
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002fe8:	4cb0      	ldr	r4, [pc, #704]	@ (80032ac <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002fea:	6889      	ldr	r1, [r1, #8]
 8002fec:	42a0      	cmp	r0, r4
 8002fee:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 8002ff2:	f000 80d3 	beq.w	800319c <HAL_ADC_ConfigChannel+0x25c>
 8002ff6:	4cae      	ldr	r4, [pc, #696]	@ (80032b0 <HAL_ADC_ConfigChannel+0x370>)
 8002ff8:	42a0      	cmp	r0, r4
 8002ffa:	f000 80cf 	beq.w	800319c <HAL_ADC_ConfigChannel+0x25c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ffe:	4cad      	ldr	r4, [pc, #692]	@ (80032b4 <HAL_ADC_ConfigChannel+0x374>)
 8003000:	42a0      	cmp	r0, r4
 8003002:	f000 80f4 	beq.w	80031ee <HAL_ADC_ConfigChannel+0x2ae>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003006:	4cac      	ldr	r4, [pc, #688]	@ (80032b8 <HAL_ADC_ConfigChannel+0x378>)
 8003008:	42a0      	cmp	r0, r4
 800300a:	d112      	bne.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800300c:	0249      	lsls	r1, r1, #9
 800300e:	d410      	bmi.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003010:	49a3      	ldr	r1, [pc, #652]	@ (80032a0 <HAL_ADC_ConfigChannel+0x360>)
 8003012:	428a      	cmp	r2, r1
 8003014:	d00d      	beq.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003016:	48a4      	ldr	r0, [pc, #656]	@ (80032a8 <HAL_ADC_ConfigChannel+0x368>)
 8003018:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 800301c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003020:	bf08      	it	eq
 8003022:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003024:	688a      	ldr	r2, [r1, #8]
 8003026:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800302a:	432a      	orrs	r2, r5
 800302c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003030:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003032:	2000      	movs	r0, #0
 8003034:	e003      	b.n	800303e <HAL_ADC_ConfigChannel+0xfe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003036:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003038:	f042 0220 	orr.w	r2, r2, #32
 800303c:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8003044:	b002      	add	sp, #8
 8003046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800304a:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800304c:	6808      	ldr	r0, [r1, #0]
 800304e:	0726      	lsls	r6, r4, #28
 8003050:	d4a7      	bmi.n	8002fa2 <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003052:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8003054:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8003058:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800305a:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 800305c:	40b4      	lsls	r4, r6
 800305e:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003062:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8003066:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800306a:	f102 0714 	add.w	r7, r2, #20
 800306e:	f000 812d 	beq.w	80032cc <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 8003072:	40b5      	lsls	r5, r6
 8003074:	583e      	ldr	r6, [r7, r0]
 8003076:	4034      	ands	r4, r6
 8003078:	432c      	orrs	r4, r5
 800307a:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800307c:	6950      	ldr	r0, [r2, #20]
 800307e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003082:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003084:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003088:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800308a:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800308c:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800308e:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003092:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003094:	f000 80d6 	beq.w	8003244 <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003098:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 800309c:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 800309e:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80030a2:	40b5      	lsls	r5, r6
 80030a4:	4e85      	ldr	r6, [pc, #532]	@ (80032bc <HAL_ADC_ConfigChannel+0x37c>)
 80030a6:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80030aa:	ea0c 0606 	and.w	r6, ip, r6
 80030ae:	4306      	orrs	r6, r0
 80030b0:	4335      	orrs	r5, r6
 80030b2:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 80030b6:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030ba:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80030bc:	698e      	ldr	r6, [r1, #24]
 80030be:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80030c2:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80030c6:	4330      	orrs	r0, r6
 80030c8:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030cc:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80030ce:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80030d0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80030d4:	f1a5 0501 	sub.w	r5, r5, #1
 80030d8:	fab5 f585 	clz	r5, r5
 80030dc:	096d      	lsrs	r5, r5, #5
 80030de:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 80030e2:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 80030e6:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030ea:	6808      	ldr	r0, [r1, #0]
}
 80030ec:	e759      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030ee:	2f00      	cmp	r7, #0
 80030f0:	f000 8092 	beq.w	8003218 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80030f8:	2c00      	cmp	r4, #0
 80030fa:	f000 80ef 	beq.w	80032dc <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 80030fe:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003102:	3401      	adds	r4, #1
 8003104:	f004 041f 	and.w	r4, r4, #31
 8003108:	2c09      	cmp	r4, #9
 800310a:	f240 80e7 	bls.w	80032dc <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003112:	2c00      	cmp	r4, #0
 8003114:	f000 8186 	beq.w	8003424 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003118:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800311c:	3401      	adds	r4, #1
 800311e:	06a4      	lsls	r4, r4, #26
 8003120:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003124:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003128:	2d00      	cmp	r5, #0
 800312a:	f000 8180 	beq.w	800342e <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 800312e:	fab5 f585 	clz	r5, r5
 8003132:	3501      	adds	r5, #1
 8003134:	f005 051f 	and.w	r5, r5, #31
 8003138:	2601      	movs	r6, #1
 800313a:	fa06 f505 	lsl.w	r5, r6, r5
 800313e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003140:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003144:	2800      	cmp	r0, #0
 8003146:	f000 8170 	beq.w	800342a <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 800314a:	fab0 f080 	clz	r0, r0
 800314e:	1c45      	adds	r5, r0, #1
 8003150:	f005 051f 	and.w	r5, r5, #31
 8003154:	2003      	movs	r0, #3
 8003156:	f06f 061d 	mvn.w	r6, #29
 800315a:	fb10 6005 	smlabb	r0, r0, r5, r6
 800315e:	0500      	lsls	r0, r0, #20
 8003160:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003164:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003166:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8003168:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800316a:	f005 0504 	and.w	r5, r5, #4
 800316e:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8003172:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8003176:	fa04 f700 	lsl.w	r7, r4, r0
 800317a:	f04f 0c07 	mov.w	ip, #7
 800317e:	5974      	ldr	r4, [r6, r5]
 8003180:	fa0c f000 	lsl.w	r0, ip, r0
 8003184:	ea24 0000 	bic.w	r0, r4, r0
 8003188:	4338      	orrs	r0, r7
 800318a:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800318c:	6808      	ldr	r0, [r1, #0]
}
 800318e:	e71e      	b.n	8002fce <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003190:	4945      	ldr	r1, [pc, #276]	@ (80032a8 <HAL_ADC_ConfigChannel+0x368>)
 8003192:	e729      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 8003194:	2002      	movs	r0, #2
}
 8003196:	b002      	add	sp, #8
 8003198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800319c:	020c      	lsls	r4, r1, #8
 800319e:	f53f af48 	bmi.w	8003032 <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031a2:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80031a6:	d04b      	beq.n	8003240 <HAL_ADC_ConfigChannel+0x300>
 80031a8:	4945      	ldr	r1, [pc, #276]	@ (80032c0 <HAL_ADC_ConfigChannel+0x380>)
 80031aa:	428a      	cmp	r2, r1
 80031ac:	f47f af41 	bne.w	8003032 <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031b0:	483c      	ldr	r0, [pc, #240]	@ (80032a4 <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031b2:	4a44      	ldr	r2, [pc, #272]	@ (80032c4 <HAL_ADC_ConfigChannel+0x384>)
 80031b4:	4c44      	ldr	r4, [pc, #272]	@ (80032c8 <HAL_ADC_ConfigChannel+0x388>)
 80031b6:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80031b8:	6881      	ldr	r1, [r0, #8]
 80031ba:	0992      	lsrs	r2, r2, #6
 80031bc:	fba4 4202 	umull	r4, r2, r4, r2
 80031c0:	0992      	lsrs	r2, r2, #6
 80031c2:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80031c6:	3201      	adds	r2, #1
 80031c8:	4329      	orrs	r1, r5
 80031ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80031ce:	0092      	lsls	r2, r2, #2
 80031d0:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80031d4:	6081      	str	r1, [r0, #8]
 80031d6:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80031d8:	9a01      	ldr	r2, [sp, #4]
 80031da:	2a00      	cmp	r2, #0
 80031dc:	f43f af29 	beq.w	8003032 <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 80031e0:	9a01      	ldr	r2, [sp, #4]
 80031e2:	3a01      	subs	r2, #1
 80031e4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80031e6:	9a01      	ldr	r2, [sp, #4]
 80031e8:	2a00      	cmp	r2, #0
 80031ea:	d1f9      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x2a0>
 80031ec:	e721      	b.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031ee:	01c8      	lsls	r0, r1, #7
 80031f0:	f53f af1f 	bmi.w	8003032 <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031f4:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80031f8:	f000 810a 	beq.w	8003410 <HAL_ADC_ConfigChannel+0x4d0>
 80031fc:	4c28      	ldr	r4, [pc, #160]	@ (80032a0 <HAL_ADC_ConfigChannel+0x360>)
 80031fe:	4929      	ldr	r1, [pc, #164]	@ (80032a4 <HAL_ADC_ConfigChannel+0x364>)
 8003200:	4829      	ldr	r0, [pc, #164]	@ (80032a8 <HAL_ADC_ConfigChannel+0x368>)
 8003202:	42a2      	cmp	r2, r4
 8003204:	bf08      	it	eq
 8003206:	4601      	moveq	r1, r0
 8003208:	688a      	ldr	r2, [r1, #8]
 800320a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800320e:	432a      	orrs	r2, r5
 8003210:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003214:	608a      	str	r2, [r1, #8]
}
 8003216:	e70c      	b.n	8003032 <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003218:	0e80      	lsrs	r0, r0, #26
 800321a:	3001      	adds	r0, #1
 800321c:	f000 051f 	and.w	r5, r0, #31
 8003220:	2401      	movs	r4, #1
 8003222:	0680      	lsls	r0, r0, #26
 8003224:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003228:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800322a:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800322c:	ea44 0400 	orr.w	r4, r4, r0
 8003230:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003234:	d977      	bls.n	8003326 <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003236:	381e      	subs	r0, #30
 8003238:	0500      	lsls	r0, r0, #20
 800323a:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 800323e:	e791      	b.n	8003164 <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003240:	4819      	ldr	r0, [pc, #100]	@ (80032a8 <HAL_ADC_ConfigChannel+0x368>)
 8003242:	e7b6      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003244:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8003246:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003248:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800324c:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003250:	2e00      	cmp	r6, #0
 8003252:	d16a      	bne.n	800332a <HAL_ADC_ConfigChannel+0x3ea>
 8003254:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003258:	4285      	cmp	r5, r0
 800325a:	f000 8097 	beq.w	800338c <HAL_ADC_ConfigChannel+0x44c>
 800325e:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8003260:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003262:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003266:	4285      	cmp	r5, r0
 8003268:	f000 80a2 	beq.w	80033b0 <HAL_ADC_ConfigChannel+0x470>
 800326c:	68a5      	ldr	r5, [r4, #8]
 800326e:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003270:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003274:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003278:	4285      	cmp	r5, r0
 800327a:	f000 80ae 	beq.w	80033da <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800327e:	68e5      	ldr	r5, [r4, #12]
 8003280:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003282:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003286:	f3c5 6484 	ubfx	r4, r5, #26, #5
 800328a:	42a0      	cmp	r0, r4
 800328c:	f000 80ba 	beq.w	8003404 <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003290:	4660      	mov	r0, ip
 8003292:	e686      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x62>
 8003294:	0007ffff 	.word	0x0007ffff
 8003298:	407f0000 	.word	0x407f0000
 800329c:	80080000 	.word	0x80080000
 80032a0:	50000100 	.word	0x50000100
 80032a4:	50000700 	.word	0x50000700
 80032a8:	50000300 	.word	0x50000300
 80032ac:	c3210000 	.word	0xc3210000
 80032b0:	90c00010 	.word	0x90c00010
 80032b4:	c7520000 	.word	0xc7520000
 80032b8:	cb840000 	.word	0xcb840000
 80032bc:	03fff000 	.word	0x03fff000
 80032c0:	50000600 	.word	0x50000600
 80032c4:	2000000c 	.word	0x2000000c
 80032c8:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 80032cc:	583d      	ldr	r5, [r7, r0]
 80032ce:	402c      	ands	r4, r5
 80032d0:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80032d2:	6950      	ldr	r0, [r2, #20]
 80032d4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80032d8:	6150      	str	r0, [r2, #20]
}
 80032da:	e6d3      	b.n	8003084 <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032dc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80032e0:	2c00      	cmp	r4, #0
 80032e2:	f000 8099 	beq.w	8003418 <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 80032e6:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032ea:	3401      	adds	r4, #1
 80032ec:	06a4      	lsls	r4, r4, #26
 80032ee:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	f000 808c 	beq.w	8003414 <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80032fc:	fab5 f585 	clz	r5, r5
 8003300:	3501      	adds	r5, #1
 8003302:	f005 051f 	and.w	r5, r5, #31
 8003306:	2601      	movs	r6, #1
 8003308:	fa06 f505 	lsl.w	r5, r6, r5
 800330c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003312:	2800      	cmp	r0, #0
 8003314:	f000 8083 	beq.w	800341e <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 8003318:	fab0 f080 	clz	r0, r0
 800331c:	3001      	adds	r0, #1
 800331e:	f000 001f 	and.w	r0, r0, #31
 8003322:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003326:	0500      	lsls	r0, r0, #20
 8003328:	e71c      	b.n	8003164 <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332a:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 800332e:	b11e      	cbz	r6, 8003338 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8003330:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003334:	42b5      	cmp	r5, r6
 8003336:	d029      	beq.n	800338c <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003338:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 800333a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800333c:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003344:	f104 0708 	add.w	r7, r4, #8
 8003348:	46be      	mov	lr, r7
  if (value == 0U)
 800334a:	b11e      	cbz	r6, 8003354 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800334c:	fab6 f686 	clz	r6, r6
 8003350:	42ae      	cmp	r6, r5
 8003352:	d02f      	beq.n	80033b4 <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003354:	68a5      	ldr	r5, [r4, #8]
 8003356:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003358:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003360:	f104 060c 	add.w	r6, r4, #12
 8003364:	46b0      	mov	r8, r6
  if (value == 0U)
 8003366:	f1be 0f00 	cmp.w	lr, #0
 800336a:	d003      	beq.n	8003374 <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 800336c:	fabe fe8e 	clz	lr, lr
 8003370:	45ae      	cmp	lr, r5
 8003372:	d034      	beq.n	80033de <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003374:	68e5      	ldr	r5, [r4, #12]
 8003376:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003378:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337c:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8003380:	2d00      	cmp	r5, #0
 8003382:	f43f ae0e 	beq.w	8002fa2 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8003386:	fab5 f085 	clz	r0, r5
 800338a:	e77e      	b.n	800328a <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 800338c:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800338e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003392:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003394:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003398:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800339a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 800339c:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033a0:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033a4:	4660      	mov	r0, ip
 80033a6:	2e00      	cmp	r6, #0
 80033a8:	d1ca      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x400>
 80033aa:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80033ae:	e75a      	b.n	8003266 <HAL_ADC_ConfigChannel+0x326>
 80033b0:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 80033b4:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80033b6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80033ba:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033bc:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80033c0:	68a0      	ldr	r0, [r4, #8]
 80033c2:	68a5      	ldr	r5, [r4, #8]
 80033c4:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033c8:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033ca:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033ce:	4660      	mov	r0, ip
 80033d0:	2e00      	cmp	r6, #0
 80033d2:	d1c3      	bne.n	800335c <HAL_ADC_ConfigChannel+0x41c>
 80033d4:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80033d8:	e74e      	b.n	8003278 <HAL_ADC_ConfigChannel+0x338>
 80033da:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80033de:	6838      	ldr	r0, [r7, #0]
 80033e0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80033e4:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033e6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80033ea:	68e0      	ldr	r0, [r4, #12]
 80033ec:	68e4      	ldr	r4, [r4, #12]
 80033ee:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033f2:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033f4:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033f8:	4660      	mov	r0, ip
 80033fa:	2d00      	cmp	r5, #0
 80033fc:	d1be      	bne.n	800337c <HAL_ADC_ConfigChannel+0x43c>
 80033fe:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8003402:	e742      	b.n	800328a <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 8003404:	6830      	ldr	r0, [r6, #0]
 8003406:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800340a:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800340c:	6808      	ldr	r0, [r1, #0]
}
 800340e:	e5c8      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003410:	4908      	ldr	r1, [pc, #32]	@ (8003434 <HAL_ADC_ConfigChannel+0x4f4>)
 8003412:	e6f9      	b.n	8003208 <HAL_ADC_ConfigChannel+0x2c8>
 8003414:	2502      	movs	r5, #2
 8003416:	e779      	b.n	800330c <HAL_ADC_ConfigChannel+0x3cc>
 8003418:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 800341c:	e769      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x3b2>
 800341e:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8003422:	e69f      	b.n	8003164 <HAL_ADC_ConfigChannel+0x224>
 8003424:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8003428:	e67c      	b.n	8003124 <HAL_ADC_ConfigChannel+0x1e4>
 800342a:	4803      	ldr	r0, [pc, #12]	@ (8003438 <HAL_ADC_ConfigChannel+0x4f8>)
 800342c:	e69a      	b.n	8003164 <HAL_ADC_ConfigChannel+0x224>
 800342e:	2502      	movs	r5, #2
 8003430:	e685      	b.n	800313e <HAL_ADC_ConfigChannel+0x1fe>
 8003432:	bf00      	nop
 8003434:	50000300 	.word	0x50000300
 8003438:	fe500000 	.word	0xfe500000

0800343c <ADC_Enable>:
{
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003440:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003442:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8003444:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	07d2      	lsls	r2, r2, #31
 800344a:	d434      	bmi.n	80034b6 <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800344c:	6899      	ldr	r1, [r3, #8]
 800344e:	4a2d      	ldr	r2, [pc, #180]	@ (8003504 <ADC_Enable+0xc8>)
 8003450:	4211      	tst	r1, r2
 8003452:	4604      	mov	r4, r0
 8003454:	d132      	bne.n	80034bc <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800345c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003460:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003464:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003468:	609a      	str	r2, [r3, #8]
 800346a:	d048      	beq.n	80034fe <ADC_Enable+0xc2>
 800346c:	4826      	ldr	r0, [pc, #152]	@ (8003508 <ADC_Enable+0xcc>)
 800346e:	4a27      	ldr	r2, [pc, #156]	@ (800350c <ADC_Enable+0xd0>)
 8003470:	4927      	ldr	r1, [pc, #156]	@ (8003510 <ADC_Enable+0xd4>)
 8003472:	4283      	cmp	r3, r0
 8003474:	bf08      	it	eq
 8003476:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003478:	6893      	ldr	r3, [r2, #8]
 800347a:	021b      	lsls	r3, r3, #8
 800347c:	d429      	bmi.n	80034d2 <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 800347e:	f7ff fbdb 	bl	8002c38 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8003488:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800348a:	d414      	bmi.n	80034b6 <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 800348c:	4e21      	ldr	r6, [pc, #132]	@ (8003514 <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	07d0      	lsls	r0, r2, #31
 8003492:	d404      	bmi.n	800349e <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	4032      	ands	r2, r6
 8003498:	f042 0201 	orr.w	r2, r2, #1
 800349c:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800349e:	f7ff fbcb 	bl	8002c38 <HAL_GetTick>
 80034a2:	1b43      	subs	r3, r0, r5
 80034a4:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034a6:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034a8:	d902      	bls.n	80034b0 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	07d1      	lsls	r1, r2, #31
 80034ae:	d505      	bpl.n	80034bc <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	07d2      	lsls	r2, r2, #31
 80034b4:	d5eb      	bpl.n	800348e <ADC_Enable+0x52>
  return HAL_OK;
 80034b6:	2000      	movs	r0, #0
}
 80034b8:	b002      	add	sp, #8
 80034ba:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034bc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80034be:	f043 0310 	orr.w	r3, r3, #16
 80034c2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 80034c6:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6623      	str	r3, [r4, #96]	@ 0x60
}
 80034ce:	b002      	add	sp, #8
 80034d0:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034d2:	4b11      	ldr	r3, [pc, #68]	@ (8003518 <ADC_Enable+0xdc>)
 80034d4:	4a11      	ldr	r2, [pc, #68]	@ (800351c <ADC_Enable+0xe0>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	099b      	lsrs	r3, r3, #6
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	099b      	lsrs	r3, r3, #6
 80034e0:	3301      	adds	r3, #1
 80034e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80034ea:	9b01      	ldr	r3, [sp, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0c6      	beq.n	800347e <ADC_Enable+0x42>
        wait_loop_index--;
 80034f0:	9b01      	ldr	r3, [sp, #4]
 80034f2:	3b01      	subs	r3, #1
 80034f4:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80034f6:	9b01      	ldr	r3, [sp, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1f9      	bne.n	80034f0 <ADC_Enable+0xb4>
 80034fc:	e7bf      	b.n	800347e <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034fe:	4a04      	ldr	r2, [pc, #16]	@ (8003510 <ADC_Enable+0xd4>)
 8003500:	e7ba      	b.n	8003478 <ADC_Enable+0x3c>
 8003502:	bf00      	nop
 8003504:	8000003f 	.word	0x8000003f
 8003508:	50000100 	.word	0x50000100
 800350c:	50000700 	.word	0x50000700
 8003510:	50000300 	.word	0x50000300
 8003514:	7fffffc0 	.word	0x7fffffc0
 8003518:	2000000c 	.word	0x2000000c
 800351c:	053e2d63 	.word	0x053e2d63

08003520 <HAL_ADC_Start_DMA>:
{
 8003520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003524:	6805      	ldr	r5, [r0, #0]
 8003526:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 800352a:	4604      	mov	r4, r0
 800352c:	460e      	mov	r6, r1
 800352e:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003530:	d022      	beq.n	8003578 <HAL_ADC_Start_DMA+0x58>
 8003532:	4a39      	ldr	r2, [pc, #228]	@ (8003618 <HAL_ADC_Start_DMA+0xf8>)
 8003534:	4839      	ldr	r0, [pc, #228]	@ (800361c <HAL_ADC_Start_DMA+0xfc>)
 8003536:	4b3a      	ldr	r3, [pc, #232]	@ (8003620 <HAL_ADC_Start_DMA+0x100>)
 8003538:	4295      	cmp	r5, r2
 800353a:	bf08      	it	eq
 800353c:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800353e:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003540:	68ab      	ldr	r3, [r5, #8]
 8003542:	075b      	lsls	r3, r3, #29
 8003544:	d415      	bmi.n	8003572 <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8003546:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 800354a:	2b01      	cmp	r3, #1
 800354c:	d011      	beq.n	8003572 <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800354e:	4b35      	ldr	r3, [pc, #212]	@ (8003624 <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8003550:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003552:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003554:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8003558:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800355c:	d00e      	beq.n	800357c <HAL_ADC_Start_DMA+0x5c>
 800355e:	f240 2321 	movw	r3, #545	@ 0x221
 8003562:	fa23 f308 	lsr.w	r3, r3, r8
 8003566:	4003      	ands	r3, r0
 8003568:	d108      	bne.n	800357c <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 800356a:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 800356e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8003572:	2002      	movs	r0, #2
}
 8003574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003578:	4829      	ldr	r0, [pc, #164]	@ (8003620 <HAL_ADC_Start_DMA+0x100>)
 800357a:	e7e0      	b.n	800353e <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 800357c:	4620      	mov	r0, r4
 800357e:	f7ff ff5d 	bl	800343c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003582:	2800      	cmp	r0, #0
 8003584:	d13f      	bne.n	8003606 <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8003586:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003588:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 800358a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800358e:	f023 0301 	bic.w	r3, r3, #1
 8003592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003596:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003598:	4b1f      	ldr	r3, [pc, #124]	@ (8003618 <HAL_ADC_Start_DMA+0xf8>)
 800359a:	4299      	cmp	r1, r3
 800359c:	d038      	beq.n	8003610 <HAL_ADC_Start_DMA+0xf0>
 800359e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80035a2:	4299      	cmp	r1, r3
 80035a4:	d034      	beq.n	8003610 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035a6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80035a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035ac:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80035ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035b0:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80035b2:	4d1d      	ldr	r5, [pc, #116]	@ (8003628 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80035b4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035b8:	bf1c      	itt	ne
 80035ba:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 80035bc:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80035c0:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035c2:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035c4:	4d19      	ldr	r5, [pc, #100]	@ (800362c <HAL_ADC_Start_DMA+0x10c>)
 80035c6:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035c8:	4d19      	ldr	r5, [pc, #100]	@ (8003630 <HAL_ADC_Start_DMA+0x110>)
 80035ca:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035cc:	251c      	movs	r5, #28
 80035ce:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 80035d0:	2500      	movs	r5, #0
 80035d2:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035d6:	684d      	ldr	r5, [r1, #4]
 80035d8:	f045 0510 	orr.w	r5, r5, #16
 80035dc:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80035de:	68cd      	ldr	r5, [r1, #12]
 80035e0:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035e4:	463b      	mov	r3, r7
 80035e6:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80035e8:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035ea:	3140      	adds	r1, #64	@ 0x40
 80035ec:	f000 f9b2 	bl	8003954 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80035f0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80035f2:	6893      	ldr	r3, [r2, #8]
 80035f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035fc:	f043 0304 	orr.w	r3, r3, #4
 8003600:	6093      	str	r3, [r2, #8]
}
 8003602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8003606:	2300      	movs	r3, #0
 8003608:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 800360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003610:	f1b8 0f00 	cmp.w	r8, #0
 8003614:	d1cb      	bne.n	80035ae <HAL_ADC_Start_DMA+0x8e>
 8003616:	e7c6      	b.n	80035a6 <HAL_ADC_Start_DMA+0x86>
 8003618:	50000100 	.word	0x50000100
 800361c:	50000700 	.word	0x50000700
 8003620:	50000300 	.word	0x50000300
 8003624:	50000600 	.word	0x50000600
 8003628:	08002eb9 	.word	0x08002eb9
 800362c:	08002ea9 	.word	0x08002ea9
 8003630:	08002f25 	.word	0x08002f25

08003634 <ADC_Disable>:
{
 8003634:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003636:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	0795      	lsls	r5, r2, #30
 800363c:	d502      	bpl.n	8003644 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800363e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003640:	2000      	movs	r0, #0
}
 8003642:	bd38      	pop	{r3, r4, r5, pc}
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	07d4      	lsls	r4, r2, #31
 8003648:	d5fa      	bpl.n	8003640 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	f002 020d 	and.w	r2, r2, #13
 8003650:	2a01      	cmp	r2, #1
 8003652:	4604      	mov	r4, r0
 8003654:	d009      	beq.n	800366a <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003656:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003658:	f043 0310 	orr.w	r3, r3, #16
 800365c:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800365e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003660:	f043 0301 	orr.w	r3, r3, #1
 8003664:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8003666:	2001      	movs	r0, #1
}
 8003668:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003670:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003674:	2103      	movs	r1, #3
 8003676:	f042 0202 	orr.w	r2, r2, #2
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800367e:	f7ff fadb 	bl	8002c38 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003682:	6823      	ldr	r3, [r4, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8003688:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800368a:	d403      	bmi.n	8003694 <ADC_Disable+0x60>
 800368c:	e7d8      	b.n	8003640 <ADC_Disable+0xc>
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	07db      	lsls	r3, r3, #31
 8003692:	d5d5      	bpl.n	8003640 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003694:	f7ff fad0 	bl	8002c38 <HAL_GetTick>
 8003698:	1b40      	subs	r0, r0, r5
 800369a:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800369c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800369e:	d9f6      	bls.n	800368e <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036a0:	689a      	ldr	r2, [r3, #8]
 80036a2:	07d2      	lsls	r2, r2, #31
 80036a4:	d5f3      	bpl.n	800368e <ADC_Disable+0x5a>
 80036a6:	e7d6      	b.n	8003656 <ADC_Disable+0x22>

080036a8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80036a8:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036aa:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 80036ae:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80036b0:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80036b2:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 80036b4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80036b6:	d03f      	beq.n	8003738 <HAL_ADCEx_Calibration_Start+0x90>
 80036b8:	2301      	movs	r3, #1
 80036ba:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80036be:	4604      	mov	r4, r0
 80036c0:	460d      	mov	r5, r1
 80036c2:	f7ff ffb7 	bl	8003634 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036c6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
  if (tmp_hal_status == HAL_OK)
 80036c8:	b9e8      	cbnz	r0, 8003706 <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 80036ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036ce:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80036d2:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80036d4:	f043 0302 	orr.w	r3, r3, #2
 80036d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 80036da:	6893      	ldr	r3, [r2, #8]
 80036dc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80036e0:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 80036e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036e8:	430b      	orrs	r3, r1
 80036ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036ee:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036f0:	6893      	ldr	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80036f2:	4913      	ldr	r1, [pc, #76]	@ (8003740 <HAL_ADCEx_Calibration_Start+0x98>)
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	db0e      	blt.n	8003716 <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036f8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80036fa:	f023 0303 	bic.w	r3, r3, #3
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003704:	e002      	b.n	800370c <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003706:	f043 0310 	orr.w	r3, r3, #16
 800370a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800370c:	2300      	movs	r3, #0
 800370e:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003712:	b003      	add	sp, #12
 8003714:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8003716:	9b01      	ldr	r3, [sp, #4]
 8003718:	3301      	adds	r3, #1
 800371a:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800371c:	9b01      	ldr	r3, [sp, #4]
 800371e:	428b      	cmp	r3, r1
 8003720:	d9e6      	bls.n	80036f0 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8003722:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003724:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8003728:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 800372a:	f043 0310 	orr.w	r3, r3, #16
 800372e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 8003730:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
        return HAL_ERROR;
 8003734:	2001      	movs	r0, #1
 8003736:	e7ec      	b.n	8003712 <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8003738:	2002      	movs	r0, #2
}
 800373a:	b003      	add	sp, #12
 800373c:	bd30      	pop	{r4, r5, pc}
 800373e:	bf00      	nop
 8003740:	0004de01 	.word	0x0004de01

08003744 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003744:	4907      	ldr	r1, [pc, #28]	@ (8003764 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003746:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003748:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800374a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800374e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003752:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003754:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003756:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800375a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800375e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003768:	4b1b      	ldr	r3, [pc, #108]	@ (80037d8 <HAL_NVIC_SetPriority+0x70>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003770:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003772:	f1c3 0e07 	rsb	lr, r3, #7
 8003776:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800377e:	bf28      	it	cs
 8003780:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003784:	f1bc 0f06 	cmp.w	ip, #6
 8003788:	d91c      	bls.n	80037c4 <HAL_NVIC_SetPriority+0x5c>
 800378a:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800378e:	f04f 33ff 	mov.w	r3, #4294967295
 8003792:	fa03 f30c 	lsl.w	r3, r3, ip
 8003796:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800379a:	f04f 33ff 	mov.w	r3, #4294967295
 800379e:	fa03 f30e 	lsl.w	r3, r3, lr
 80037a2:	ea21 0303 	bic.w	r3, r1, r3
 80037a6:	fa03 f30c 	lsl.w	r3, r3, ip
 80037aa:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ac:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80037ae:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80037b2:	db0a      	blt.n	80037ca <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80037b8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80037bc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80037c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80037c4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c6:	4694      	mov	ip, r2
 80037c8:	e7e7      	b.n	800379a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ca:	4a04      	ldr	r2, [pc, #16]	@ (80037dc <HAL_NVIC_SetPriority+0x74>)
 80037cc:	f000 000f 	and.w	r0, r0, #15
 80037d0:	4402      	add	r2, r0
 80037d2:	7613      	strb	r3, [r2, #24]
 80037d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80037d8:	e000ed00 	.word	0xe000ed00
 80037dc:	e000ecfc 	.word	0xe000ecfc

080037e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80037e0:	2800      	cmp	r0, #0
 80037e2:	db07      	blt.n	80037f4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e4:	4a04      	ldr	r2, [pc, #16]	@ (80037f8 <HAL_NVIC_EnableIRQ+0x18>)
 80037e6:	0941      	lsrs	r1, r0, #5
 80037e8:	2301      	movs	r3, #1
 80037ea:	f000 001f 	and.w	r0, r0, #31
 80037ee:	4083      	lsls	r3, r0
 80037f0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	e000e100 	.word	0xe000e100

080037fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037fc:	3801      	subs	r0, #1
 80037fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003802:	d301      	bcc.n	8003808 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003804:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003806:	4770      	bx	lr
{
 8003808:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800380a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380e:	4c07      	ldr	r4, [pc, #28]	@ (800382c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003810:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003812:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8003816:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800381a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800381c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800381e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003820:	619a      	str	r2, [r3, #24]
}
 8003822:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003826:	6119      	str	r1, [r3, #16]
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	e000ed00 	.word	0xe000ed00

08003830 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003830:	2800      	cmp	r0, #0
 8003832:	d076      	beq.n	8003922 <HAL_DMA_Init+0xf2>
{
 8003834:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003836:	4a3c      	ldr	r2, [pc, #240]	@ (8003928 <HAL_DMA_Init+0xf8>)
 8003838:	6804      	ldr	r4, [r0, #0]
 800383a:	4294      	cmp	r4, r2
 800383c:	4603      	mov	r3, r0
 800383e:	d95c      	bls.n	80038fa <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003840:	493a      	ldr	r1, [pc, #232]	@ (800392c <HAL_DMA_Init+0xfc>)
 8003842:	4a3b      	ldr	r2, [pc, #236]	@ (8003930 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8003844:	483b      	ldr	r0, [pc, #236]	@ (8003934 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003846:	4421      	add	r1, r4
 8003848:	fba2 2101 	umull	r2, r1, r2, r1
 800384c:	0909      	lsrs	r1, r1, #4
 800384e:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003850:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003852:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8003854:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8003858:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800385a:	4e35      	ldr	r6, [pc, #212]	@ (8003930 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800385c:	4f36      	ldr	r7, [pc, #216]	@ (8003938 <HAL_DMA_Init+0x108>)
 800385e:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8003864:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003866:	4302      	orrs	r2, r0
 8003868:	6958      	ldr	r0, [r3, #20]
 800386a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386c:	6998      	ldr	r0, [r3, #24]
 800386e:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8003870:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003872:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003876:	69d8      	ldr	r0, [r3, #28]
 8003878:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800387a:	b2e0      	uxtb	r0, r4
 800387c:	3808      	subs	r0, #8
 800387e:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003882:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003884:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003888:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 800388a:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 800388e:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003890:	4e25      	ldr	r6, [pc, #148]	@ (8003928 <HAL_DMA_Init+0xf8>)
 8003892:	4a2a      	ldr	r2, [pc, #168]	@ (800393c <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003894:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003898:	42b4      	cmp	r4, r6
 800389a:	bf98      	it	ls
 800389c:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800389e:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038a2:	2401      	movs	r4, #1
 80038a4:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038a8:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038aa:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80038ae:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038b2:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80038b4:	649e      	str	r6, [r3, #72]	@ 0x48
 80038b6:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038ba:	d027      	beq.n	800390c <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038bc:	685e      	ldr	r6, [r3, #4]
 80038be:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80038c0:	3e01      	subs	r6, #1
 80038c2:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038c4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038c8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80038cc:	d824      	bhi.n	8003918 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80038ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80038d0:	481c      	ldr	r0, [pc, #112]	@ (8003944 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80038d2:	442a      	add	r2, r5
 80038d4:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80038d6:	3d01      	subs	r5, #1
 80038d8:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80038da:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80038dc:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80038e0:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80038e2:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038e4:	4a18      	ldr	r2, [pc, #96]	@ (8003948 <HAL_DMA_Init+0x118>)
 80038e6:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038e8:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80038ea:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ec:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80038ee:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80038f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80038f6:	bcf0      	pop	{r4, r5, r6, r7}
 80038f8:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80038fa:	4914      	ldr	r1, [pc, #80]	@ (800394c <HAL_DMA_Init+0x11c>)
 80038fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003930 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 80038fe:	4814      	ldr	r0, [pc, #80]	@ (8003950 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003900:	4421      	add	r1, r4
 8003902:	fba2 2101 	umull	r2, r1, r2, r1
 8003906:	0909      	lsrs	r1, r1, #4
 8003908:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 800390a:	e7a1      	b.n	8003850 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800390c:	2400      	movs	r4, #0
 800390e:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003910:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003914:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8003918:	2200      	movs	r2, #0
 800391a:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800391e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003920:	e7e2      	b.n	80038e8 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8003922:	2001      	movs	r0, #1
}
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40020407 	.word	0x40020407
 800392c:	bffdfbf8 	.word	0xbffdfbf8
 8003930:	cccccccd 	.word	0xcccccccd
 8003934:	40020400 	.word	0x40020400
 8003938:	40020800 	.word	0x40020800
 800393c:	40020820 	.word	0x40020820
 8003940:	1000823f 	.word	0x1000823f
 8003944:	40020940 	.word	0x40020940
 8003948:	40020900 	.word	0x40020900
 800394c:	bffdfff8 	.word	0xbffdfff8
 8003950:	40020000 	.word	0x40020000

08003954 <HAL_DMA_Start_IT>:
{
 8003954:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8003956:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 800395a:	2c01      	cmp	r4, #1
 800395c:	d009      	beq.n	8003972 <HAL_DMA_Start_IT+0x1e>
 800395e:	2401      	movs	r4, #1
 8003960:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8003964:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8003968:	2c01      	cmp	r4, #1
 800396a:	d005      	beq.n	8003978 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 800396c:	2300      	movs	r3, #0
 800396e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8003972:	2002      	movs	r0, #2
}
 8003974:	bcf0      	pop	{r4, r5, r6, r7}
 8003976:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003978:	2402      	movs	r4, #2
 800397a:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800397e:	2400      	movs	r4, #0
 8003980:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003982:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003984:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8003986:	6825      	ldr	r5, [r4, #0]
 8003988:	f025 0501 	bic.w	r5, r5, #1
 800398c:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800398e:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8003992:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8003994:	b115      	cbz	r5, 800399c <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003996:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 800399a:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800399c:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 800399e:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 80039a0:	f006 0c1f 	and.w	ip, r6, #31
 80039a4:	2601      	movs	r6, #1
 80039a6:	fa06 f60c 	lsl.w	r6, r6, ip
 80039aa:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80039ac:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ae:	6883      	ldr	r3, [r0, #8]
 80039b0:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 80039b2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 80039b4:	bf0b      	itete	eq
 80039b6:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80039b8:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80039ba:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80039bc:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80039be:	b1bb      	cbz	r3, 80039f0 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039c0:	6823      	ldr	r3, [r4, #0]
 80039c2:	f043 030e 	orr.w	r3, r3, #14
 80039c6:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80039c8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	03d2      	lsls	r2, r2, #15
 80039ce:	d503      	bpl.n	80039d8 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039d6:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80039d8:	b11d      	cbz	r5, 80039e2 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80039da:	682b      	ldr	r3, [r5, #0]
 80039dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039e0:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80039e8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80039ea:	6023      	str	r3, [r4, #0]
}
 80039ec:	bcf0      	pop	{r4, r5, r6, r7}
 80039ee:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	f023 0304 	bic.w	r3, r3, #4
 80039f6:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	f043 030a 	orr.w	r3, r3, #10
 80039fe:	6023      	str	r3, [r4, #0]
 8003a00:	e7e2      	b.n	80039c8 <HAL_DMA_Start_IT+0x74>
 8003a02:	bf00      	nop

08003a04 <HAL_DMA_IRQHandler>:
{
 8003a04:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003a06:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a08:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003a0a:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a0c:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003a0e:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003a10:	f003 031f 	and.w	r3, r3, #31
 8003a14:	2204      	movs	r2, #4
 8003a16:	409a      	lsls	r2, r3
 8003a18:	420a      	tst	r2, r1
 8003a1a:	d00e      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x36>
 8003a1c:	f014 0f04 	tst.w	r4, #4
 8003a20:	d00b      	beq.n	8003a3a <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a22:	682b      	ldr	r3, [r5, #0]
 8003a24:	069b      	lsls	r3, r3, #26
 8003a26:	d403      	bmi.n	8003a30 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	f023 0304 	bic.w	r3, r3, #4
 8003a2e:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003a30:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a32:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003a34:	b1cb      	cbz	r3, 8003a6a <HAL_DMA_IRQHandler+0x66>
}
 8003a36:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8003a38:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	409a      	lsls	r2, r3
 8003a3e:	420a      	tst	r2, r1
 8003a40:	d015      	beq.n	8003a6e <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8003a42:	f014 0f02 	tst.w	r4, #2
 8003a46:	d012      	beq.n	8003a6e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a48:	682b      	ldr	r3, [r5, #0]
 8003a4a:	0699      	lsls	r1, r3, #26
 8003a4c:	d406      	bmi.n	8003a5c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a4e:	682b      	ldr	r3, [r5, #0]
 8003a50:	f023 030a 	bic.w	r3, r3, #10
 8003a54:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003a56:	2301      	movs	r3, #1
 8003a58:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8003a5c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a5e:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8003a60:	2100      	movs	r1, #0
 8003a62:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e5      	bne.n	8003a36 <HAL_DMA_IRQHandler+0x32>
}
 8003a6a:	bc70      	pop	{r4, r5, r6}
 8003a6c:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003a6e:	2208      	movs	r2, #8
 8003a70:	409a      	lsls	r2, r3
 8003a72:	420a      	tst	r2, r1
 8003a74:	d0f9      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8003a76:	0722      	lsls	r2, r4, #28
 8003a78:	d5f7      	bpl.n	8003a6a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a7a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8003a7c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a7e:	f022 020e 	bic.w	r2, r2, #14
 8003a82:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a84:	2201      	movs	r2, #1
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8003a8a:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a8c:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a8e:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003a90:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8003a94:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8003a98:	2900      	cmp	r1, #0
 8003a9a:	d0e6      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x66>
}
 8003a9c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003a9e:	4708      	bx	r1

08003aa0 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003aa4:	f8df 8164 	ldr.w	r8, [pc, #356]	@ 8003c0c <HAL_FLASH_Program+0x16c>
{
 8003aa8:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8003aaa:	f898 3000 	ldrb.w	r3, [r8]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d05d      	beq.n	8003b6e <HAL_FLASH_Program+0xce>
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	4681      	mov	r9, r0
 8003ab6:	460f      	mov	r7, r1
 8003ab8:	4614      	mov	r4, r2
 8003aba:	f888 3000 	strb.w	r3, [r8]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8003abe:	f7ff f8bb 	bl	8002c38 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003ac2:	4e51      	ldr	r6, [pc, #324]	@ (8003c08 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 8003ac4:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003ac6:	e006      	b.n	8003ad6 <HAL_FLASH_Program+0x36>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8003ac8:	f7ff f8b6 	bl	8002c38 <HAL_GetTick>
 8003acc:	eba0 0c05 	sub.w	ip, r0, r5
 8003ad0:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
 8003ad4:	d844      	bhi.n	8003b60 <HAL_FLASH_Program+0xc0>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003ad6:	6933      	ldr	r3, [r6, #16]
 8003ad8:	03d8      	lsls	r0, r3, #15
 8003ada:	d4f5      	bmi.n	8003ac8 <HAL_FLASH_Program+0x28>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003adc:	6935      	ldr	r5, [r6, #16]
 8003ade:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
  if (error != 0u)
 8003ae2:	401d      	ands	r5, r3
 8003ae4:	d155      	bne.n	8003b92 <HAL_FLASH_Program+0xf2>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003ae6:	6933      	ldr	r3, [r6, #16]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003ae8:	4a47      	ldr	r2, [pc, #284]	@ (8003c08 <HAL_FLASH_Program+0x168>)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003aea:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003aec:	bf44      	itt	mi
 8003aee:	2301      	movmi	r3, #1
 8003af0:	6133      	strmi	r3, [r6, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003af2:	2300      	movs	r3, #0
 8003af4:	f8c8 3004 	str.w	r3, [r8, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003af8:	6813      	ldr	r3, [r2, #0]
 8003afa:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003afe:	bf1f      	itttt	ne
 8003b00:	6813      	ldrne	r3, [r2, #0]
 8003b02:	f423 6380 	bicne.w	r3, r3, #1024	@ 0x400
 8003b06:	6013      	strne	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003b08:	2302      	movne	r3, #2
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003b0a:	f888 301c 	strb.w	r3, [r8, #28]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003b0e:	f1b9 0f00 	cmp.w	r9, #0
 8003b12:	d030      	beq.n	8003b76 <HAL_FLASH_Program+0xd6>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003b14:	f109 33ff 	add.w	r3, r9, #4294967295
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d942      	bls.n	8003ba2 <HAL_FLASH_Program+0x102>
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff f88c 	bl	8002c38 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003b20:	4e39      	ldr	r6, [pc, #228]	@ (8003c08 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 8003b22:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003b24:	e005      	b.n	8003b32 <HAL_FLASH_Program+0x92>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8003b26:	f7ff f887 	bl	8002c38 <HAL_GetTick>
 8003b2a:	1b00      	subs	r0, r0, r4
 8003b2c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003b30:	d82d      	bhi.n	8003b8e <HAL_FLASH_Program+0xee>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003b32:	6933      	ldr	r3, [r6, #16]
 8003b34:	03da      	lsls	r2, r3, #15
 8003b36:	d4f6      	bmi.n	8003b26 <HAL_FLASH_Program+0x86>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003b38:	6933      	ldr	r3, [r6, #16]
 8003b3a:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	d151      	bne.n	8003be6 <HAL_FLASH_Program+0x146>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003b42:	6933      	ldr	r3, [r6, #16]
 8003b44:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003b46:	bf44      	itt	mi
 8003b48:	2301      	movmi	r3, #1
 8003b4a:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8003b4c:	2400      	movs	r4, #0
    if (prog_bit != 0U)
 8003b4e:	b125      	cbz	r5, 8003b5a <HAL_FLASH_Program+0xba>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003b50:	4a2d      	ldr	r2, [pc, #180]	@ (8003c08 <HAL_FLASH_Program+0x168>)
 8003b52:	6953      	ldr	r3, [r2, #20]
 8003b54:	ea23 0305 	bic.w	r3, r3, r5
 8003b58:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 8003b5a:	f000 f975 	bl	8003e48 <FLASH_FlushCaches>
 8003b5e:	e000      	b.n	8003b62 <HAL_FLASH_Program+0xc2>
 8003b60:	2403      	movs	r4, #3
  __HAL_UNLOCK(&pFlash);
 8003b62:	2300      	movs	r3, #0
 8003b64:	f888 3000 	strb.w	r3, [r8]
}
 8003b68:	4620      	mov	r0, r4
 8003b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 8003b6e:	2402      	movs	r4, #2
}
 8003b70:	4620      	mov	r0, r4
 8003b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003b76:	4a24      	ldr	r2, [pc, #144]	@ (8003c08 <HAL_FLASH_Program+0x168>)
 8003b78:	6953      	ldr	r3, [r2, #20]
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8003b80:	603c      	str	r4, [r7, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003b82:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8003b86:	2501      	movs	r5, #1
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8003b88:	f8c7 a004 	str.w	sl, [r7, #4]
      prog_bit = FLASH_CR_PG;
 8003b8c:	e7c6      	b.n	8003b1c <HAL_FLASH_Program+0x7c>
      return HAL_TIMEOUT;
 8003b8e:	2403      	movs	r4, #3
 8003b90:	e7dd      	b.n	8003b4e <HAL_FLASH_Program+0xae>
    pFlash.ErrorCode |= error;
 8003b92:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003b96:	432b      	orrs	r3, r5
 8003b98:	f8c8 3004 	str.w	r3, [r8, #4]
    return HAL_ERROR;
 8003b9c:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8003b9e:	6135      	str	r5, [r6, #16]
  if (status == HAL_OK)
 8003ba0:	e7df      	b.n	8003b62 <HAL_FLASH_Program+0xc2>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003ba2:	4a19      	ldr	r2, [pc, #100]	@ (8003c08 <HAL_FLASH_Program+0x168>)
 8003ba4:	6953      	ldr	r3, [r2, #20]
 8003ba6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003baa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bac:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003bb0:	b672      	cpsid	i
 8003bb2:	1d23      	adds	r3, r4, #4
 8003bb4:	42bb      	cmp	r3, r7
 8003bb6:	d01e      	beq.n	8003bf6 <HAL_FLASH_Program+0x156>
 8003bb8:	4623      	mov	r3, r4
 8003bba:	1aff      	subs	r7, r7, r3
 8003bbc:	f504 7480 	add.w	r4, r4, #256	@ 0x100
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	6859      	ldr	r1, [r3, #4]
 8003bc4:	50f8      	str	r0, [r7, r3]
 8003bc6:	18fa      	adds	r2, r7, r3
 8003bc8:	3308      	adds	r3, #8
 8003bca:	42a3      	cmp	r3, r4
 8003bcc:	6051      	str	r1, [r2, #4]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 8003bce:	d1f7      	bne.n	8003bc0 <HAL_FLASH_Program+0x120>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd0:	f385 8810 	msr	PRIMASK, r5
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003bd4:	f1a9 0902 	sub.w	r9, r9, #2
 8003bd8:	fab9 f989 	clz	r9, r9
 8003bdc:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003be0:	ea4f 4589 	mov.w	r5, r9, lsl #18
 8003be4:	e79a      	b.n	8003b1c <HAL_FLASH_Program+0x7c>
    pFlash.ErrorCode |= error;
 8003be6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	f8c8 2004 	str.w	r2, [r8, #4]
    return HAL_ERROR;
 8003bf0:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8003bf2:	6133      	str	r3, [r6, #16]
    return HAL_ERROR;
 8003bf4:	e7ab      	b.n	8003b4e <HAL_FLASH_Program+0xae>
 8003bf6:	1b3f      	subs	r7, r7, r4
 8003bf8:	f504 7280 	add.w	r2, r4, #256	@ 0x100
    *dest_addr = *src_addr;
 8003bfc:	6823      	ldr	r3, [r4, #0]
 8003bfe:	51e3      	str	r3, [r4, r7]
    src_addr++;
 8003c00:	3404      	adds	r4, #4
  while (row_index != 0U);
 8003c02:	42a2      	cmp	r2, r4
 8003c04:	d1fa      	bne.n	8003bfc <HAL_FLASH_Program+0x15c>
 8003c06:	e7e3      	b.n	8003bd0 <HAL_FLASH_Program+0x130>
 8003c08:	40022000 	.word	0x40022000
 8003c0c:	20000018 	.word	0x20000018

08003c10 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003c10:	4b06      	ldr	r3, [pc, #24]	@ (8003c2c <HAL_FLASH_Unlock+0x1c>)
 8003c12:	695a      	ldr	r2, [r3, #20]
 8003c14:	2a00      	cmp	r2, #0
 8003c16:	db01      	blt.n	8003c1c <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8003c18:	2000      	movs	r0, #0
}
 8003c1a:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003c1c:	4904      	ldr	r1, [pc, #16]	@ (8003c30 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003c1e:	4a05      	ldr	r2, [pc, #20]	@ (8003c34 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003c20:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003c22:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003c24:	6958      	ldr	r0, [r3, #20]
 8003c26:	0fc0      	lsrs	r0, r0, #31
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40022000 	.word	0x40022000
 8003c30:	45670123 	.word	0x45670123
 8003c34:	cdef89ab 	.word	0xcdef89ab

08003c38 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003c38:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <HAL_FLASH_Lock+0x14>)
 8003c3a:	695a      	ldr	r2, [r3, #20]
 8003c3c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003c40:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003c42:	6958      	ldr	r0, [r3, #20]
}
 8003c44:	43c0      	mvns	r0, r0
 8003c46:	0fc0      	lsrs	r0, r0, #31
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40022000 	.word	0x40022000

08003c50 <FLASH_WaitForLastOperation>:
{
 8003c50:	b570      	push	{r4, r5, r6, lr}
 8003c52:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8003c54:	f7fe fff0 	bl	8002c38 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003c58:	4e0f      	ldr	r6, [pc, #60]	@ (8003c98 <FLASH_WaitForLastOperation+0x48>)
  uint32_t tickstart = HAL_GetTick();
 8003c5a:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003c5c:	e004      	b.n	8003c68 <FLASH_WaitForLastOperation+0x18>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8003c5e:	f7fe ffeb 	bl	8002c38 <HAL_GetTick>
 8003c62:	1b00      	subs	r0, r0, r4
 8003c64:	42a8      	cmp	r0, r5
 8003c66:	d80e      	bhi.n	8003c86 <FLASH_WaitForLastOperation+0x36>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003c68:	6933      	ldr	r3, [r6, #16]
 8003c6a:	03da      	lsls	r2, r3, #15
 8003c6c:	d4f7      	bmi.n	8003c5e <FLASH_WaitForLastOperation+0xe>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003c6e:	6933      	ldr	r3, [r6, #16]
 8003c70:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8003c74:	4013      	ands	r3, r2
 8003c76:	d108      	bne.n	8003c8a <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003c78:	6933      	ldr	r3, [r6, #16]
 8003c7a:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003c7c:	bf44      	itt	mi
 8003c7e:	2301      	movmi	r3, #1
 8003c80:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8003c82:	2000      	movs	r0, #0
}
 8003c84:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8003c86:	2003      	movs	r0, #3
}
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 8003c8a:	4904      	ldr	r1, [pc, #16]	@ (8003c9c <FLASH_WaitForLastOperation+0x4c>)
 8003c8c:	684a      	ldr	r2, [r1, #4]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 8003c92:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8003c94:	6133      	str	r3, [r6, #16]
}
 8003c96:	bd70      	pop	{r4, r5, r6, pc}
 8003c98:	40022000 	.word	0x40022000
 8003c9c:	20000018 	.word	0x20000018

08003ca0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003ca4:	4f65      	ldr	r7, [pc, #404]	@ (8003e3c <HAL_FLASHEx_Erase+0x19c>)
 8003ca6:	783b      	ldrb	r3, [r7, #0]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d05e      	beq.n	8003d6a <HAL_FLASHEx_Erase+0xca>
 8003cac:	4605      	mov	r5, r0
 8003cae:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cb4:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8003cb6:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cb8:	f7ff ffca 	bl	8003c50 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8003cbc:	4606      	mov	r6, r0
 8003cbe:	b120      	cbz	r0, 8003cca <HAL_FLASHEx_Erase+0x2a>
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	703b      	strb	r3, [r7, #0]

  return status;
}
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003cca:	4b5d      	ldr	r3, [pc, #372]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ccc:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	f412 7f00 	tst.w	r2, #512	@ 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003cd4:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003cd6:	d14c      	bne.n	8003d72 <HAL_FLASHEx_Erase+0xd2>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003cd8:	0552      	lsls	r2, r2, #21
 8003cda:	f140 8082 	bpl.w	8003de2 <HAL_FLASHEx_Erase+0x142>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce4:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	773b      	strb	r3, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003cea:	682b      	ldr	r3, [r5, #0]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d07a      	beq.n	8003de6 <HAL_FLASHEx_Erase+0x146>
      *PageError = 0xFFFFFFFFU;
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf4:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003cf8:	e9d5 a302 	ldrd	sl, r3, [r5, #8]
 8003cfc:	4453      	add	r3, sl
 8003cfe:	459a      	cmp	sl, r3
 8003d00:	d243      	bcs.n	8003d8a <HAL_FLASHEx_Erase+0xea>
{
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8003d02:	4c4f      	ldr	r4, [pc, #316]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003d04:	f8df 913c 	ldr.w	r9, [pc, #316]	@ 8003e44 <HAL_FLASHEx_Erase+0x1a4>
 8003d08:	e025      	b.n	8003d56 <HAL_FLASHEx_Erase+0xb6>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8003d0a:	07d2      	lsls	r2, r2, #31
 8003d0c:	d429      	bmi.n	8003d62 <HAL_FLASHEx_Erase+0xc2>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8003d0e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d12:	6163      	str	r3, [r4, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8003d14:	6962      	ldr	r2, [r4, #20]
 8003d16:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8003d1a:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 8003d1e:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8003d22:	4313      	orrs	r3, r2
 8003d24:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003d26:	6963      	ldr	r3, [r4, #20]
 8003d28:	f043 0302 	orr.w	r3, r3, #2
 8003d2c:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003d2e:	6963      	ldr	r3, [r4, #20]
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d34:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003d3a:	f7ff ff89 	bl	8003c50 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003d3e:	6963      	ldr	r3, [r4, #20]
 8003d40:	ea03 0309 	and.w	r3, r3, r9
 8003d44:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8003d46:	b9e8      	cbnz	r0, 8003d84 <HAL_FLASHEx_Erase+0xe4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003d48:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8003d4c:	f10a 0a01 	add.w	sl, sl, #1
 8003d50:	4413      	add	r3, r2
 8003d52:	4553      	cmp	r3, sl
 8003d54:	d919      	bls.n	8003d8a <HAL_FLASHEx_Erase+0xea>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8003d56:	6a23      	ldr	r3, [r4, #32]
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8003d58:	686a      	ldr	r2, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8003d5a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8003d5e:	6963      	ldr	r3, [r4, #20]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8003d60:	d1d3      	bne.n	8003d0a <HAL_FLASHEx_Erase+0x6a>
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8003d62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d66:	6163      	str	r3, [r4, #20]
 8003d68:	e7d4      	b.n	8003d14 <HAL_FLASHEx_Erase+0x74>
  __HAL_LOCK(&pFlash);
 8003d6a:	2602      	movs	r6, #2
}
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003d72:	0551      	lsls	r1, r2, #21
 8003d74:	d533      	bpl.n	8003dde <HAL_FLASHEx_Erase+0x13e>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d7c:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	773b      	strb	r3, [r7, #28]
 8003d82:	e7b2      	b.n	8003cea <HAL_FLASHEx_Erase+0x4a>
          *PageError = page_index;
 8003d84:	f8c8 a000 	str.w	sl, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d88:	4606      	mov	r6, r0
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003d8a:	7f3b      	ldrb	r3, [r7, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003d8c:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8003d90:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003d92:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003d94:	d110      	bne.n	8003db8 <HAL_FLASHEx_Erase+0x118>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003d96:	4a2a      	ldr	r2, [pc, #168]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
 8003d98:	6811      	ldr	r1, [r2, #0]
 8003d9a:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8003d9e:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003da0:	6811      	ldr	r1, [r2, #0]
 8003da2:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8003da6:	6011      	str	r1, [r2, #0]
 8003da8:	6811      	ldr	r1, [r2, #0]
 8003daa:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8003dae:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003db0:	6811      	ldr	r1, [r2, #0]
 8003db2:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8003db6:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003db8:	3b02      	subs	r3, #2
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d80c      	bhi.n	8003dd8 <HAL_FLASHEx_Erase+0x138>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003dbe:	4b20      	ldr	r3, [pc, #128]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003dce:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dd6:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	773b      	strb	r3, [r7, #28]
}
 8003ddc:	e770      	b.n	8003cc0 <HAL_FLASHEx_Erase+0x20>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8003dde:	773c      	strb	r4, [r7, #28]
 8003de0:	e783      	b.n	8003cea <HAL_FLASHEx_Erase+0x4a>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003de2:	7738      	strb	r0, [r7, #28]
 8003de4:	e781      	b.n	8003cea <HAL_FLASHEx_Erase+0x4a>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8003de6:	4b16      	ldr	r3, [pc, #88]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
      FLASH_MassErase(pEraseInit->Banks);
 8003de8:	6869      	ldr	r1, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8003dea:	6a1a      	ldr	r2, [r3, #32]
 8003dec:	0254      	lsls	r4, r2, #9
 8003dee:	d50d      	bpl.n	8003e0c <HAL_FLASHEx_Erase+0x16c>
    if ((Banks & FLASH_BANK_1) != 0U)
 8003df0:	07c8      	lsls	r0, r1, #31
 8003df2:	d503      	bpl.n	8003dfc <HAL_FLASHEx_Erase+0x15c>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	f042 0204 	orr.w	r2, r2, #4
 8003dfa:	615a      	str	r2, [r3, #20]
    if ((Banks & FLASH_BANK_2) != 0U)
 8003dfc:	0789      	lsls	r1, r1, #30
 8003dfe:	d50b      	bpl.n	8003e18 <HAL_FLASHEx_Erase+0x178>
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8003e00:	4a0f      	ldr	r2, [pc, #60]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
 8003e02:	6953      	ldr	r3, [r2, #20]
 8003e04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e08:	6153      	str	r3, [r2, #20]
 8003e0a:	e005      	b.n	8003e18 <HAL_FLASHEx_Erase+0x178>
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8003e0c:	695a      	ldr	r2, [r3, #20]
 8003e0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e12:	f042 0204 	orr.w	r2, r2, #4
 8003e16:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003e18:	4c09      	ldr	r4, [pc, #36]	@ (8003e40 <HAL_FLASHEx_Erase+0x1a0>)
 8003e1a:	6963      	ldr	r3, [r4, #20]
 8003e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e20:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003e26:	f7ff ff13 	bl	8003c50 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8003e2a:	6963      	ldr	r3, [r4, #20]
 8003e2c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003e30:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e34:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8003e36:	6163      	str	r3, [r4, #20]
 8003e38:	e7a7      	b.n	8003d8a <HAL_FLASHEx_Erase+0xea>
 8003e3a:	bf00      	nop
 8003e3c:	20000018 	.word	0x20000018
 8003e40:	40022000 	.word	0x40022000
 8003e44:	fffffc05 	.word	0xfffffc05

08003e48 <FLASH_FlushCaches>:
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003e48:	4915      	ldr	r1, [pc, #84]	@ (8003ea0 <FLASH_FlushCaches+0x58>)
 8003e4a:	7f0b      	ldrb	r3, [r1, #28]
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003e4c:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8003e50:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003e52:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003e54:	d110      	bne.n	8003e78 <FLASH_FlushCaches+0x30>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003e56:	4a13      	ldr	r2, [pc, #76]	@ (8003ea4 <FLASH_FlushCaches+0x5c>)
 8003e58:	6810      	ldr	r0, [r2, #0]
 8003e5a:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
 8003e5e:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003e60:	6810      	ldr	r0, [r2, #0]
 8003e62:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
 8003e66:	6010      	str	r0, [r2, #0]
 8003e68:	6810      	ldr	r0, [r2, #0]
 8003e6a:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
 8003e6e:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e70:	6810      	ldr	r0, [r2, #0]
 8003e72:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8003e76:	6010      	str	r0, [r2, #0]
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003e78:	3b02      	subs	r3, #2
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d80c      	bhi.n	8003e98 <FLASH_FlushCaches+0x50>
    __HAL_FLASH_DATA_CACHE_RESET();
 8003e7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ea4 <FLASH_FlushCaches+0x5c>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e8e:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e96:	601a      	str	r2, [r3, #0]
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	770b      	strb	r3, [r1, #28]
}
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	20000018 	.word	0x20000018
 8003ea4:	40022000 	.word	0x40022000

08003ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003eac:	680c      	ldr	r4, [r1, #0]
{
 8003eae:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003eb0:	2c00      	cmp	r4, #0
 8003eb2:	f000 8089 	beq.w	8003fc8 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8003eb6:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003eb8:	f04f 0b01 	mov.w	fp, #1
 8003ebc:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8003ec0:	ea1e 0a04 	ands.w	sl, lr, r4
 8003ec4:	d07b      	beq.n	8003fbe <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ec6:	684d      	ldr	r5, [r1, #4]
 8003ec8:	f005 0203 	and.w	r2, r5, #3
 8003ecc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ed0:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ed2:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ed6:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003eda:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ede:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ee2:	d974      	bls.n	8003fce <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ee4:	2a03      	cmp	r2, #3
 8003ee6:	f040 80b0 	bne.w	800404a <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003eea:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8003eee:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ef2:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ef6:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ef8:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003efc:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003efe:	d05e      	beq.n	8003fbe <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f00:	4f66      	ldr	r7, [pc, #408]	@ (800409c <HAL_GPIO_Init+0x1f4>)
 8003f02:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003f04:	f042 0201 	orr.w	r2, r2, #1
 8003f08:	663a      	str	r2, [r7, #96]	@ 0x60
 8003f0a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003f0c:	f002 0201 	and.w	r2, r2, #1
 8003f10:	9203      	str	r2, [sp, #12]
 8003f12:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f14:	f023 0203 	bic.w	r2, r3, #3
 8003f18:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003f1c:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f20:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003f24:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f26:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003f2a:	260f      	movs	r6, #15
 8003f2c:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f30:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f34:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f38:	d01d      	beq.n	8003f76 <HAL_GPIO_Init+0xce>
 8003f3a:	4e59      	ldr	r6, [pc, #356]	@ (80040a0 <HAL_GPIO_Init+0x1f8>)
 8003f3c:	42b0      	cmp	r0, r6
 8003f3e:	f000 8097 	beq.w	8004070 <HAL_GPIO_Init+0x1c8>
 8003f42:	4e58      	ldr	r6, [pc, #352]	@ (80040a4 <HAL_GPIO_Init+0x1fc>)
 8003f44:	42b0      	cmp	r0, r6
 8003f46:	f000 809a 	beq.w	800407e <HAL_GPIO_Init+0x1d6>
 8003f4a:	f8df e160 	ldr.w	lr, [pc, #352]	@ 80040ac <HAL_GPIO_Init+0x204>
 8003f4e:	4570      	cmp	r0, lr
 8003f50:	f000 8087 	beq.w	8004062 <HAL_GPIO_Init+0x1ba>
 8003f54:	f8df e158 	ldr.w	lr, [pc, #344]	@ 80040b0 <HAL_GPIO_Init+0x208>
 8003f58:	4570      	cmp	r0, lr
 8003f5a:	f000 8097 	beq.w	800408c <HAL_GPIO_Init+0x1e4>
 8003f5e:	f8df e154 	ldr.w	lr, [pc, #340]	@ 80040b4 <HAL_GPIO_Init+0x20c>
 8003f62:	4570      	cmp	r0, lr
 8003f64:	bf0c      	ite	eq
 8003f66:	f04f 0e05 	moveq.w	lr, #5
 8003f6a:	f04f 0e06 	movne.w	lr, #6
 8003f6e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f72:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f76:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f78:	4a4b      	ldr	r2, [pc, #300]	@ (80040a8 <HAL_GPIO_Init+0x200>)
 8003f7a:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f7c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8003f7e:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003f82:	4e49      	ldr	r6, [pc, #292]	@ (80040a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003f84:	bf54      	ite	pl
 8003f86:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003f88:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8003f8c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8003f8e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f90:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003f92:	4e45      	ldr	r6, [pc, #276]	@ (80040a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003f94:	bf54      	ite	pl
 8003f96:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003f98:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8003f9c:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8003f9e:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fa0:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8003fa2:	4e41      	ldr	r6, [pc, #260]	@ (80040a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003fa4:	bf54      	ite	pl
 8003fa6:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003fa8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8003fac:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003fae:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fb0:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8003fb2:	4d3d      	ldr	r5, [pc, #244]	@ (80040a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003fb4:	bf54      	ite	pl
 8003fb6:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003fb8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8003fbc:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8003fbe:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003fc0:	fa34 f203 	lsrs.w	r2, r4, r3
 8003fc4:	f47f af7a 	bne.w	8003ebc <HAL_GPIO_Init+0x14>
  }
}
 8003fc8:	b005      	add	sp, #20
 8003fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8003fce:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fd2:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fd4:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fd8:	fa06 f80c 	lsl.w	r8, r6, ip
 8003fdc:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003fe0:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8003fe4:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe8:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fea:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fee:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8003ff2:	fa0e fe03 	lsl.w	lr, lr, r3
 8003ff6:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8003ffa:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8003ffe:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004002:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004006:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800400a:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800400e:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8004010:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004014:	f47f af69 	bne.w	8003eea <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004018:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 800401a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800401e:	f003 0e07 	and.w	lr, r3, #7
 8004022:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004026:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800402a:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 800402e:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004032:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004034:	260f      	movs	r6, #15
 8004036:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800403a:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800403c:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004040:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004044:	f8c8 e020 	str.w	lr, [r8, #32]
 8004048:	e74f      	b.n	8003eea <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 800404a:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800404e:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004050:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004054:	fa06 fe0c 	lsl.w	lr, r6, ip
 8004058:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 800405c:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004060:	e743      	b.n	8003eea <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004062:	f04f 0e03 	mov.w	lr, #3
 8004066:	fa0e fc0c 	lsl.w	ip, lr, ip
 800406a:	ea47 070c 	orr.w	r7, r7, ip
 800406e:	e782      	b.n	8003f76 <HAL_GPIO_Init+0xce>
 8004070:	f04f 0e01 	mov.w	lr, #1
 8004074:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004078:	ea47 070c 	orr.w	r7, r7, ip
 800407c:	e77b      	b.n	8003f76 <HAL_GPIO_Init+0xce>
 800407e:	f04f 0e02 	mov.w	lr, #2
 8004082:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004086:	ea47 070c 	orr.w	r7, r7, ip
 800408a:	e774      	b.n	8003f76 <HAL_GPIO_Init+0xce>
 800408c:	f04f 0e04 	mov.w	lr, #4
 8004090:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004094:	ea47 070c 	orr.w	r7, r7, ip
 8004098:	e76d      	b.n	8003f76 <HAL_GPIO_Init+0xce>
 800409a:	bf00      	nop
 800409c:	40021000 	.word	0x40021000
 80040a0:	48000400 	.word	0x48000400
 80040a4:	48000800 	.word	0x48000800
 80040a8:	40010400 	.word	0x40010400
 80040ac:	48000c00 	.word	0x48000c00
 80040b0:	48001000 	.word	0x48001000
 80040b4:	48001400 	.word	0x48001400

080040b8 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040b8:	4a35      	ldr	r2, [pc, #212]	@ (8004190 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80040ba:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80040bc:	b960      	cbnz	r0, 80040d8 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040c6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040ca:	d01b      	beq.n	8004104 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80040d4:	2000      	movs	r0, #0
}
 80040d6:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040d8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80040dc:	d006      	beq.n	80040ec <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80040de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040e6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80040e8:	2000      	movs	r0, #0
}
 80040ea:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040f4:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040f8:	d029      	beq.n	800414e <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040fe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004102:	e7f1      	b.n	80040e8 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004108:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800410c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800410e:	4821      	ldr	r0, [pc, #132]	@ (8004194 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004110:	4921      	ldr	r1, [pc, #132]	@ (8004198 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004112:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004116:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800411a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800411c:	6803      	ldr	r3, [r0, #0]
 800411e:	2032      	movs	r0, #50	@ 0x32
 8004120:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004124:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004126:	fba1 1303 	umull	r1, r3, r1, r3
 800412a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800412c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800412e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004132:	d506      	bpl.n	8004142 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004134:	e000      	b.n	8004138 <HAL_PWREx_ControlVoltageScaling+0x80>
 8004136:	b123      	cbz	r3, 8004142 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004138:	6951      	ldr	r1, [r2, #20]
 800413a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800413c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004140:	d4f9      	bmi.n	8004136 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004142:	4b13      	ldr	r3, [pc, #76]	@ (8004190 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	055b      	lsls	r3, r3, #21
 8004148:	d5ce      	bpl.n	80040e8 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 800414a:	2003      	movs	r0, #3
 800414c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800414e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004152:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004156:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004158:	480e      	ldr	r0, [pc, #56]	@ (8004194 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800415a:	490f      	ldr	r1, [pc, #60]	@ (8004198 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800415c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004160:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004164:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004166:	6803      	ldr	r3, [r0, #0]
 8004168:	2032      	movs	r0, #50	@ 0x32
 800416a:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800416e:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004170:	fba1 1303 	umull	r1, r3, r1, r3
 8004174:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004176:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004178:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800417c:	d5e1      	bpl.n	8004142 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800417e:	e001      	b.n	8004184 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0de      	beq.n	8004142 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004184:	6951      	ldr	r1, [r2, #20]
 8004186:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8004188:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800418c:	d5d9      	bpl.n	8004142 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800418e:	e7f7      	b.n	8004180 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8004190:	40007000 	.word	0x40007000
 8004194:	2000000c 	.word	0x2000000c
 8004198:	431bde83 	.word	0x431bde83

0800419c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800419c:	4a02      	ldr	r2, [pc, #8]	@ (80041a8 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800419e:	6893      	ldr	r3, [r2, #8]
 80041a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041a4:	6093      	str	r3, [r2, #8]
}
 80041a6:	4770      	bx	lr
 80041a8:	40007000 	.word	0x40007000

080041ac <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041ac:	2800      	cmp	r0, #0
 80041ae:	f000 81bd 	beq.w	800452c <HAL_RCC_OscConfig+0x380>
{
 80041b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041b6:	6803      	ldr	r3, [r0, #0]
 80041b8:	07d9      	lsls	r1, r3, #31
{
 80041ba:	b082      	sub	sp, #8
 80041bc:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041be:	d512      	bpl.n	80041e6 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041c0:	49a6      	ldr	r1, [pc, #664]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 80041c2:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041c4:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041c6:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80041ca:	2a0c      	cmp	r2, #12
 80041cc:	f000 80d0 	beq.w	8004370 <HAL_RCC_OscConfig+0x1c4>
 80041d0:	2a08      	cmp	r2, #8
 80041d2:	f040 80d2 	bne.w	800437a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d6:	4aa1      	ldr	r2, [pc, #644]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	0392      	lsls	r2, r2, #14
 80041dc:	d503      	bpl.n	80041e6 <HAL_RCC_OscConfig+0x3a>
 80041de:	6862      	ldr	r2, [r4, #4]
 80041e0:	2a00      	cmp	r2, #0
 80041e2:	f000 8137 	beq.w	8004454 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041e6:	079a      	lsls	r2, r3, #30
 80041e8:	d522      	bpl.n	8004230 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041ea:	4a9c      	ldr	r2, [pc, #624]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 80041ec:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041ee:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041f0:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80041f4:	2b0c      	cmp	r3, #12
 80041f6:	f000 80f8 	beq.w	80043ea <HAL_RCC_OscConfig+0x23e>
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	f040 80fa 	bne.w	80043f4 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004200:	4b96      	ldr	r3, [pc, #600]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	055b      	lsls	r3, r3, #21
 8004206:	d503      	bpl.n	8004210 <HAL_RCC_OscConfig+0x64>
 8004208:	68e3      	ldr	r3, [r4, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 8122 	beq.w	8004454 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004210:	4a92      	ldr	r2, [pc, #584]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 8004212:	6920      	ldr	r0, [r4, #16]
 8004214:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004216:	4992      	ldr	r1, [pc, #584]	@ (8004460 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004218:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800421c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004220:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004222:	6808      	ldr	r0, [r1, #0]
 8004224:	f7fe fcc6 	bl	8002bb4 <HAL_InitTick>
 8004228:	2800      	cmp	r0, #0
 800422a:	f040 8113 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	071a      	lsls	r2, r3, #28
 8004232:	d519      	bpl.n	8004268 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004234:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004236:	4d89      	ldr	r5, [pc, #548]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 80c2 	beq.w	80043c2 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 800423e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8004242:	f043 0301 	orr.w	r3, r3, #1
 8004246:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424a:	f7fe fcf5 	bl	8002c38 <HAL_GetTick>
 800424e:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004250:	e005      	b.n	800425e <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004252:	f7fe fcf1 	bl	8002c38 <HAL_GetTick>
 8004256:	1b80      	subs	r0, r0, r6
 8004258:	2802      	cmp	r0, #2
 800425a:	f200 8117 	bhi.w	800448c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800425e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8004262:	079b      	lsls	r3, r3, #30
 8004264:	d5f5      	bpl.n	8004252 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	075d      	lsls	r5, r3, #29
 800426a:	d541      	bpl.n	80042f0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800426c:	4b7b      	ldr	r3, [pc, #492]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 800426e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004270:	00d0      	lsls	r0, r2, #3
 8004272:	f100 810f 	bmi.w	8004494 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004276:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004278:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800427c:	659a      	str	r2, [r3, #88]	@ 0x58
 800427e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004284:	9301      	str	r3, [sp, #4]
 8004286:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004288:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800428a:	4e76      	ldr	r6, [pc, #472]	@ (8004464 <HAL_RCC_OscConfig+0x2b8>)
 800428c:	6833      	ldr	r3, [r6, #0]
 800428e:	05d9      	lsls	r1, r3, #23
 8004290:	f140 812e 	bpl.w	80044f0 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004294:	68a3      	ldr	r3, [r4, #8]
 8004296:	2b01      	cmp	r3, #1
 8004298:	f000 80fe 	beq.w	8004498 <HAL_RCC_OscConfig+0x2ec>
 800429c:	2b05      	cmp	r3, #5
 800429e:	f000 8184 	beq.w	80045aa <HAL_RCC_OscConfig+0x3fe>
 80042a2:	4e6e      	ldr	r6, [pc, #440]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 80042a4:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80042a8:	f022 0201 	bic.w	r2, r2, #1
 80042ac:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 80042b0:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80042b4:	f022 0204 	bic.w	r2, r2, #4
 80042b8:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f040 80f2 	bne.w	80044a6 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c2:	f7fe fcb9 	bl	8002c38 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c6:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80042ca:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042cc:	e005      	b.n	80042da <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ce:	f7fe fcb3 	bl	8002c38 <HAL_GetTick>
 80042d2:	1bc0      	subs	r0, r0, r7
 80042d4:	4540      	cmp	r0, r8
 80042d6:	f200 80d9 	bhi.w	800448c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042da:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80042de:	0799      	lsls	r1, r3, #30
 80042e0:	d4f5      	bmi.n	80042ce <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042e2:	b125      	cbz	r5, 80042ee <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042e4:	4a5d      	ldr	r2, [pc, #372]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 80042e6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80042e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042ee:	6823      	ldr	r3, [r4, #0]
 80042f0:	069a      	lsls	r2, r3, #26
 80042f2:	d518      	bpl.n	8004326 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042f4:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042f6:	4d59      	ldr	r5, [pc, #356]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80e5 	beq.w	80044c8 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80042fe:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430a:	f7fe fc95 	bl	8002c38 <HAL_GetTick>
 800430e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004310:	e005      	b.n	800431e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004312:	f7fe fc91 	bl	8002c38 <HAL_GetTick>
 8004316:	1b80      	subs	r0, r0, r6
 8004318:	2802      	cmp	r0, #2
 800431a:	f200 80b7 	bhi.w	800448c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800431e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8004322:	079b      	lsls	r3, r3, #30
 8004324:	d5f5      	bpl.n	8004312 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004326:	69e3      	ldr	r3, [r4, #28]
 8004328:	b1f3      	cbz	r3, 8004368 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800432a:	4d4c      	ldr	r5, [pc, #304]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 800432c:	68aa      	ldr	r2, [r5, #8]
 800432e:	f002 020c 	and.w	r2, r2, #12
 8004332:	2a0c      	cmp	r2, #12
 8004334:	f000 8147 	beq.w	80045c6 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004338:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433a:	682b      	ldr	r3, [r5, #0]
 800433c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004340:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004342:	f000 80f5 	beq.w	8004530 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004346:	f7fe fc77 	bl	8002c38 <HAL_GetTick>
 800434a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800434c:	e005      	b.n	800435a <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434e:	f7fe fc73 	bl	8002c38 <HAL_GetTick>
 8004352:	1b00      	subs	r0, r0, r4
 8004354:	2802      	cmp	r0, #2
 8004356:	f200 8099 	bhi.w	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800435a:	682b      	ldr	r3, [r5, #0]
 800435c:	019b      	lsls	r3, r3, #6
 800435e:	d4f6      	bmi.n	800434e <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004360:	68ea      	ldr	r2, [r5, #12]
 8004362:	4b41      	ldr	r3, [pc, #260]	@ (8004468 <HAL_RCC_OscConfig+0x2bc>)
 8004364:	4013      	ands	r3, r2
 8004366:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8004368:	2000      	movs	r0, #0
}
 800436a:	b002      	add	sp, #8
 800436c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004370:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004374:	2903      	cmp	r1, #3
 8004376:	f43f af2e 	beq.w	80041d6 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800437a:	6863      	ldr	r3, [r4, #4]
 800437c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004380:	d055      	beq.n	800442e <HAL_RCC_OscConfig+0x282>
 8004382:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004386:	f000 80c4 	beq.w	8004512 <HAL_RCC_OscConfig+0x366>
 800438a:	4d34      	ldr	r5, [pc, #208]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 800438c:	682a      	ldr	r2, [r5, #0]
 800438e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004392:	602a      	str	r2, [r5, #0]
 8004394:	682a      	ldr	r2, [r5, #0]
 8004396:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800439a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800439c:	2b00      	cmp	r3, #0
 800439e:	d14b      	bne.n	8004438 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 80043a0:	f7fe fc4a 	bl	8002c38 <HAL_GetTick>
 80043a4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043a6:	e004      	b.n	80043b2 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a8:	f7fe fc46 	bl	8002c38 <HAL_GetTick>
 80043ac:	1b80      	subs	r0, r0, r6
 80043ae:	2864      	cmp	r0, #100	@ 0x64
 80043b0:	d86c      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043b2:	682b      	ldr	r3, [r5, #0]
 80043b4:	0399      	lsls	r1, r3, #14
 80043b6:	d4f7      	bmi.n	80043a8 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	079a      	lsls	r2, r3, #30
 80043bc:	f57f af38 	bpl.w	8004230 <HAL_RCC_OscConfig+0x84>
 80043c0:	e713      	b.n	80041ea <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 80043c2:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80043c6:	f023 0301 	bic.w	r3, r3, #1
 80043ca:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80043ce:	f7fe fc33 	bl	8002c38 <HAL_GetTick>
 80043d2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043d4:	e004      	b.n	80043e0 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043d6:	f7fe fc2f 	bl	8002c38 <HAL_GetTick>
 80043da:	1b80      	subs	r0, r0, r6
 80043dc:	2802      	cmp	r0, #2
 80043de:	d855      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043e0:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80043e4:	079f      	lsls	r7, r3, #30
 80043e6:	d4f6      	bmi.n	80043d6 <HAL_RCC_OscConfig+0x22a>
 80043e8:	e73d      	b.n	8004266 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043ea:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80043ee:	2a02      	cmp	r2, #2
 80043f0:	f43f af06 	beq.w	8004200 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043f4:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80043f6:	4d19      	ldr	r5, [pc, #100]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d037      	beq.n	800446c <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80043fc:	682b      	ldr	r3, [r5, #0]
 80043fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004402:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004404:	f7fe fc18 	bl	8002c38 <HAL_GetTick>
 8004408:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800440a:	e004      	b.n	8004416 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800440c:	f7fe fc14 	bl	8002c38 <HAL_GetTick>
 8004410:	1b80      	subs	r0, r0, r6
 8004412:	2802      	cmp	r0, #2
 8004414:	d83a      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004416:	682b      	ldr	r3, [r5, #0]
 8004418:	055f      	lsls	r7, r3, #21
 800441a:	d5f7      	bpl.n	800440c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441c:	686b      	ldr	r3, [r5, #4]
 800441e:	6922      	ldr	r2, [r4, #16]
 8004420:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004424:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004428:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	e700      	b.n	8004230 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442e:	4a0b      	ldr	r2, [pc, #44]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
 8004430:	6813      	ldr	r3, [r2, #0]
 8004432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004436:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004438:	f7fe fbfe 	bl	8002c38 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800443c:	4e07      	ldr	r6, [pc, #28]	@ (800445c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800443e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004440:	e004      	b.n	800444c <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004442:	f7fe fbf9 	bl	8002c38 <HAL_GetTick>
 8004446:	1b40      	subs	r0, r0, r5
 8004448:	2864      	cmp	r0, #100	@ 0x64
 800444a:	d81f      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800444c:	6833      	ldr	r3, [r6, #0]
 800444e:	039f      	lsls	r7, r3, #14
 8004450:	d5f7      	bpl.n	8004442 <HAL_RCC_OscConfig+0x296>
 8004452:	e7b1      	b.n	80043b8 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8004454:	2001      	movs	r0, #1
}
 8004456:	b002      	add	sp, #8
 8004458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800445c:	40021000 	.word	0x40021000
 8004460:	20000014 	.word	0x20000014
 8004464:	40007000 	.word	0x40007000
 8004468:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 800446c:	682b      	ldr	r3, [r5, #0]
 800446e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004472:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004474:	f7fe fbe0 	bl	8002c38 <HAL_GetTick>
 8004478:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800447a:	682b      	ldr	r3, [r5, #0]
 800447c:	0559      	lsls	r1, r3, #21
 800447e:	f57f aed6 	bpl.w	800422e <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004482:	f7fe fbd9 	bl	8002c38 <HAL_GetTick>
 8004486:	1b80      	subs	r0, r0, r6
 8004488:	2802      	cmp	r0, #2
 800448a:	d9f6      	bls.n	800447a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800448c:	2003      	movs	r0, #3
}
 800448e:	b002      	add	sp, #8
 8004490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8004494:	2500      	movs	r5, #0
 8004496:	e6f8      	b.n	800428a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004498:	4a65      	ldr	r2, [pc, #404]	@ (8004630 <HAL_RCC_OscConfig+0x484>)
 800449a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800449e:	f043 0301 	orr.w	r3, r3, #1
 80044a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 80044a6:	f7fe fbc7 	bl	8002c38 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044aa:	4f61      	ldr	r7, [pc, #388]	@ (8004630 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 80044ac:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ae:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b2:	e004      	b.n	80044be <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b4:	f7fe fbc0 	bl	8002c38 <HAL_GetTick>
 80044b8:	1b80      	subs	r0, r0, r6
 80044ba:	4540      	cmp	r0, r8
 80044bc:	d8e6      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80044c2:	079b      	lsls	r3, r3, #30
 80044c4:	d5f6      	bpl.n	80044b4 <HAL_RCC_OscConfig+0x308>
 80044c6:	e70c      	b.n	80042e2 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 80044c8:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80044cc:	f023 0301 	bic.w	r3, r3, #1
 80044d0:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80044d4:	f7fe fbb0 	bl	8002c38 <HAL_GetTick>
 80044d8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044da:	e004      	b.n	80044e6 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044dc:	f7fe fbac 	bl	8002c38 <HAL_GetTick>
 80044e0:	1b80      	subs	r0, r0, r6
 80044e2:	2802      	cmp	r0, #2
 80044e4:	d8d2      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044e6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80044ea:	079f      	lsls	r7, r3, #30
 80044ec:	d4f6      	bmi.n	80044dc <HAL_RCC_OscConfig+0x330>
 80044ee:	e71a      	b.n	8004326 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044f0:	6833      	ldr	r3, [r6, #0]
 80044f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044f6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80044f8:	f7fe fb9e 	bl	8002c38 <HAL_GetTick>
 80044fc:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044fe:	6833      	ldr	r3, [r6, #0]
 8004500:	05da      	lsls	r2, r3, #23
 8004502:	f53f aec7 	bmi.w	8004294 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004506:	f7fe fb97 	bl	8002c38 <HAL_GetTick>
 800450a:	1bc0      	subs	r0, r0, r7
 800450c:	2802      	cmp	r0, #2
 800450e:	d9f6      	bls.n	80044fe <HAL_RCC_OscConfig+0x352>
 8004510:	e7bc      	b.n	800448c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004512:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004516:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004528:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800452a:	e785      	b.n	8004438 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 800452c:	2001      	movs	r0, #1
}
 800452e:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8004530:	f7fe fb82 	bl	8002c38 <HAL_GetTick>
 8004534:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004536:	e004      	b.n	8004542 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004538:	f7fe fb7e 	bl	8002c38 <HAL_GetTick>
 800453c:	1b80      	subs	r0, r0, r6
 800453e:	2802      	cmp	r0, #2
 8004540:	d8a4      	bhi.n	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004542:	682b      	ldr	r3, [r5, #0]
 8004544:	0199      	lsls	r1, r3, #6
 8004546:	d4f7      	bmi.n	8004538 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004548:	68e9      	ldr	r1, [r5, #12]
 800454a:	4b3a      	ldr	r3, [pc, #232]	@ (8004634 <HAL_RCC_OscConfig+0x488>)
 800454c:	6a22      	ldr	r2, [r4, #32]
 800454e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004550:	4e37      	ldr	r6, [pc, #220]	@ (8004630 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004552:	400b      	ands	r3, r1
 8004554:	4313      	orrs	r3, r2
 8004556:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 800455a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800455e:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8004562:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8004566:	3801      	subs	r0, #1
 8004568:	0849      	lsrs	r1, r1, #1
 800456a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800456e:	3901      	subs	r1, #1
 8004570:	0852      	lsrs	r2, r2, #1
 8004572:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8004576:	3a01      	subs	r2, #1
 8004578:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800457c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800457e:	682b      	ldr	r3, [r5, #0]
 8004580:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004584:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004586:	68eb      	ldr	r3, [r5, #12]
 8004588:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800458e:	f7fe fb53 	bl	8002c38 <HAL_GetTick>
 8004592:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004594:	e005      	b.n	80045a2 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004596:	f7fe fb4f 	bl	8002c38 <HAL_GetTick>
 800459a:	1b00      	subs	r0, r0, r4
 800459c:	2802      	cmp	r0, #2
 800459e:	f63f af75 	bhi.w	800448c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a2:	6833      	ldr	r3, [r6, #0]
 80045a4:	019a      	lsls	r2, r3, #6
 80045a6:	d5f6      	bpl.n	8004596 <HAL_RCC_OscConfig+0x3ea>
 80045a8:	e6de      	b.n	8004368 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045aa:	4b21      	ldr	r3, [pc, #132]	@ (8004630 <HAL_RCC_OscConfig+0x484>)
 80045ac:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80045b0:	f042 0204 	orr.w	r2, r2, #4
 80045b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80045b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80045bc:	f042 0201 	orr.w	r2, r2, #1
 80045c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045c4:	e76f      	b.n	80044a6 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	f43f af44 	beq.w	8004454 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 80045cc:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	6a22      	ldr	r2, [r4, #32]
 80045d0:	f003 0103 	and.w	r1, r3, #3
 80045d4:	4291      	cmp	r1, r2
 80045d6:	f47f af3d 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80045dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80045e0:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e2:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80045e6:	f47f af35 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80045ea:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80045ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045f0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80045f4:	f47f af2e 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045f8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80045fa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80045fe:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8004602:	f47f af27 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004606:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004608:	0852      	lsrs	r2, r2, #1
 800460a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800460e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004610:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004614:	f47f af1e 	bne.w	8004454 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004618:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800461a:	0852      	lsrs	r2, r2, #1
 800461c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004620:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004622:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004626:	bf14      	ite	ne
 8004628:	2001      	movne	r0, #1
 800462a:	2000      	moveq	r0, #0
 800462c:	e69d      	b.n	800436a <HAL_RCC_OscConfig+0x1be>
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
 8004634:	019f800c 	.word	0x019f800c

08004638 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004638:	4b18      	ldr	r3, [pc, #96]	@ (800469c <HAL_RCC_GetSysClockFreq+0x64>)
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	f002 020c 	and.w	r2, r2, #12
 8004640:	2a04      	cmp	r2, #4
 8004642:	d026      	beq.n	8004692 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	f002 020c 	and.w	r2, r2, #12
 800464a:	2a08      	cmp	r2, #8
 800464c:	d023      	beq.n	8004696 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	f002 020c 	and.w	r2, r2, #12
 8004654:	2a0c      	cmp	r2, #12
 8004656:	d001      	beq.n	800465c <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8004658:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800465a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800465c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800465e:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004660:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004662:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8004666:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004668:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800466c:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004670:	bf0c      	ite	eq
 8004672:	4b0b      	ldreq	r3, [pc, #44]	@ (80046a0 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004674:	4b0b      	ldrne	r3, [pc, #44]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004676:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004678:	fbb3 f3f2 	udiv	r3, r3, r2
 800467c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004680:	4b06      	ldr	r3, [pc, #24]	@ (800469c <HAL_RCC_GetSysClockFreq+0x64>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004688:	3301      	adds	r3, #1
 800468a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800468c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8004690:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8004692:	4804      	ldr	r0, [pc, #16]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0x6c>)
 8004694:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8004696:	4802      	ldr	r0, [pc, #8]	@ (80046a0 <HAL_RCC_GetSysClockFreq+0x68>)
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40021000 	.word	0x40021000
 80046a0:	007a1200 	.word	0x007a1200
 80046a4:	00f42400 	.word	0x00f42400

080046a8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80046a8:	2800      	cmp	r0, #0
 80046aa:	f000 80ee 	beq.w	800488a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046ae:	4a78      	ldr	r2, [pc, #480]	@ (8004890 <HAL_RCC_ClockConfig+0x1e8>)
{
 80046b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046b4:	6813      	ldr	r3, [r2, #0]
 80046b6:	f003 030f 	and.w	r3, r3, #15
 80046ba:	428b      	cmp	r3, r1
 80046bc:	460d      	mov	r5, r1
 80046be:	4604      	mov	r4, r0
 80046c0:	d20c      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	6813      	ldr	r3, [r2, #0]
 80046c4:	f023 030f 	bic.w	r3, r3, #15
 80046c8:	430b      	orrs	r3, r1
 80046ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046cc:	6813      	ldr	r3, [r2, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	428b      	cmp	r3, r1
 80046d4:	d002      	beq.n	80046dc <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80046d6:	2001      	movs	r0, #1
}
 80046d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	07df      	lsls	r7, r3, #31
 80046e0:	d569      	bpl.n	80047b6 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046e2:	6867      	ldr	r7, [r4, #4]
 80046e4:	2f03      	cmp	r7, #3
 80046e6:	f000 80a0 	beq.w	800482a <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ec:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ee:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f0:	f000 8097 	beq.w	8004822 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046f4:	055b      	lsls	r3, r3, #21
 80046f6:	d5ee      	bpl.n	80046d6 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80046f8:	f7ff ff9e 	bl	8004638 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80046fc:	4b66      	ldr	r3, [pc, #408]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
 80046fe:	4298      	cmp	r0, r3
 8004700:	f240 80c0 	bls.w	8004884 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004704:	4a63      	ldr	r2, [pc, #396]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 8004706:	6893      	ldr	r3, [r2, #8]
 8004708:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800470c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004710:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004712:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004716:	4e5f      	ldr	r6, [pc, #380]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 8004718:	68b3      	ldr	r3, [r6, #8]
 800471a:	f023 0303 	bic.w	r3, r3, #3
 800471e:	433b      	orrs	r3, r7
 8004720:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004722:	f7fe fa89 	bl	8002c38 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004726:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800472a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472c:	e004      	b.n	8004738 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472e:	f7fe fa83 	bl	8002c38 <HAL_GetTick>
 8004732:	1bc0      	subs	r0, r0, r7
 8004734:	4540      	cmp	r0, r8
 8004736:	d871      	bhi.n	800481c <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004738:	68b3      	ldr	r3, [r6, #8]
 800473a:	6862      	ldr	r2, [r4, #4]
 800473c:	f003 030c 	and.w	r3, r3, #12
 8004740:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004744:	d1f3      	bne.n	800472e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	079f      	lsls	r7, r3, #30
 800474a:	d436      	bmi.n	80047ba <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 800474c:	f1b9 0f00 	cmp.w	r9, #0
 8004750:	d003      	beq.n	800475a <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004752:	68b3      	ldr	r3, [r6, #8]
 8004754:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004758:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800475a:	4e4d      	ldr	r6, [pc, #308]	@ (8004890 <HAL_RCC_ClockConfig+0x1e8>)
 800475c:	6833      	ldr	r3, [r6, #0]
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	42ab      	cmp	r3, r5
 8004764:	d846      	bhi.n	80047f4 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	075a      	lsls	r2, r3, #29
 800476a:	d506      	bpl.n	800477a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800476c:	4949      	ldr	r1, [pc, #292]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 800476e:	68e0      	ldr	r0, [r4, #12]
 8004770:	688a      	ldr	r2, [r1, #8]
 8004772:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004776:	4302      	orrs	r2, r0
 8004778:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800477a:	071b      	lsls	r3, r3, #28
 800477c:	d507      	bpl.n	800478e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800477e:	4a45      	ldr	r2, [pc, #276]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 8004780:	6921      	ldr	r1, [r4, #16]
 8004782:	6893      	ldr	r3, [r2, #8]
 8004784:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004788:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800478c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800478e:	f7ff ff53 	bl	8004638 <HAL_RCC_GetSysClockFreq>
 8004792:	4a40      	ldr	r2, [pc, #256]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 8004794:	4c41      	ldr	r4, [pc, #260]	@ (800489c <HAL_RCC_ClockConfig+0x1f4>)
 8004796:	6892      	ldr	r2, [r2, #8]
 8004798:	4941      	ldr	r1, [pc, #260]	@ (80048a0 <HAL_RCC_ClockConfig+0x1f8>)
 800479a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800479e:	4603      	mov	r3, r0
 80047a0:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80047a2:	4840      	ldr	r0, [pc, #256]	@ (80048a4 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047a4:	f002 021f 	and.w	r2, r2, #31
 80047a8:	40d3      	lsrs	r3, r2
 80047aa:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80047ac:	6800      	ldr	r0, [r0, #0]
}
 80047ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80047b2:	f7fe b9ff 	b.w	8002bb4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047b6:	079e      	lsls	r6, r3, #30
 80047b8:	d5cf      	bpl.n	800475a <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ba:	0758      	lsls	r0, r3, #29
 80047bc:	d504      	bpl.n	80047c8 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047be:	4935      	ldr	r1, [pc, #212]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 80047c0:	688a      	ldr	r2, [r1, #8]
 80047c2:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80047c6:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c8:	0719      	lsls	r1, r3, #28
 80047ca:	d506      	bpl.n	80047da <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80047cc:	4a31      	ldr	r2, [pc, #196]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 80047ce:	6893      	ldr	r3, [r2, #8]
 80047d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047d4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047d8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047da:	4a2e      	ldr	r2, [pc, #184]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 80047dc:	68a1      	ldr	r1, [r4, #8]
 80047de:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e0:	4e2b      	ldr	r6, [pc, #172]	@ (8004890 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047e6:	430b      	orrs	r3, r1
 80047e8:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047ea:	6833      	ldr	r3, [r6, #0]
 80047ec:	f003 030f 	and.w	r3, r3, #15
 80047f0:	42ab      	cmp	r3, r5
 80047f2:	d9b8      	bls.n	8004766 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f4:	6833      	ldr	r3, [r6, #0]
 80047f6:	f023 030f 	bic.w	r3, r3, #15
 80047fa:	432b      	orrs	r3, r5
 80047fc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80047fe:	f7fe fa1b 	bl	8002c38 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004802:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004806:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	42ab      	cmp	r3, r5
 8004810:	d0a9      	beq.n	8004766 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004812:	f7fe fa11 	bl	8002c38 <HAL_GetTick>
 8004816:	1bc0      	subs	r0, r0, r7
 8004818:	4540      	cmp	r0, r8
 800481a:	d9f5      	bls.n	8004808 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 800481c:	2003      	movs	r0, #3
}
 800481e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004822:	039a      	lsls	r2, r3, #14
 8004824:	f53f af68 	bmi.w	80046f8 <HAL_RCC_ClockConfig+0x50>
 8004828:	e755      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800482a:	4a1a      	ldr	r2, [pc, #104]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
 800482c:	6811      	ldr	r1, [r2, #0]
 800482e:	0188      	lsls	r0, r1, #6
 8004830:	f57f af51 	bpl.w	80046d6 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004834:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004836:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004838:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 800483a:	4e17      	ldr	r6, [pc, #92]	@ (8004898 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800483c:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8004840:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004842:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004846:	bf0c      	ite	eq
 8004848:	4817      	ldreq	r0, [pc, #92]	@ (80048a8 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800484a:	4818      	ldrne	r0, [pc, #96]	@ (80048ac <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800484c:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800484e:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004852:	4810      	ldr	r0, [pc, #64]	@ (8004894 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004854:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8004858:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800485c:	68c1      	ldr	r1, [r0, #12]
 800485e:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8004862:	3101      	adds	r1, #1
 8004864:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8004866:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800486a:	42b2      	cmp	r2, r6
 800486c:	d90a      	bls.n	8004884 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800486e:	6882      	ldr	r2, [r0, #8]
 8004870:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8004874:	f43f af46 	beq.w	8004704 <HAL_RCC_ClockConfig+0x5c>
 8004878:	0799      	lsls	r1, r3, #30
 800487a:	d503      	bpl.n	8004884 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800487c:	68a3      	ldr	r3, [r4, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	f43f af40 	beq.w	8004704 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004884:	f04f 0900 	mov.w	r9, #0
 8004888:	e745      	b.n	8004716 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800488a:	2001      	movs	r0, #1
}
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40022000 	.word	0x40022000
 8004894:	40021000 	.word	0x40021000
 8004898:	04c4b400 	.word	0x04c4b400
 800489c:	08058c00 	.word	0x08058c00
 80048a0:	2000000c 	.word	0x2000000c
 80048a4:	20000014 	.word	0x20000014
 80048a8:	007a1200 	.word	0x007a1200
 80048ac:	00f42400 	.word	0x00f42400

080048b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048b4:	6803      	ldr	r3, [r0, #0]
{
 80048b6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048b8:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80048bc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048be:	d052      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c0:	4bac      	ldr	r3, [pc, #688]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80048c2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80048c4:	00d5      	lsls	r5, r2, #3
 80048c6:	f140 813a 	bpl.w	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 80048ca:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048cc:	4daa      	ldr	r5, [pc, #680]	@ (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80048ce:	682b      	ldr	r3, [r5, #0]
 80048d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048d6:	f7fe f9af 	bl	8002c38 <HAL_GetTick>
 80048da:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048dc:	e005      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048de:	f7fe f9ab 	bl	8002c38 <HAL_GetTick>
 80048e2:	1b83      	subs	r3, r0, r6
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	f200 8135 	bhi.w	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	05d8      	lsls	r0, r3, #23
 80048ee:	d5f6      	bpl.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048f0:	4da0      	ldr	r5, [pc, #640]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048f2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048f4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048f8:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80048fc:	d026      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80048fe:	4293      	cmp	r3, r2
 8004900:	d024      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004902:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004906:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800490a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800490e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004912:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800491a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800491e:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004922:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8004924:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004928:	d510      	bpl.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492a:	f7fe f985 	bl	8002c38 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492e:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004932:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004934:	e005      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004936:	f7fe f97f 	bl	8002c38 <HAL_GetTick>
 800493a:	1b80      	subs	r0, r0, r6
 800493c:	4540      	cmp	r0, r8
 800493e:	f200 8109 	bhi.w	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004942:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004946:	079b      	lsls	r3, r3, #30
 8004948:	d5f5      	bpl.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800494a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800494c:	4989      	ldr	r1, [pc, #548]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800494e:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004952:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800495c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800495e:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8004960:	2f00      	cmp	r7, #0
 8004962:	f040 80fc 	bne.w	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004966:	07dd      	lsls	r5, r3, #31
 8004968:	d508      	bpl.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800496a:	4982      	ldr	r1, [pc, #520]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800496c:	6865      	ldr	r5, [r4, #4]
 800496e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004972:	f022 0203 	bic.w	r2, r2, #3
 8004976:	432a      	orrs	r2, r5
 8004978:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800497c:	0799      	lsls	r1, r3, #30
 800497e:	d508      	bpl.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004980:	497c      	ldr	r1, [pc, #496]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004982:	68a5      	ldr	r5, [r4, #8]
 8004984:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004988:	f022 020c 	bic.w	r2, r2, #12
 800498c:	432a      	orrs	r2, r5
 800498e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004992:	075a      	lsls	r2, r3, #29
 8004994:	d508      	bpl.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004996:	4977      	ldr	r1, [pc, #476]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004998:	68e5      	ldr	r5, [r4, #12]
 800499a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800499e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80049a2:	432a      	orrs	r2, r5
 80049a4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049a8:	071f      	lsls	r7, r3, #28
 80049aa:	d508      	bpl.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049ac:	4971      	ldr	r1, [pc, #452]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049ae:	6925      	ldr	r5, [r4, #16]
 80049b0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80049b4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80049b8:	432a      	orrs	r2, r5
 80049ba:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049be:	06de      	lsls	r6, r3, #27
 80049c0:	d508      	bpl.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049c2:	496c      	ldr	r1, [pc, #432]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049c4:	6965      	ldr	r5, [r4, #20]
 80049c6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80049ca:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80049ce:	432a      	orrs	r2, r5
 80049d0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049d4:	069d      	lsls	r5, r3, #26
 80049d6:	d508      	bpl.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049d8:	4966      	ldr	r1, [pc, #408]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049da:	69a5      	ldr	r5, [r4, #24]
 80049dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80049e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80049e4:	432a      	orrs	r2, r5
 80049e6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ea:	0659      	lsls	r1, r3, #25
 80049ec:	d508      	bpl.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049ee:	4961      	ldr	r1, [pc, #388]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80049f0:	69e5      	ldr	r5, [r4, #28]
 80049f2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80049f6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80049fa:	432a      	orrs	r2, r5
 80049fc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a00:	061a      	lsls	r2, r3, #24
 8004a02:	d508      	bpl.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a04:	495b      	ldr	r1, [pc, #364]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a06:	6a25      	ldr	r5, [r4, #32]
 8004a08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a0c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004a10:	432a      	orrs	r2, r5
 8004a12:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a16:	05df      	lsls	r7, r3, #23
 8004a18:	d508      	bpl.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a1a:	4956      	ldr	r1, [pc, #344]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a1c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8004a1e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a22:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004a26:	432a      	orrs	r2, r5
 8004a28:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a2c:	039e      	lsls	r6, r3, #14
 8004a2e:	d508      	bpl.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a30:	4950      	ldr	r1, [pc, #320]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a32:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8004a34:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8004a38:	f022 0203 	bic.w	r2, r2, #3
 8004a3c:	432a      	orrs	r2, r5
 8004a3e:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a42:	059d      	lsls	r5, r3, #22
 8004a44:	d508      	bpl.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a46:	494b      	ldr	r1, [pc, #300]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a48:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004a4a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a4e:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8004a52:	432a      	orrs	r2, r5
 8004a54:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a58:	0559      	lsls	r1, r3, #21
 8004a5a:	d50b      	bpl.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a5c:	4945      	ldr	r1, [pc, #276]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a5e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8004a60:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a64:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004a68:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a6a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a6e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a72:	d07a      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x2ba>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a74:	051a      	lsls	r2, r3, #20
 8004a76:	d50b      	bpl.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a78:	493e      	ldr	r1, [pc, #248]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a7a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8004a7c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a80:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8004a84:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a86:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a8a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a8e:	d075      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a90:	04df      	lsls	r7, r3, #19
 8004a92:	d50b      	bpl.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a94:	4937      	ldr	r1, [pc, #220]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004a96:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8004a98:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004a9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004aa0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004aa2:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004aa6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004aaa:	d06c      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004aac:	049e      	lsls	r6, r3, #18
 8004aae:	d50b      	bpl.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ab0:	4930      	ldr	r1, [pc, #192]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ab2:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8004ab4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ab8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004abc:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004abe:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ac2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ac6:	d063      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ac8:	045d      	lsls	r5, r3, #17
 8004aca:	d50b      	bpl.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004acc:	4929      	ldr	r1, [pc, #164]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004ace:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8004ad0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ad4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004ad8:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ada:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ade:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ae2:	d05a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ae4:	0419      	lsls	r1, r3, #16
 8004ae6:	d50b      	bpl.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004ae8:	4922      	ldr	r1, [pc, #136]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004aea:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8004aec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004af0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004af4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004af6:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004afa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004afe:	d051      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004b00:	03da      	lsls	r2, r3, #15
 8004b02:	d50b      	bpl.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004b04:	491b      	ldr	r1, [pc, #108]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b06:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8004b08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004b0c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8004b10:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004b12:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004b16:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004b1a:	d048      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004b1c:	035b      	lsls	r3, r3, #13
 8004b1e:	d50b      	bpl.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004b20:	4a14      	ldr	r2, [pc, #80]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b22:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004b24:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8004b28:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004b2c:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004b2e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004b32:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004b36:	d03f      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x308>
  }

#endif /* QUADSPI */

  return status;
}
 8004b38:	b002      	add	sp, #8
 8004b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b3e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b40:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004b44:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b4c:	9301      	str	r3, [sp, #4]
 8004b4e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004b50:	2701      	movs	r7, #1
 8004b52:	e6bb      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b54:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8004b56:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8004b58:	2f00      	cmp	r7, #0
 8004b5a:	f43f af04 	beq.w	8004966 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5e:	4905      	ldr	r1, [pc, #20]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004b60:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004b62:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004b66:	658a      	str	r2, [r1, #88]	@ 0x58
 8004b68:	e6fd      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b6a:	68ca      	ldr	r2, [r1, #12]
 8004b6c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004b70:	60ca      	str	r2, [r1, #12]
 8004b72:	e77f      	b.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b7c:	68ca      	ldr	r2, [r1, #12]
 8004b7e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004b82:	60ca      	str	r2, [r1, #12]
 8004b84:	e784      	b.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b86:	68ca      	ldr	r2, [r1, #12]
 8004b88:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004b8c:	60ca      	str	r2, [r1, #12]
 8004b8e:	e78d      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b90:	68ca      	ldr	r2, [r1, #12]
 8004b92:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004b96:	60ca      	str	r2, [r1, #12]
 8004b98:	e796      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b9a:	68ca      	ldr	r2, [r1, #12]
 8004b9c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004ba0:	60ca      	str	r2, [r1, #12]
 8004ba2:	e79f      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ba4:	68ca      	ldr	r2, [r1, #12]
 8004ba6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004baa:	60ca      	str	r2, [r1, #12]
 8004bac:	e7a8      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004bae:	68ca      	ldr	r2, [r1, #12]
 8004bb0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004bb4:	60ca      	str	r2, [r1, #12]
 8004bb6:	e7b1      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb8:	68d3      	ldr	r3, [r2, #12]
 8004bba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bbe:	60d3      	str	r3, [r2, #12]
}
 8004bc0:	b002      	add	sp, #8
 8004bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bc6:	bf00      	nop

08004bc8 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d077      	beq.n	8004cbc <HAL_SPI_Init+0xf4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bcc:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 8004bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd2:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bd4:	2a00      	cmp	r2, #0
 8004bd6:	d057      	beq.n	8004c88 <HAL_SPI_Init+0xc0>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bde:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004be2:	2100      	movs	r1, #0
 8004be4:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004be6:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d05a      	beq.n	8004ca4 <HAL_SPI_Init+0xdc>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bee:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bf0:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8004bf8:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bfa:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8004bfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c02:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c04:	d846      	bhi.n	8004c94 <HAL_SPI_Init+0xcc>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c06:	d154      	bne.n	8004cb2 <HAL_SPI_Init+0xea>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c08:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c0a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c0e:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8004c12:	68a3      	ldr	r3, [r4, #8]
 8004c14:	69a6      	ldr	r6, [r4, #24]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c16:	f002 0c10 	and.w	ip, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c1a:	6862      	ldr	r2, [r4, #4]
 8004c1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c20:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8004c24:	431a      	orrs	r2, r3
 8004c26:	6923      	ldr	r3, [r4, #16]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	6962      	ldr	r2, [r4, #20]
 8004c30:	f002 0201 	and.w	r2, r2, #1
 8004c34:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c36:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004c38:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8004c3c:	f003 0308 	and.w	r3, r3, #8
 8004c40:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c44:	69e3      	ldr	r3, [r4, #28]
 8004c46:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8004c4a:	6a23      	ldr	r3, [r4, #32]
 8004c4c:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8004c50:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8004c54:	4313      	orrs	r3, r2
 8004c56:	ea43 0308 	orr.w	r3, r3, r8
 8004c5a:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c5c:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c5e:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c60:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c64:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c66:	ea4e 0306 	orr.w	r3, lr, r6
 8004c6a:	ea43 030c 	orr.w	r3, r3, ip
 8004c6e:	4303      	orrs	r3, r0
 8004c70:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c72:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c74:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004c7a:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c7c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c7e:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c80:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d

  return HAL_OK;
}
 8004c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c88:	6843      	ldr	r3, [r0, #4]
 8004c8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c8e:	d0a6      	beq.n	8004bde <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c90:	61c2      	str	r2, [r0, #28]
 8004c92:	e7a4      	b.n	8004bde <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c94:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8004c98:	d112      	bne.n	8004cc0 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c9a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c9c:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c9e:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8004ca2:	e7b6      	b.n	8004c12 <HAL_SPI_Init+0x4a>
    hspi->Lock = HAL_UNLOCKED;
 8004ca4:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8004ca8:	4620      	mov	r0, r4
 8004caa:	f7fd fe25 	bl	80028f8 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cae:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004cb0:	e79d      	b.n	8004bee <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cb2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cb6:	2500      	movs	r5, #0
 8004cb8:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004cba:	e7aa      	b.n	8004c12 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8004cbc:	2001      	movs	r0, #1
}
 8004cbe:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e7f8      	b.n	8004cb6 <HAL_SPI_Init+0xee>

08004cc4 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004cc4:	b348      	cbz	r0, 8004d1a <HAL_SRAM_Init+0x56>
{
 8004cc6:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004cc8:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8004ccc:	4615      	mov	r5, r2
 8004cce:	460e      	mov	r6, r1
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004cd6:	b1db      	cbz	r3, 8004d10 <HAL_SRAM_Init+0x4c>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004cd8:	4621      	mov	r1, r4
 8004cda:	f851 0b08 	ldr.w	r0, [r1], #8
 8004cde:	f000 fa2d 	bl	800513c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004ce2:	68a2      	ldr	r2, [r4, #8]
 8004ce4:	6820      	ldr	r0, [r4, #0]
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	f000 fa9c 	bl	8005224 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004cec:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8004cf0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004cf2:	4629      	mov	r1, r5
 8004cf4:	f000 fac2 	bl	800527c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004cf8:	6822      	ldr	r2, [r4, #0]
 8004cfa:	68a1      	ldr	r1, [r4, #8]
 8004cfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004d00:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004d02:	432b      	orrs	r3, r5
 8004d04:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 8004d08:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51

  return HAL_OK;
 8004d0c:	2000      	movs	r0, #0
}
 8004d0e:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8004d10:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
    HAL_SRAM_MspInit(hsram);
 8004d14:	f7fd fe42 	bl	800299c <HAL_SRAM_MspInit>
 8004d18:	e7de      	b.n	8004cd8 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 8004d1a:	2001      	movs	r0, #1
}
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop

08004d20 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d20:	2800      	cmp	r0, #0
 8004d22:	f000 8099 	beq.w	8004e58 <HAL_TIM_Base_Init+0x138>
{
 8004d26:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d28:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d07d      	beq.n	8004e32 <HAL_TIM_Base_Init+0x112>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d36:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d38:	4948      	ldr	r1, [pc, #288]	@ (8004e5c <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d40:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8004d42:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d44:	d061      	beq.n	8004e0a <HAL_TIM_Base_Init+0xea>
 8004d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d4a:	d029      	beq.n	8004da0 <HAL_TIM_Base_Init+0x80>
 8004d4c:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8004d50:	428b      	cmp	r3, r1
 8004d52:	d025      	beq.n	8004da0 <HAL_TIM_Base_Init+0x80>
 8004d54:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d58:	428b      	cmp	r3, r1
 8004d5a:	d021      	beq.n	8004da0 <HAL_TIM_Base_Init+0x80>
 8004d5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d60:	428b      	cmp	r3, r1
 8004d62:	d01d      	beq.n	8004da0 <HAL_TIM_Base_Init+0x80>
 8004d64:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8004d68:	428b      	cmp	r3, r1
 8004d6a:	d04e      	beq.n	8004e0a <HAL_TIM_Base_Init+0xea>
 8004d6c:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8004d70:	428b      	cmp	r3, r1
 8004d72:	d04a      	beq.n	8004e0a <HAL_TIM_Base_Init+0xea>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d74:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8004d78:	428b      	cmp	r3, r1
 8004d7a:	d05f      	beq.n	8004e3c <HAL_TIM_Base_Init+0x11c>
 8004d7c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d80:	428b      	cmp	r3, r1
 8004d82:	d05b      	beq.n	8004e3c <HAL_TIM_Base_Init+0x11c>
 8004d84:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	d057      	beq.n	8004e3c <HAL_TIM_Base_Init+0x11c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d8c:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d8e:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d90:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d96:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8004d98:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d9a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d9c:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d9e:	e010      	b.n	8004dc2 <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 8004da0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004da2:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004da4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004da8:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8004daa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dae:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004db0:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004db2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004db6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004db8:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8004dba:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004dbc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dbe:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004dc0:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	07d2      	lsls	r2, r2, #31
 8004dca:	d503      	bpl.n	8004dd4 <HAL_TIM_Base_Init+0xb4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	f022 0201 	bic.w	r2, r2, #1
 8004dd2:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dda:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004dde:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004de2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004de6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004dea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004dee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004df6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004dfa:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004dfe:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004e02:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004e06:	2000      	movs	r0, #0
}
 8004e08:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004e0a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e0c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e0e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e12:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e14:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e18:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e1a:	69a1      	ldr	r1, [r4, #24]
 8004e1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e20:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8004e22:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e24:	68e2      	ldr	r2, [r4, #12]
 8004e26:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e28:	6862      	ldr	r2, [r4, #4]
 8004e2a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004e2c:	6962      	ldr	r2, [r4, #20]
 8004e2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e30:	e7c7      	b.n	8004dc2 <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 8004e32:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004e36:	f7fd fd9b 	bl	8002970 <HAL_TIM_Base_MspInit>
 8004e3a:	e77c      	b.n	8004d36 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e3c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e3e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e40:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e44:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e4a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e4c:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8004e4e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004e50:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e52:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e54:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e56:	e7e9      	b.n	8004e2c <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 8004e58:	2001      	movs	r0, #1
}
 8004e5a:	4770      	bx	lr
 8004e5c:	40012c00 	.word	0x40012c00

08004e60 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004e60:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d12f      	bne.n	8004ec8 <HAL_TIM_Base_Start+0x68>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e68:	6803      	ldr	r3, [r0, #0]
 8004e6a:	4a18      	ldr	r2, [pc, #96]	@ (8004ecc <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e6e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8004e70:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e74:	d01a      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e7a:	d017      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e7c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d013      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e84:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d00f      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00b      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e94:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d007      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004e9c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d003      	beq.n	8004eac <HAL_TIM_Base_Start+0x4c>
 8004ea4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d107      	bne.n	8004ebc <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eac:	6899      	ldr	r1, [r3, #8]
 8004eae:	4a08      	ldr	r2, [pc, #32]	@ (8004ed0 <HAL_TIM_Base_Start+0x70>)
 8004eb0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb2:	2a06      	cmp	r2, #6
 8004eb4:	d006      	beq.n	8004ec4 <HAL_TIM_Base_Start+0x64>
 8004eb6:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8004eba:	d003      	beq.n	8004ec4 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	4770      	bx	lr
    return HAL_ERROR;
 8004ec8:	2001      	movs	r0, #1
}
 8004eca:	4770      	bx	lr
 8004ecc:	40012c00 	.word	0x40012c00
 8004ed0:	00010007 	.word	0x00010007

08004ed4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004ed4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	f000 8091 	beq.w	8005000 <HAL_TIM_ConfigClockSource+0x12c>
 8004ede:	4602      	mov	r2, r0
{
 8004ee0:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee2:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8004ee4:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee6:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8004eea:	2001      	movs	r0, #1
 8004eec:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004ef0:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef2:	4b61      	ldr	r3, [pc, #388]	@ (8005078 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004ef4:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8004ef6:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004ef8:	680b      	ldr	r3, [r1, #0]
 8004efa:	2b70      	cmp	r3, #112	@ 0x70
 8004efc:	f000 80ac 	beq.w	8005058 <HAL_TIM_ConfigClockSource+0x184>
 8004f00:	d827      	bhi.n	8004f52 <HAL_TIM_ConfigClockSource+0x7e>
 8004f02:	2b50      	cmp	r3, #80	@ 0x50
 8004f04:	d07e      	beq.n	8005004 <HAL_TIM_ConfigClockSource+0x130>
 8004f06:	d93e      	bls.n	8004f86 <HAL_TIM_ConfigClockSource+0xb2>
 8004f08:	2b60      	cmp	r3, #96	@ 0x60
 8004f0a:	d11a      	bne.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f0c:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8004f0e:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8004f10:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f12:	6a21      	ldr	r1, [r4, #32]
 8004f14:	f021 0110 	bic.w	r1, r1, #16
 8004f18:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1a:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f20:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f24:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f28:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f2c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004f2e:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f30:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f32:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f3a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f3e:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f40:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f42:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004f44:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f46:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004f4a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8004f4e:	bc30      	pop	{r4, r5}
 8004f50:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004f52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f56:	d06f      	beq.n	8005038 <HAL_TIM_ConfigClockSource+0x164>
 8004f58:	d941      	bls.n	8004fde <HAL_TIM_ConfigClockSource+0x10a>
 8004f5a:	4948      	ldr	r1, [pc, #288]	@ (800507c <HAL_TIM_ConfigClockSource+0x1a8>)
 8004f5c:	428b      	cmp	r3, r1
 8004f5e:	d008      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
 8004f60:	d92d      	bls.n	8004fbe <HAL_TIM_ConfigClockSource+0xea>
 8004f62:	4947      	ldr	r1, [pc, #284]	@ (8005080 <HAL_TIM_ConfigClockSource+0x1ac>)
 8004f64:	428b      	cmp	r3, r1
 8004f66:	d004      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
 8004f68:	f023 0c20 	bic.w	ip, r3, #32
 8004f6c:	3910      	subs	r1, #16
 8004f6e:	458c      	cmp	ip, r1
 8004f70:	d1e7      	bne.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 8004f72:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f74:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8004f78:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f7c:	4319      	orrs	r1, r3
 8004f7e:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8004f82:	60a1      	str	r1, [r4, #8]
}
 8004f84:	e02e      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8004f86:	2b40      	cmp	r3, #64	@ 0x40
 8004f88:	d12e      	bne.n	8004fe8 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 8004f8a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004f8c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f8e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f90:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004f94:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f96:	6a23      	ldr	r3, [r4, #32]
 8004f98:	f023 0301 	bic.w	r3, r3, #1
 8004f9c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fa0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fa4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004fa8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004faa:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004fac:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fae:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fb6:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8004fba:	60a3      	str	r3, [r4, #8]
}
 8004fbc:	e012      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8004fbe:	3920      	subs	r1, #32
 8004fc0:	428b      	cmp	r3, r1
 8004fc2:	d0d6      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
 8004fc4:	d904      	bls.n	8004fd0 <HAL_TIM_ConfigClockSource+0xfc>
 8004fc6:	492f      	ldr	r1, [pc, #188]	@ (8005084 <HAL_TIM_ConfigClockSource+0x1b0>)
 8004fc8:	428b      	cmp	r3, r1
 8004fca:	d0d2      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004fcc:	2001      	movs	r0, #1
 8004fce:	e7b8      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004fd0:	f023 0110 	bic.w	r1, r3, #16
 8004fd4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004fd8:	d0cb      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004fda:	2001      	movs	r0, #1
 8004fdc:	e7b1      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe2:	d1ae      	bne.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	e7ac      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004fe8:	d8ab      	bhi.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
 8004fea:	2b20      	cmp	r3, #32
 8004fec:	d0c1      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
 8004fee:	d903      	bls.n	8004ff8 <HAL_TIM_ConfigClockSource+0x124>
 8004ff0:	2b30      	cmp	r3, #48	@ 0x30
 8004ff2:	d0be      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	e7a4      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004ff8:	f033 0110 	bics.w	r1, r3, #16
 8004ffc:	d1a1      	bne.n	8004f42 <HAL_TIM_ConfigClockSource+0x6e>
 8004ffe:	e7b8      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8005000:	2002      	movs	r0, #2
}
 8005002:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8005004:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005006:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8005008:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800500a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800500e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005010:	6a23      	ldr	r3, [r4, #32]
 8005012:	f023 0301 	bic.w	r3, r3, #1
 8005016:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005018:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800501a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800501e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005022:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005024:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005026:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005028:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005030:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005034:	60a3      	str	r3, [r4, #8]
}
 8005036:	e7d5      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x110>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005038:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800503c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800503e:	432b      	orrs	r3, r5
 8005040:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005042:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005046:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800504a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800504c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800504e:	68a3      	ldr	r3, [r4, #8]
 8005050:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005054:	60a3      	str	r3, [r4, #8]
      break;
 8005056:	e7c5      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005058:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800505c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800505e:	432b      	orrs	r3, r5
 8005060:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005062:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005066:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800506a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800506c:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800506e:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005070:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005074:	60a3      	str	r3, [r4, #8]
      break;
 8005076:	e7b5      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x110>
 8005078:	ffce0088 	.word	0xffce0088
 800507c:	00100040 	.word	0x00100040
 8005080:	00100060 	.word	0x00100060
 8005084:	00100030 	.word	0x00100030

08005088 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005088:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800508c:	2b01      	cmp	r3, #1
 800508e:	d04e      	beq.n	800512e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8005090:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005092:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005094:	4d27      	ldr	r5, [pc, #156]	@ (8005134 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005096:	2302      	movs	r3, #2
 8005098:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800509c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800509e:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050a0:	680c      	ldr	r4, [r1, #0]
 80050a2:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 80050a4:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050a6:	d02c      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050a8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80050ac:	42aa      	cmp	r2, r5
 80050ae:	d033      	beq.n	8005118 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80050b0:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80050b4:	42aa      	cmp	r2, r5
 80050b6:	d024      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 80050b8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80050bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c0:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80050c6:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c8:	d00e      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80050ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005138 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d00b      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80050d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d007      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80050d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050dc:	429a      	cmp	r2, r3
 80050de:	d003      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80050e0:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d104      	bne.n	80050f2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e8:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ea:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ee:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f0:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80050f2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80050f4:	2301      	movs	r3, #1
 80050f6:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80050fa:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 80050fe:	bc30      	pop	{r4, r5}
 8005100:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005102:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005104:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005108:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800510a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800510e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005112:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8005114:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005116:	e7e7      	b.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005118:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800511a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800511e:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8005120:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005128:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 800512a:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800512c:	e7dc      	b.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 800512e:	2002      	movs	r0, #2
}
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	40012c00 	.word	0x40012c00
 8005138:	40000400 	.word	0x40000400

0800513c <FMC_NORSRAM_Init>:
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800513c:	680a      	ldr	r2, [r1, #0]
 800513e:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8005142:	f023 0301 	bic.w	r3, r3, #1
{
 8005146:	b4f0      	push	{r4, r5, r6, r7}

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005148:	688d      	ldr	r5, [r1, #8]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800514a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800514e:	684b      	ldr	r3, [r1, #4]
  btcr_reg |= Init->ContinuousClock;
 8005150:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
  btcr_reg |= Init->WriteFifo;
 8005152:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005154:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 8005158:	432b      	orrs	r3, r5
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800515a:	f1a5 0c08 	sub.w	ip, r5, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800515e:	68cd      	ldr	r5, [r1, #12]
 8005160:	432b      	orrs	r3, r5
 8005162:	690d      	ldr	r5, [r1, #16]
 8005164:	432b      	orrs	r3, r5
 8005166:	694d      	ldr	r5, [r1, #20]
 8005168:	432b      	orrs	r3, r5
 800516a:	698d      	ldr	r5, [r1, #24]
 800516c:	432b      	orrs	r3, r5
 800516e:	69cd      	ldr	r5, [r1, #28]
 8005170:	432b      	orrs	r3, r5
 8005172:	6a0d      	ldr	r5, [r1, #32]
 8005174:	432b      	orrs	r3, r5
 8005176:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8005178:	432b      	orrs	r3, r5
 800517a:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 800517c:	432b      	orrs	r3, r5
 800517e:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8005180:	432b      	orrs	r3, r5
 8005182:	4323      	orrs	r3, r4
 8005184:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 8005186:	4333      	orrs	r3, r6
 8005188:	432b      	orrs	r3, r5
 800518a:	6b8d      	ldr	r5, [r1, #56]	@ 0x38
 800518c:	432b      	orrs	r3, r5
 800518e:	4d24      	ldr	r5, [pc, #144]	@ (8005220 <FMC_NORSRAM_Init+0xe4>)
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005190:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005194:	403d      	ands	r5, r7
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005196:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800519a:	432b      	orrs	r3, r5
 800519c:	ea43 138c 	orr.w	r3, r3, ip, lsl #6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80051a0:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80051a4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80051a8:	d007      	beq.n	80051ba <FMC_NORSRAM_Init+0x7e>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80051aa:	b962      	cbnz	r2, 80051c6 <FMC_NORSRAM_Init+0x8a>
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 80051ac:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d020      	beq.n	80051f6 <FMC_NORSRAM_Init+0xba>
        break;
    }
  }

  return HAL_OK;
}
 80051b4:	2000      	movs	r0, #0
 80051b6:	bcf0      	pop	{r4, r5, r6, r7}
 80051b8:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80051ba:	2a00      	cmp	r2, #0
 80051bc:	d0f6      	beq.n	80051ac <FMC_NORSRAM_Init+0x70>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80051be:	6803      	ldr	r3, [r0, #0]
 80051c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051c4:	6003      	str	r3, [r0, #0]
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80051c6:	6803      	ldr	r3, [r0, #0]
 80051c8:	431e      	orrs	r6, r3
 80051ca:	6006      	str	r6, [r0, #0]
  if (Init->MaxChipSelectPulse == ENABLE)
 80051cc:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d1ef      	bne.n	80051b4 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80051d4:	6a03      	ldr	r3, [r0, #32]
 80051d6:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	041b      	lsls	r3, r3, #16
 80051dc:	430b      	orrs	r3, r1
    switch (Init->NSBank)
 80051de:	2a04      	cmp	r2, #4
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80051e0:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 80051e2:	d018      	beq.n	8005216 <FMC_NORSRAM_Init+0xda>
 80051e4:	d812      	bhi.n	800520c <FMC_NORSRAM_Init+0xd0>
 80051e6:	b162      	cbz	r2, 8005202 <FMC_NORSRAM_Init+0xc6>
 80051e8:	2a02      	cmp	r2, #2
 80051ea:	d10f      	bne.n	800520c <FMC_NORSRAM_Init+0xd0>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 80051ec:	6a03      	ldr	r3, [r0, #32]
 80051ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051f2:	6203      	str	r3, [r0, #32]
        break;
 80051f4:	e7de      	b.n	80051b4 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80051f6:	6a03      	ldr	r3, [r0, #32]
 80051f8:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
 80051fa:	0c1b      	lsrs	r3, r3, #16
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	4313      	orrs	r3, r2
 8005200:	6203      	str	r3, [r0, #32]
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8005202:	6a03      	ldr	r3, [r0, #32]
 8005204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005208:	6203      	str	r3, [r0, #32]
        break;
 800520a:	e7d3      	b.n	80051b4 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800520c:	6a03      	ldr	r3, [r0, #32]
 800520e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005212:	6203      	str	r3, [r0, #32]
        break;
 8005214:	e7ce      	b.n	80051b4 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8005216:	6a03      	ldr	r3, [r0, #32]
 8005218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800521c:	6203      	str	r3, [r0, #32]
        break;
 800521e:	e7c9      	b.n	80051b4 <FMC_NORSRAM_Init+0x78>
 8005220:	ff000480 	.word	0xff000480

08005224 <FMC_NORSRAM_Timing_Init>:
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8005224:	694b      	ldr	r3, [r1, #20]
{
 8005226:	b510      	push	{r4, lr}
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8005228:	f103 3cff 	add.w	ip, r3, #4294967295
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800522c:	69cc      	ldr	r4, [r1, #28]
 800522e:	680b      	ldr	r3, [r1, #0]
 8005230:	4323      	orrs	r3, r4
 8005232:	684c      	ldr	r4, [r1, #4]
 8005234:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8005238:	688c      	ldr	r4, [r1, #8]
 800523a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800523e:	68cc      	ldr	r4, [r1, #12]
 8005240:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8005244:	690c      	ldr	r4, [r1, #16]
 8005246:	6989      	ldr	r1, [r1, #24]
 8005248:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  Device->BTCR[Bank + 1U] =
 800524c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800524e:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8005252:	3902      	subs	r1, #2
 8005254:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  Device->BTCR[Bank + 1U] =
 8005258:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    Timing->AccessMode;

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800525c:	6803      	ldr	r3, [r0, #0]
 800525e:	02db      	lsls	r3, r3, #11
 8005260:	d509      	bpl.n	8005276 <FMC_NORSRAM_Timing_Init+0x52>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8005262:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8005264:	6842      	ldr	r2, [r0, #4]
 8005266:	4313      	orrs	r3, r2
 8005268:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
 800526c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005270:	ea43 030e 	orr.w	r3, r3, lr
 8005274:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 8005276:	2000      	movs	r0, #0
 8005278:	bd10      	pop	{r4, pc}
 800527a:	bf00      	nop

0800527c <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800527c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005280:	d005      	beq.n	800528e <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005282:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8005286:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800528a:	2000      	movs	r0, #0
 800528c:	4770      	bx	lr
{
 800528e:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005290:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8005294:	69cd      	ldr	r5, [r1, #28]
 8005296:	680b      	ldr	r3, [r1, #0]
 8005298:	f004 6c7f 	and.w	ip, r4, #267386880	@ 0xff00000
 800529c:	684c      	ldr	r4, [r1, #4]
 800529e:	432b      	orrs	r3, r5
 80052a0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80052a4:	688c      	ldr	r4, [r1, #8]
 80052a6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80052aa:	68cc      	ldr	r4, [r1, #12]
 80052ac:	6909      	ldr	r1, [r1, #16]
 80052ae:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 80052b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80052b6:	ea43 030c 	orr.w	r3, r3, ip
 80052ba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 80052be:	bc30      	pop	{r4, r5}
 80052c0:	2000      	movs	r0, #0
 80052c2:	4770      	bx	lr

080052c4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80052c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80052c8:	680d      	ldr	r5, [r1, #0]
{
 80052ca:	b083      	sub	sp, #12
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052cc:	fa95 f2a5 	rbit	r2, r5
  if (value == 0U)
 80052d0:	2a00      	cmp	r2, #0
 80052d2:	f000 808f 	beq.w	80053f4 <LL_GPIO_Init+0x130>
  return __builtin_clz(value);
 80052d6:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80052da:	fa35 f302 	lsrs.w	r3, r5, r2
 80052de:	f000 8089 	beq.w	80053f4 <LL_GPIO_Init+0x130>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80052e2:	43eb      	mvns	r3, r5
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80052e4:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80052e8:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	e037      	b.n	8005360 <LL_GPIO_Init+0x9c>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80052f0:	f8d1 8010 	ldr.w	r8, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80052f4:	f8d0 900c 	ldr.w	r9, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f8:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80052fc:	b137      	cbz	r7, 800530c <LL_GPIO_Init+0x48>
  return __builtin_clz(value);
 80052fe:	fab7 f787 	clz	r7, r7
 8005302:	007f      	lsls	r7, r7, #1
 8005304:	fa0e f707 	lsl.w	r7, lr, r7
 8005308:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8005310:	2f00      	cmp	r7, #0
 8005312:	d075      	beq.n	8005400 <LL_GPIO_Init+0x13c>
  return __builtin_clz(value);
 8005314:	fab7 f787 	clz	r7, r7
 8005318:	007f      	lsls	r7, r7, #1
 800531a:	fa08 f807 	lsl.w	r8, r8, r7
 800531e:	ea48 0709 	orr.w	r7, r8, r9

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005322:	2c02      	cmp	r4, #2
 8005324:	60c7      	str	r7, [r0, #12]
 8005326:	d047      	beq.n	80053b8 <LL_GPIO_Init+0xf4>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005328:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800532a:	fa93 f8a3 	rbit	r8, r3
  if (value == 0U)
 800532e:	f1b8 0f00 	cmp.w	r8, #0
 8005332:	d007      	beq.n	8005344 <LL_GPIO_Init+0x80>
  return __builtin_clz(value);
 8005334:	fab8 f888 	clz	r8, r8
 8005338:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800533c:	fa0e f808 	lsl.w	r8, lr, r8
 8005340:	ea27 0708 	bic.w	r7, r7, r8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005344:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8005348:	2b00      	cmp	r3, #0
 800534a:	d057      	beq.n	80053fc <LL_GPIO_Init+0x138>
  return __builtin_clz(value);
 800534c:	fab3 f383 	clz	r3, r3
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	409c      	lsls	r4, r3
 8005354:	433c      	orrs	r4, r7
 8005356:	6004      	str	r4, [r0, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 8005358:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800535a:	fa35 f302 	lsrs.w	r3, r5, r2
 800535e:	d049      	beq.n	80053f4 <LL_GPIO_Init+0x130>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8005360:	fa0c f302 	lsl.w	r3, ip, r2
    if (currentpin != 0x00u)
 8005364:	402b      	ands	r3, r5
 8005366:	d0f7      	beq.n	8005358 <LL_GPIO_Init+0x94>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005368:	684c      	ldr	r4, [r1, #4]
 800536a:	1e67      	subs	r7, r4, #1
 800536c:	2f01      	cmp	r7, #1
 800536e:	d8bf      	bhi.n	80052f0 <LL_GPIO_Init+0x2c>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005370:	f8d1 8008 	ldr.w	r8, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8005374:	f8d0 9008 	ldr.w	r9, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005378:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 800537c:	b137      	cbz	r7, 800538c <LL_GPIO_Init+0xc8>
  return __builtin_clz(value);
 800537e:	fab7 f787 	clz	r7, r7
 8005382:	007f      	lsls	r7, r7, #1
 8005384:	fa0e f707 	lsl.w	r7, lr, r7
 8005388:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800538c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8005390:	2f00      	cmp	r7, #0
 8005392:	d055      	beq.n	8005440 <LL_GPIO_Init+0x17c>
  return __builtin_clz(value);
 8005394:	fab7 f787 	clz	r7, r7
 8005398:	007f      	lsls	r7, r7, #1
 800539a:	fa08 f807 	lsl.w	r8, r8, r7
 800539e:	ea48 0709 	orr.w	r7, r8, r9
 80053a2:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80053a4:	6847      	ldr	r7, [r0, #4]
 80053a6:	9e01      	ldr	r6, [sp, #4]
 80053a8:	4037      	ands	r7, r6
 80053aa:	68ce      	ldr	r6, [r1, #12]
 80053ac:	fb06 f805 	mul.w	r8, r6, r5
 80053b0:	ea47 0708 	orr.w	r7, r7, r8
 80053b4:	6047      	str	r7, [r0, #4]
}
 80053b6:	e79b      	b.n	80052f0 <LL_GPIO_Init+0x2c>
        if (currentpin < LL_GPIO_PIN_8)
 80053b8:	2bff      	cmp	r3, #255	@ 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80053ba:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 80053be:	d821      	bhi.n	8005404 <LL_GPIO_Init+0x140>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80053c0:	f8d0 8020 	ldr.w	r8, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80053c8:	b147      	cbz	r7, 80053dc <LL_GPIO_Init+0x118>
  return __builtin_clz(value);
 80053ca:	fab7 f787 	clz	r7, r7
 80053ce:	00bf      	lsls	r7, r7, #2
 80053d0:	f04f 0a0f 	mov.w	sl, #15
 80053d4:	fa0a f707 	lsl.w	r7, sl, r7
 80053d8:	ea28 0807 	bic.w	r8, r8, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053dc:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80053e0:	b397      	cbz	r7, 8005448 <LL_GPIO_Init+0x184>
  return __builtin_clz(value);
 80053e2:	fab7 f787 	clz	r7, r7
 80053e6:	00bf      	lsls	r7, r7, #2
 80053e8:	fa09 f707 	lsl.w	r7, r9, r7
 80053ec:	ea47 0708 	orr.w	r7, r7, r8
 80053f0:	6207      	str	r7, [r0, #32]
}
 80053f2:	e799      	b.n	8005328 <LL_GPIO_Init+0x64>
  }
  return (SUCCESS);
}
 80053f4:	2000      	movs	r0, #0
 80053f6:	b003      	add	sp, #12
 80053f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053fc:	2340      	movs	r3, #64	@ 0x40
 80053fe:	e7a8      	b.n	8005352 <LL_GPIO_Init+0x8e>
 8005400:	2740      	movs	r7, #64	@ 0x40
 8005402:	e78a      	b.n	800531a <LL_GPIO_Init+0x56>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005404:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 8005408:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540a:	fa97 faa7 	rbit	sl, r7
  if (value == 0U)
 800540e:	f1ba 0f00 	cmp.w	sl, #0
 8005412:	d009      	beq.n	8005428 <LL_GPIO_Init+0x164>
  return __builtin_clz(value);
 8005414:	faba fa8a 	clz	sl, sl
 8005418:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800541c:	f04f 0b0f 	mov.w	fp, #15
 8005420:	fa0b fa0a 	lsl.w	sl, fp, sl
 8005424:	ea28 080a 	bic.w	r8, r8, sl
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005428:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 800542c:	b157      	cbz	r7, 8005444 <LL_GPIO_Init+0x180>
  return __builtin_clz(value);
 800542e:	fab7 f787 	clz	r7, r7
 8005432:	00bf      	lsls	r7, r7, #2
 8005434:	fa09 f907 	lsl.w	r9, r9, r7
 8005438:	ea49 0708 	orr.w	r7, r9, r8
 800543c:	6247      	str	r7, [r0, #36]	@ 0x24
}
 800543e:	e773      	b.n	8005328 <LL_GPIO_Init+0x64>
 8005440:	2740      	movs	r7, #64	@ 0x40
 8005442:	e7aa      	b.n	800539a <LL_GPIO_Init+0xd6>
 8005444:	2780      	movs	r7, #128	@ 0x80
 8005446:	e7f5      	b.n	8005434 <LL_GPIO_Init+0x170>
 8005448:	2780      	movs	r7, #128	@ 0x80
 800544a:	e7cd      	b.n	80053e8 <LL_GPIO_Init+0x124>

0800544c <LL_RCC_GetUSARTClockFreq>:
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800544c:	2803      	cmp	r0, #3
{
 800544e:	b430      	push	{r4, r5}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8005450:	d032      	beq.n	80054b8 <LL_RCC_GetUSARTClockFreq+0x6c>
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8005452:	280c      	cmp	r0, #12
 8005454:	d004      	beq.n	8005460 <LL_RCC_GetUSARTClockFreq+0x14>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8005456:	2830      	cmp	r0, #48	@ 0x30
 8005458:	d057      	beq.n	800550a <LL_RCC_GetUSARTClockFreq+0xbe>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800545a:	2000      	movs	r0, #0
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
}
 800545c:	bc30      	pop	{r4, r5}
 800545e:	4770      	bx	lr
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8005460:	4a66      	ldr	r2, [pc, #408]	@ (80055fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005462:	4967      	ldr	r1, [pc, #412]	@ (8005600 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8005464:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005468:	f003 030c 	and.w	r3, r3, #12
 800546c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8005470:	428b      	cmp	r3, r1
 8005472:	d07c      	beq.n	800556e <LL_RCC_GetUSARTClockFreq+0x122>
 8005474:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8005478:	d040      	beq.n	80054fc <LL_RCC_GetUSARTClockFreq+0xb0>
 800547a:	3904      	subs	r1, #4
 800547c:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800547e:	6893      	ldr	r3, [r2, #8]
 8005480:	f003 030c 	and.w	r3, r3, #12
 8005484:	d054      	beq.n	8005530 <LL_RCC_GetUSARTClockFreq+0xe4>
static uint32_t RCC_GetSystemClockFreq(void)
{
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005486:	2b08      	cmp	r3, #8
 8005488:	f000 80b6 	beq.w	80055f8 <LL_RCC_GetUSARTClockFreq+0x1ac>
 800548c:	2b0c      	cmp	r3, #12
 800548e:	d07a      	beq.n	8005586 <LL_RCC_GetUSARTClockFreq+0x13a>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005490:	485c      	ldr	r0, [pc, #368]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005492:	4b5a      	ldr	r3, [pc, #360]	@ (80055fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005494:	495c      	ldr	r1, [pc, #368]	@ (8005608 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8005496:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800549e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80054a2:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80054a4:	4959      	ldr	r1, [pc, #356]	@ (800560c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80054a6:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80054a8:	f002 021f 	and.w	r2, r2, #31
 80054ac:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80054ae:	f003 031f 	and.w	r3, r3, #31
 80054b2:	40d8      	lsrs	r0, r3
}
 80054b4:	bc30      	pop	{r4, r5}
 80054b6:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80054b8:	4a50      	ldr	r2, [pc, #320]	@ (80055fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80054ba:	4955      	ldr	r1, [pc, #340]	@ (8005610 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80054bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80054c0:	f003 0303 	and.w	r3, r3, #3
 80054c4:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80054c8:	428b      	cmp	r3, r1
 80054ca:	d050      	beq.n	800556e <LL_RCC_GetUSARTClockFreq+0x122>
 80054cc:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 80054d0:	d014      	beq.n	80054fc <LL_RCC_GetUSARTClockFreq+0xb0>
 80054d2:	3901      	subs	r1, #1
 80054d4:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80054d6:	6893      	ldr	r3, [r2, #8]
 80054d8:	f003 030c 	and.w	r3, r3, #12
 80054dc:	d028      	beq.n	8005530 <LL_RCC_GetUSARTClockFreq+0xe4>
  switch (LL_RCC_GetSysClkSource())
 80054de:	2b08      	cmp	r3, #8
 80054e0:	f000 8088 	beq.w	80055f4 <LL_RCC_GetUSARTClockFreq+0x1a8>
 80054e4:	2b0c      	cmp	r3, #12
 80054e6:	d069      	beq.n	80055bc <LL_RCC_GetUSARTClockFreq+0x170>
      frequency = HSI_VALUE;
 80054e8:	4846      	ldr	r0, [pc, #280]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80054ea:	4b44      	ldr	r3, [pc, #272]	@ (80055fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80054ec:	4946      	ldr	r1, [pc, #280]	@ (8005608 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80054ee:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80054f6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80054fa:	e7d2      	b.n	80054a2 <LL_RCC_GetUSARTClockFreq+0x56>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80054fc:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8005500:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8005504:	03c0      	lsls	r0, r0, #15
}
 8005506:	bc30      	pop	{r4, r5}
 8005508:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800550a:	4a3c      	ldr	r2, [pc, #240]	@ (80055fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800550c:	4941      	ldr	r1, [pc, #260]	@ (8005614 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 800550e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005512:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005516:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800551a:	428b      	cmp	r3, r1
 800551c:	d027      	beq.n	800556e <LL_RCC_GetUSARTClockFreq+0x122>
 800551e:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8005522:	d0eb      	beq.n	80054fc <LL_RCC_GetUSARTClockFreq+0xb0>
 8005524:	3910      	subs	r1, #16
 8005526:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005528:	6893      	ldr	r3, [r2, #8]
 800552a:	f003 030c 	and.w	r3, r3, #12
 800552e:	d1aa      	bne.n	8005486 <LL_RCC_GetUSARTClockFreq+0x3a>
  switch (LL_RCC_GetSysClkSource())
 8005530:	2b08      	cmp	r3, #8
 8005532:	d026      	beq.n	8005582 <LL_RCC_GetUSARTClockFreq+0x136>
 8005534:	2b0c      	cmp	r3, #12
 8005536:	d122      	bne.n	800557e <LL_RCC_GetUSARTClockFreq+0x132>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005538:	68d5      	ldr	r5, [r2, #12]
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800553a:	68d0      	ldr	r0, [r2, #12]
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800553c:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800553e:	68d3      	ldr	r3, [r2, #12]
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8005540:	4c35      	ldr	r4, [pc, #212]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005542:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8005546:	492f      	ldr	r1, [pc, #188]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005548:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800554c:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005550:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005554:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8005556:	2d03      	cmp	r5, #3
 8005558:	bf08      	it	eq
 800555a:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800555c:	3201      	adds	r2, #1
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	fb01 f000 	mul.w	r0, r1, r0
 8005564:	fbb0 f0f2 	udiv	r0, r0, r2
 8005568:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800556c:	e776      	b.n	800545c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800556e:	6810      	ldr	r0, [r2, #0]
          usart_frequency = HSI_VALUE;
 8005570:	4b24      	ldr	r3, [pc, #144]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8005572:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8005576:	bf18      	it	ne
 8005578:	4618      	movne	r0, r3
}
 800557a:	bc30      	pop	{r4, r5}
 800557c:	4770      	bx	lr
          usart_frequency = HSI_VALUE;
 800557e:	4821      	ldr	r0, [pc, #132]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return usart_frequency;
 8005580:	e76c      	b.n	800545c <LL_RCC_GetUSARTClockFreq+0x10>
      frequency = HSE_VALUE;
 8005582:	4825      	ldr	r0, [pc, #148]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8005584:	e76a      	b.n	800545c <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005586:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005588:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800558a:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800558c:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800558e:	4c22      	ldr	r4, [pc, #136]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005590:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8005594:	491b      	ldr	r1, [pc, #108]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005596:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800559a:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800559e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80055a2:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80055a4:	2d03      	cmp	r5, #3
 80055a6:	bf08      	it	eq
 80055a8:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80055aa:	3201      	adds	r2, #1
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	fb01 f000 	mul.w	r0, r1, r0
 80055b2:	fbb0 f0f2 	udiv	r0, r0, r2
 80055b6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80055ba:	e76a      	b.n	8005492 <LL_RCC_GetUSARTClockFreq+0x46>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80055bc:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80055be:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80055c0:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80055c2:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80055c4:	4c14      	ldr	r4, [pc, #80]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80055c6:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80055ca:	490e      	ldr	r1, [pc, #56]	@ (8005604 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80055cc:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80055d0:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80055d4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80055d8:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80055da:	f1bc 0f03 	cmp.w	ip, #3
 80055de:	bf08      	it	eq
 80055e0:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80055e2:	3201      	adds	r2, #1
 80055e4:	005b      	lsls	r3, r3, #1
 80055e6:	fb01 f000 	mul.w	r0, r1, r0
 80055ea:	fbb0 f0f2 	udiv	r0, r0, r2
 80055ee:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80055f2:	e77a      	b.n	80054ea <LL_RCC_GetUSARTClockFreq+0x9e>
  switch (LL_RCC_GetSysClkSource())
 80055f4:	4808      	ldr	r0, [pc, #32]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80055f6:	e778      	b.n	80054ea <LL_RCC_GetUSARTClockFreq+0x9e>
 80055f8:	4807      	ldr	r0, [pc, #28]	@ (8005618 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80055fa:	e74a      	b.n	8005492 <LL_RCC_GetUSARTClockFreq+0x46>
 80055fc:	40021000 	.word	0x40021000
 8005600:	000c0008 	.word	0x000c0008
 8005604:	00f42400 	.word	0x00f42400
 8005608:	08058c00 	.word	0x08058c00
 800560c:	08058bf8 	.word	0x08058bf8
 8005610:	00030002 	.word	0x00030002
 8005614:	00300020 	.word	0x00300020
 8005618:	007a1200 	.word	0x007a1200

0800561c <LL_RCC_GetUARTClockFreq>:
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800561c:	28c0      	cmp	r0, #192	@ 0xc0
{
 800561e:	b430      	push	{r4, r5}
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8005620:	d031      	beq.n	8005686 <LL_RCC_GetUARTClockFreq+0x6a>
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8005622:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 8005626:	d12b      	bne.n	8005680 <LL_RCC_GetUARTClockFreq+0x64>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8005628:	4a58      	ldr	r2, [pc, #352]	@ (800578c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800562a:	4959      	ldr	r1, [pc, #356]	@ (8005790 <LL_RCC_GetUARTClockFreq+0x174>)
 800562c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005630:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005634:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8005638:	428b      	cmp	r3, r1
 800563a:	d07e      	beq.n	800573a <LL_RCC_GetUARTClockFreq+0x11e>
 800563c:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8005640:	d074      	beq.n	800572c <LL_RCC_GetUARTClockFreq+0x110>
 8005642:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8005646:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005648:	6893      	ldr	r3, [r2, #8]
 800564a:	f003 030c 	and.w	r3, r3, #12
 800564e:	d04e      	beq.n	80056ee <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8005650:	2b08      	cmp	r3, #8
 8005652:	d04a      	beq.n	80056ea <LL_RCC_GetUARTClockFreq+0xce>
 8005654:	2b0c      	cmp	r3, #12
 8005656:	d07c      	beq.n	8005752 <LL_RCC_GetUARTClockFreq+0x136>
      frequency = HSI_VALUE;
 8005658:	484e      	ldr	r0, [pc, #312]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800565a:	4b4c      	ldr	r3, [pc, #304]	@ (800578c <LL_RCC_GetUARTClockFreq+0x170>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800565c:	494e      	ldr	r1, [pc, #312]	@ (8005798 <LL_RCC_GetUARTClockFreq+0x17c>)
 800565e:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005666:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800566a:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800566c:	494b      	ldr	r1, [pc, #300]	@ (800579c <LL_RCC_GetUARTClockFreq+0x180>)
 800566e:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005670:	f002 021f 	and.w	r2, r2, #31
 8005674:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005676:	f003 031f 	and.w	r3, r3, #31
 800567a:	40d8      	lsrs	r0, r3
}
 800567c:	bc30      	pop	{r4, r5}
 800567e:	4770      	bx	lr
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005680:	2000      	movs	r0, #0
}
 8005682:	bc30      	pop	{r4, r5}
 8005684:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8005686:	4a41      	ldr	r2, [pc, #260]	@ (800578c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005688:	4945      	ldr	r1, [pc, #276]	@ (80057a0 <LL_RCC_GetUARTClockFreq+0x184>)
 800568a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800568e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005692:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8005696:	428b      	cmp	r3, r1
 8005698:	d04f      	beq.n	800573a <LL_RCC_GetUARTClockFreq+0x11e>
 800569a:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800569e:	d045      	beq.n	800572c <LL_RCC_GetUARTClockFreq+0x110>
 80056a0:	3940      	subs	r1, #64	@ 0x40
 80056a2:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80056a4:	6893      	ldr	r3, [r2, #8]
 80056a6:	f003 030c 	and.w	r3, r3, #12
 80056aa:	d020      	beq.n	80056ee <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d01c      	beq.n	80056ea <LL_RCC_GetUARTClockFreq+0xce>
 80056b0:	2b0c      	cmp	r3, #12
 80056b2:	d1d1      	bne.n	8005658 <LL_RCC_GetUARTClockFreq+0x3c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80056b4:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80056b6:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80056b8:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80056ba:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80056bc:	4c39      	ldr	r4, [pc, #228]	@ (80057a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80056be:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80056c2:	4934      	ldr	r1, [pc, #208]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80056c4:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80056c8:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80056cc:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80056d0:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80056d2:	2d03      	cmp	r5, #3
 80056d4:	bf08      	it	eq
 80056d6:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80056d8:	3201      	adds	r2, #1
 80056da:	005b      	lsls	r3, r3, #1
 80056dc:	fb01 f000 	mul.w	r0, r1, r0
 80056e0:	fbb0 f0f2 	udiv	r0, r0, r2
 80056e4:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80056e8:	e7b7      	b.n	800565a <LL_RCC_GetUARTClockFreq+0x3e>
  switch (LL_RCC_GetSysClkSource())
 80056ea:	482e      	ldr	r0, [pc, #184]	@ (80057a4 <LL_RCC_GetUARTClockFreq+0x188>)
 80056ec:	e7b5      	b.n	800565a <LL_RCC_GetUARTClockFreq+0x3e>
 80056ee:	2b08      	cmp	r3, #8
 80056f0:	d02d      	beq.n	800574e <LL_RCC_GetUARTClockFreq+0x132>
 80056f2:	2b0c      	cmp	r3, #12
 80056f4:	d129      	bne.n	800574a <LL_RCC_GetUARTClockFreq+0x12e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80056f6:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80056f8:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80056fa:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80056fc:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80056fe:	4c29      	ldr	r4, [pc, #164]	@ (80057a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005700:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8005704:	4923      	ldr	r1, [pc, #140]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005706:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800570a:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800570e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005712:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8005714:	2d03      	cmp	r5, #3
 8005716:	bf08      	it	eq
 8005718:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800571a:	3201      	adds	r2, #1
 800571c:	005b      	lsls	r3, r3, #1
 800571e:	fb01 f000 	mul.w	r0, r1, r0
 8005722:	fbb0 f0f2 	udiv	r0, r0, r2
 8005726:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800572a:	e7aa      	b.n	8005682 <LL_RCC_GetUARTClockFreq+0x66>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800572c:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8005730:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8005734:	03c0      	lsls	r0, r0, #15
}
 8005736:	bc30      	pop	{r4, r5}
 8005738:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800573a:	6810      	ldr	r0, [r2, #0]
 800573c:	4b15      	ldr	r3, [pc, #84]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
 800573e:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8005742:	bf18      	it	ne
 8005744:	4618      	movne	r0, r3
 8005746:	bc30      	pop	{r4, r5}
 8005748:	4770      	bx	lr
  switch (LL_RCC_GetSysClkSource())
 800574a:	4812      	ldr	r0, [pc, #72]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
  return uart_frequency;
 800574c:	e799      	b.n	8005682 <LL_RCC_GetUARTClockFreq+0x66>
      frequency = HSE_VALUE;
 800574e:	4815      	ldr	r0, [pc, #84]	@ (80057a4 <LL_RCC_GetUARTClockFreq+0x188>)
 8005750:	e797      	b.n	8005682 <LL_RCC_GetUARTClockFreq+0x66>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005752:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005754:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005756:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005758:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800575a:	4c12      	ldr	r4, [pc, #72]	@ (80057a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800575c:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8005760:	490c      	ldr	r1, [pc, #48]	@ (8005794 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005762:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005766:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800576a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800576e:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8005770:	f1bc 0f03 	cmp.w	ip, #3
 8005774:	bf08      	it	eq
 8005776:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005778:	3201      	adds	r2, #1
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	fb01 f000 	mul.w	r0, r1, r0
 8005780:	fbb0 f0f2 	udiv	r0, r0, r2
 8005784:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8005788:	e767      	b.n	800565a <LL_RCC_GetUARTClockFreq+0x3e>
 800578a:	bf00      	nop
 800578c:	40021000 	.word	0x40021000
 8005790:	03000200 	.word	0x03000200
 8005794:	00f42400 	.word	0x00f42400
 8005798:	08058c00 	.word	0x08058c00
 800579c:	08058bf8 	.word	0x08058bf8
 80057a0:	00c00080 	.word	0x00c00080
 80057a4:	007a1200 	.word	0x007a1200

080057a8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80057a8:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057aa:	4d32      	ldr	r5, [pc, #200]	@ (8005874 <LL_TIM_Init+0xcc>)

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80057ac:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80057ae:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80057b0:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057b2:	42a8      	cmp	r0, r5
 80057b4:	d049      	beq.n	800584a <LL_TIM_Init+0xa2>
 80057b6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80057ba:	d023      	beq.n	8005804 <LL_TIM_Init+0x5c>
 80057bc:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 80057c0:	42a8      	cmp	r0, r5
 80057c2:	d01f      	beq.n	8005804 <LL_TIM_Init+0x5c>
 80057c4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80057c8:	42a8      	cmp	r0, r5
 80057ca:	d01b      	beq.n	8005804 <LL_TIM_Init+0x5c>
 80057cc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80057d0:	42a8      	cmp	r0, r5
 80057d2:	d017      	beq.n	8005804 <LL_TIM_Init+0x5c>
 80057d4:	f505 3594 	add.w	r5, r5, #75776	@ 0x12800
 80057d8:	42a8      	cmp	r0, r5
 80057da:	d036      	beq.n	800584a <LL_TIM_Init+0xa2>
 80057dc:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80057e0:	42a8      	cmp	r0, r5
 80057e2:	d032      	beq.n	800584a <LL_TIM_Init+0xa2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057e4:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 80057e8:	42a8      	cmp	r0, r5
 80057ea:	d032      	beq.n	8005852 <LL_TIM_Init+0xaa>
 80057ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80057f0:	42a8      	cmp	r0, r5
 80057f2:	d02e      	beq.n	8005852 <LL_TIM_Init+0xaa>
 80057f4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80057f8:	42a8      	cmp	r0, r5
 80057fa:	d032      	beq.n	8005862 <LL_TIM_Init+0xba>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80057fc:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80057fe:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8005800:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005802:	e01b      	b.n	800583c <LL_TIM_Init+0x94>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8005804:	684d      	ldr	r5, [r1, #4]
 8005806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580a:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800580c:	68cd      	ldr	r5, [r1, #12]
 800580e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005812:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8005814:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005816:	4b18      	ldr	r3, [pc, #96]	@ (8005878 <LL_TIM_Init+0xd0>)
  WRITE_REG(TIMx->ARR, AutoReload);
 8005818:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800581a:	4298      	cmp	r0, r3
  WRITE_REG(TIMx->PSC, Prescaler);
 800581c:	6282      	str	r2, [r0, #40]	@ 0x28
 800581e:	d00b      	beq.n	8005838 <LL_TIM_Init+0x90>
 8005820:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005824:	4298      	cmp	r0, r3
 8005826:	d007      	beq.n	8005838 <LL_TIM_Init+0x90>
 8005828:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800582c:	4298      	cmp	r0, r3
 800582e:	d003      	beq.n	8005838 <LL_TIM_Init+0x90>
 8005830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005834:	4298      	cmp	r0, r3
 8005836:	d101      	bne.n	800583c <LL_TIM_Init+0x94>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8005838:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800583a:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800583c:	6943      	ldr	r3, [r0, #20]
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8005844:	bc30      	pop	{r4, r5}
 8005846:	2000      	movs	r0, #0
 8005848:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800584a:	684d      	ldr	r5, [r1, #4]
 800584c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005850:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8005852:	68cd      	ldr	r5, [r1, #12]
 8005854:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005858:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800585a:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800585c:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 800585e:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005860:	e7ea      	b.n	8005838 <LL_TIM_Init+0x90>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8005862:	68cd      	ldr	r5, [r1, #12]
 8005864:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005868:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800586a:	4d04      	ldr	r5, [pc, #16]	@ (800587c <LL_TIM_Init+0xd4>)
 800586c:	602b      	str	r3, [r5, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800586e:	62ec      	str	r4, [r5, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8005870:	62aa      	str	r2, [r5, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005872:	e7e1      	b.n	8005838 <LL_TIM_Init+0x90>
 8005874:	40012c00 	.word	0x40012c00
 8005878:	40014000 	.word	0x40014000
 800587c:	40014800 	.word	0x40014800

08005880 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8005880:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
{
 8005884:	b430      	push	{r4, r5}
  switch (Channel)
 8005886:	f000 8118 	beq.w	8005aba <LL_TIM_OC_Init+0x23a>
 800588a:	d84e      	bhi.n	800592a <LL_TIM_OC_Init+0xaa>
 800588c:	2910      	cmp	r1, #16
 800588e:	f000 815f 	beq.w	8005b50 <LL_TIM_OC_Init+0x2d0>
 8005892:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005896:	f040 808a 	bne.w	80059ae <LL_TIM_OC_Init+0x12e>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800589a:	6a03      	ldr	r3, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800589c:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800589e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a2:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80058a4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80058a6:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80058a8:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80058aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058ae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80058b2:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 80058b6:	6815      	ldr	r5, [r2, #0]
 80058b8:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80058bc:	432c      	orrs	r4, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80058be:	6855      	ldr	r5, [r2, #4]
 80058c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058c4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c8:	4da0      	ldr	r5, [pc, #640]	@ (8005b4c <LL_TIM_OC_Init+0x2cc>)
 80058ca:	42a8      	cmp	r0, r5
 80058cc:	d013      	beq.n	80058f6 <LL_TIM_OC_Init+0x76>
 80058ce:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80058d2:	42a8      	cmp	r0, r5
 80058d4:	d00f      	beq.n	80058f6 <LL_TIM_OC_Init+0x76>
 80058d6:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80058da:	42a8      	cmp	r0, r5
 80058dc:	d00b      	beq.n	80058f6 <LL_TIM_OC_Init+0x76>
 80058de:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80058e2:	42a8      	cmp	r0, r5
 80058e4:	d007      	beq.n	80058f6 <LL_TIM_OC_Init+0x76>
 80058e6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80058ea:	42a8      	cmp	r0, r5
 80058ec:	d003      	beq.n	80058f6 <LL_TIM_OC_Init+0x76>
 80058ee:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80058f2:	42a8      	cmp	r0, r5
 80058f4:	d113      	bne.n	800591e <LL_TIM_OC_Init+0x9e>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80058f6:	6955      	ldr	r5, [r2, #20]
 80058f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058fc:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8005900:	6995      	ldr	r5, [r2, #24]
 8005902:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005906:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800590a:	6895      	ldr	r5, [r2, #8]
 800590c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005910:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8005914:	69d5      	ldr	r5, [r2, #28]
 8005916:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 800591a:	ea41 1145 	orr.w	r1, r1, r5, lsl #5

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800591e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005920:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005922:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005924:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005926:	6203      	str	r3, [r0, #32]
      break;
 8005928:	e087      	b.n	8005a3a <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 800592a:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800592e:	f000 808a 	beq.w	8005a46 <LL_TIM_OC_Init+0x1c6>
 8005932:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8005936:	f040 8083 	bne.w	8005a40 <LL_TIM_OC_Init+0x1c0>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800593a:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800593c:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800593e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005942:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005944:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8005946:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8005948:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800594c:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8005950:	ea41 2104 	orr.w	r1, r1, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8005954:	6914      	ldr	r4, [r2, #16]
 8005956:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800595a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800595e:	6854      	ldr	r4, [r2, #4]
 8005960:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005964:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005968:	4c78      	ldr	r4, [pc, #480]	@ (8005b4c <LL_TIM_OC_Init+0x2cc>)
 800596a:	42a0      	cmp	r0, r4
 800596c:	d013      	beq.n	8005996 <LL_TIM_OC_Init+0x116>
 800596e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8005972:	42a0      	cmp	r0, r4
 8005974:	d00f      	beq.n	8005996 <LL_TIM_OC_Init+0x116>
 8005976:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 800597a:	42a0      	cmp	r0, r4
 800597c:	d00b      	beq.n	8005996 <LL_TIM_OC_Init+0x116>
 800597e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005982:	42a0      	cmp	r0, r4
 8005984:	d007      	beq.n	8005996 <LL_TIM_OC_Init+0x116>
 8005986:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800598a:	42a0      	cmp	r0, r4
 800598c:	d003      	beq.n	8005996 <LL_TIM_OC_Init+0x116>
 800598e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8005992:	42a0      	cmp	r0, r4
 8005994:	d106      	bne.n	80059a4 <LL_TIM_OC_Init+0x124>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8005996:	6844      	ldr	r4, [r0, #4]
 8005998:	6995      	ldr	r5, [r2, #24]
 800599a:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 800599e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 80059a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80059a4:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80059a6:	6501      	str	r1, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR6, CompareValue);
 80059a8:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80059aa:	6203      	str	r3, [r0, #32]
      break;
 80059ac:	e045      	b.n	8005a3a <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 80059ae:	2901      	cmp	r1, #1
 80059b0:	d146      	bne.n	8005a40 <LL_TIM_OC_Init+0x1c0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80059b2:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80059b4:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80059b6:	f023 0301 	bic.w	r3, r3, #1
 80059ba:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80059bc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80059be:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80059c0:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80059c2:	f023 0302 	bic.w	r3, r3, #2
 80059c6:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80059c8:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 80059cc:	6815      	ldr	r5, [r2, #0]
 80059ce:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80059d2:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80059d4:	6855      	ldr	r5, [r2, #4]
 80059d6:	f023 0301 	bic.w	r3, r3, #1
 80059da:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059dc:	4d5b      	ldr	r5, [pc, #364]	@ (8005b4c <LL_TIM_OC_Init+0x2cc>)
 80059de:	42a8      	cmp	r0, r5
 80059e0:	d013      	beq.n	8005a0a <LL_TIM_OC_Init+0x18a>
 80059e2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80059e6:	42a8      	cmp	r0, r5
 80059e8:	d00f      	beq.n	8005a0a <LL_TIM_OC_Init+0x18a>
 80059ea:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80059ee:	42a8      	cmp	r0, r5
 80059f0:	d00b      	beq.n	8005a0a <LL_TIM_OC_Init+0x18a>
 80059f2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80059f6:	42a8      	cmp	r0, r5
 80059f8:	d007      	beq.n	8005a0a <LL_TIM_OC_Init+0x18a>
 80059fa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80059fe:	42a8      	cmp	r0, r5
 8005a00:	d003      	beq.n	8005a0a <LL_TIM_OC_Init+0x18a>
 8005a02:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005a06:	42a8      	cmp	r0, r5
 8005a08:	d112      	bne.n	8005a30 <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8005a0a:	6955      	ldr	r5, [r2, #20]
 8005a0c:	f023 0308 	bic.w	r3, r3, #8
 8005a10:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8005a14:	6995      	ldr	r5, [r2, #24]
 8005a16:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8005a1a:	4329      	orrs	r1, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8005a1c:	6895      	ldr	r5, [r2, #8]
 8005a1e:	f023 0304 	bic.w	r3, r3, #4
 8005a22:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8005a26:	69d5      	ldr	r5, [r2, #28]
 8005a28:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8005a2c:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8005a30:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005a32:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005a34:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005a36:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005a38:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8005a3a:	2000      	movs	r0, #0
}
 8005a3c:	bc30      	pop	{r4, r5}
 8005a3e:	4770      	bx	lr
  switch (Channel)
 8005a40:	2001      	movs	r0, #1
}
 8005a42:	bc30      	pop	{r4, r5}
 8005a44:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8005a46:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8005a48:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8005a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a4e:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005a50:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8005a52:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8005a54:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005a58:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8005a5c:	4321      	orrs	r1, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8005a5e:	6914      	ldr	r4, [r2, #16]
 8005a60:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a64:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8005a68:	6854      	ldr	r4, [r2, #4]
 8005a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a72:	4c36      	ldr	r4, [pc, #216]	@ (8005b4c <LL_TIM_OC_Init+0x2cc>)
 8005a74:	42a0      	cmp	r0, r4
 8005a76:	d013      	beq.n	8005aa0 <LL_TIM_OC_Init+0x220>
 8005a78:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8005a7c:	42a0      	cmp	r0, r4
 8005a7e:	d00f      	beq.n	8005aa0 <LL_TIM_OC_Init+0x220>
 8005a80:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8005a84:	42a0      	cmp	r0, r4
 8005a86:	d00b      	beq.n	8005aa0 <LL_TIM_OC_Init+0x220>
 8005a88:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a8c:	42a0      	cmp	r0, r4
 8005a8e:	d007      	beq.n	8005aa0 <LL_TIM_OC_Init+0x220>
 8005a90:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a94:	42a0      	cmp	r0, r4
 8005a96:	d003      	beq.n	8005aa0 <LL_TIM_OC_Init+0x220>
 8005a98:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8005a9c:	42a0      	cmp	r0, r4
 8005a9e:	d106      	bne.n	8005aae <LL_TIM_OC_Init+0x22e>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8005aa0:	6844      	ldr	r4, [r0, #4]
 8005aa2:	6995      	ldr	r5, [r2, #24]
 8005aa4:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8005aa8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8005aac:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8005aae:	6501      	str	r1, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8005ab0:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8005ab2:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005ab4:	6482      	str	r2, [r0, #72]	@ 0x48
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005ab6:	6203      	str	r3, [r0, #32]
      break;
 8005ab8:	e7bf      	b.n	8005a3a <LL_TIM_OC_Init+0x1ba>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8005aba:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005abc:	6855      	ldr	r5, [r2, #4]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8005abe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ac2:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005ac4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8005ac6:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005ac8:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005aca:	f024 7c80 	bic.w	ip, r4, #16777216	@ 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005ace:	6914      	ldr	r4, [r2, #16]
 8005ad0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ad4:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005ad8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005adc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae0:	4d1a      	ldr	r5, [pc, #104]	@ (8005b4c <LL_TIM_OC_Init+0x2cc>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005ae2:	6814      	ldr	r4, [r2, #0]
 8005ae4:	f42c 4ce6 	bic.w	ip, ip, #29440	@ 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae8:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005aea:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aee:	d013      	beq.n	8005b18 <LL_TIM_OC_Init+0x298>
 8005af0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005af4:	42a8      	cmp	r0, r5
 8005af6:	d00f      	beq.n	8005b18 <LL_TIM_OC_Init+0x298>
 8005af8:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005afc:	42a8      	cmp	r0, r5
 8005afe:	d00b      	beq.n	8005b18 <LL_TIM_OC_Init+0x298>
 8005b00:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b04:	42a8      	cmp	r0, r5
 8005b06:	d007      	beq.n	8005b18 <LL_TIM_OC_Init+0x298>
 8005b08:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b0c:	42a8      	cmp	r0, r5
 8005b0e:	d003      	beq.n	8005b18 <LL_TIM_OC_Init+0x298>
 8005b10:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005b14:	42a8      	cmp	r0, r5
 8005b16:	d113      	bne.n	8005b40 <LL_TIM_OC_Init+0x2c0>
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8005b18:	6955      	ldr	r5, [r2, #20]
 8005b1a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b1e:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005b22:	6995      	ldr	r5, [r2, #24]
 8005b24:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8005b28:	ea41 1185 	orr.w	r1, r1, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8005b2c:	6895      	ldr	r5, [r2, #8]
 8005b2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b32:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8005b36:	69d5      	ldr	r5, [r2, #28]
 8005b38:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8005b3c:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8005b40:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005b42:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005b44:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005b46:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005b48:	6203      	str	r3, [r0, #32]
      break;
 8005b4a:	e776      	b.n	8005a3a <LL_TIM_OC_Init+0x1ba>
 8005b4c:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8005b50:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005b52:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8005b54:	f023 0310 	bic.w	r3, r3, #16
 8005b58:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8005b5a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005b5c:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005b5e:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005b60:	f023 0320 	bic.w	r3, r3, #32
 8005b64:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8005b68:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8005b6c:	6815      	ldr	r5, [r2, #0]
 8005b6e:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 8005b72:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8005b76:	6855      	ldr	r5, [r2, #4]
 8005b78:	f023 0310 	bic.w	r3, r3, #16
 8005b7c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b80:	4d18      	ldr	r5, [pc, #96]	@ (8005be4 <LL_TIM_OC_Init+0x364>)
 8005b82:	42a8      	cmp	r0, r5
 8005b84:	d013      	beq.n	8005bae <LL_TIM_OC_Init+0x32e>
 8005b86:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005b8a:	42a8      	cmp	r0, r5
 8005b8c:	d00f      	beq.n	8005bae <LL_TIM_OC_Init+0x32e>
 8005b8e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005b92:	42a8      	cmp	r0, r5
 8005b94:	d00b      	beq.n	8005bae <LL_TIM_OC_Init+0x32e>
 8005b96:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b9a:	42a8      	cmp	r0, r5
 8005b9c:	d007      	beq.n	8005bae <LL_TIM_OC_Init+0x32e>
 8005b9e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005ba2:	42a8      	cmp	r0, r5
 8005ba4:	d003      	beq.n	8005bae <LL_TIM_OC_Init+0x32e>
 8005ba6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005baa:	42a8      	cmp	r0, r5
 8005bac:	d113      	bne.n	8005bd6 <LL_TIM_OC_Init+0x356>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8005bae:	6955      	ldr	r5, [r2, #20]
 8005bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bb4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8005bb8:	6995      	ldr	r5, [r2, #24]
 8005bba:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8005bbe:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8005bc2:	6895      	ldr	r5, [r2, #8]
 8005bc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bc8:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8005bcc:	69d5      	ldr	r5, [r2, #28]
 8005bce:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8005bd2:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8005bd6:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005bd8:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005bda:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005bdc:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005bde:	6203      	str	r3, [r0, #32]
      break;
 8005be0:	e72b      	b.n	8005a3a <LL_TIM_OC_Init+0x1ba>
 8005be2:	bf00      	nop
 8005be4:	40012c00 	.word	0x40012c00

08005be8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005be8:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005bea:	6803      	ldr	r3, [r0, #0]
 8005bec:	07db      	lsls	r3, r3, #31
 8005bee:	d431      	bmi.n	8005c54 <LL_USART_Init+0x6c>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005bf0:	4604      	mov	r4, r0
 8005bf2:	e9d1 0204 	ldrd	r0, r2, [r1, #16]
 8005bf6:	688b      	ldr	r3, [r1, #8]
 8005bf8:	460d      	mov	r5, r1
 8005bfa:	4303      	orrs	r3, r0
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	69ea      	ldr	r2, [r5, #28]
 8005c00:	6821      	ldr	r1, [r4, #0]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	4a32      	ldr	r2, [pc, #200]	@ (8005cd0 <LL_USART_Init+0xe8>)
 8005c06:	400a      	ands	r2, r1
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005c0c:	6863      	ldr	r3, [r4, #4]
 8005c0e:	68ea      	ldr	r2, [r5, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005c10:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005c12:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005c16:	4313      	orrs	r3, r2
 8005c18:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005c1a:	68a3      	ldr	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005c1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005cd4 <LL_USART_Init+0xec>)
 8005c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c22:	430b      	orrs	r3, r1
 8005c24:	4294      	cmp	r4, r2
 8005c26:	60a3      	str	r3, [r4, #8]
 8005c28:	d016      	beq.n	8005c58 <LL_USART_Init+0x70>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 8005c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005cd8 <LL_USART_Init+0xf0>)
 8005c2c:	429c      	cmp	r4, r3
 8005c2e:	d01c      	beq.n	8005c6a <LL_USART_Init+0x82>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8005c30:	4b2a      	ldr	r3, [pc, #168]	@ (8005cdc <LL_USART_Init+0xf4>)
 8005c32:	429c      	cmp	r4, r3
 8005c34:	d01d      	beq.n	8005c72 <LL_USART_Init+0x8a>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005c36:	4b2a      	ldr	r3, [pc, #168]	@ (8005ce0 <LL_USART_Init+0xf8>)
 8005c38:	429c      	cmp	r4, r3
 8005c3a:	d037      	beq.n	8005cac <LL_USART_Init+0xc4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005c3c:	4b29      	ldr	r3, [pc, #164]	@ (8005ce4 <LL_USART_Init+0xfc>)
 8005c3e:	429c      	cmp	r4, r3
 8005c40:	d02f      	beq.n	8005ca2 <LL_USART_Init+0xba>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8005c42:	682a      	ldr	r2, [r5, #0]
  ErrorStatus status = ERROR;
 8005c44:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8005c46:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005c48:	b292      	uxth	r2, r2
 8005c4a:	f023 030f 	bic.w	r3, r3, #15
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 8005c54:	2001      	movs	r0, #1
}
 8005c56:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8005c58:	2003      	movs	r0, #3
 8005c5a:	f7ff fbf7 	bl	800544c <LL_RCC_GetUSARTClockFreq>
                           USART_InitStruct->PrescalerValue,
 8005c5e:	682a      	ldr	r2, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005c60:	b108      	cbz	r0, 8005c66 <LL_USART_Init+0x7e>
        && (USART_InitStruct->BaudRate != 0U))
 8005c62:	6869      	ldr	r1, [r5, #4]
 8005c64:	b949      	cbnz	r1, 8005c7a <LL_USART_Init+0x92>
  ErrorStatus status = ERROR;
 8005c66:	2001      	movs	r0, #1
 8005c68:	e7ed      	b.n	8005c46 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8005c6a:	200c      	movs	r0, #12
 8005c6c:	f7ff fbee 	bl	800544c <LL_RCC_GetUSARTClockFreq>
 8005c70:	e7f5      	b.n	8005c5e <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8005c72:	2030      	movs	r0, #48	@ 0x30
 8005c74:	f7ff fbea 	bl	800544c <LL_RCC_GetUSARTClockFreq>
 8005c78:	e7f1      	b.n	8005c5e <LL_USART_Init+0x76>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8005c7a:	2a0b      	cmp	r2, #11
 8005c7c:	d80f      	bhi.n	8005c9e <LL_USART_Init+0xb6>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005c7e:	69ed      	ldr	r5, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005c80:	4b19      	ldr	r3, [pc, #100]	@ (8005ce8 <LL_USART_Init+0x100>)
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005c82:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c8a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005c8e:	ea4f 0351 	mov.w	r3, r1, lsr #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005c92:	d00f      	beq.n	8005cb4 <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005c94:	4403      	add	r3, r0
 8005c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	e7d1      	b.n	8005c46 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8005ca2:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8005ca6:	f7ff fcb9 	bl	800561c <LL_RCC_GetUARTClockFreq>
 8005caa:	e7d8      	b.n	8005c5e <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8005cac:	20c0      	movs	r0, #192	@ 0xc0
 8005cae:	f7ff fcb5 	bl	800561c <LL_RCC_GetUARTClockFreq>
 8005cb2:	e7d4      	b.n	8005c5e <LL_USART_Init+0x76>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005cb4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    brrtemp = usartdiv & 0xFFF0U;
 8005cb8:	f64f 70f0 	movw	r0, #65520	@ 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8005cbc:	fbb3 f3f1 	udiv	r3, r3, r1
    brrtemp = usartdiv & 0xFFF0U;
 8005cc0:	ea03 0100 	and.w	r1, r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cc4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005cc8:	430b      	orrs	r3, r1
    USARTx->BRR = brrtemp;
 8005cca:	60e3      	str	r3, [r4, #12]
 8005ccc:	e7e7      	b.n	8005c9e <LL_USART_Init+0xb6>
 8005cce:	bf00      	nop
 8005cd0:	efff69f3 	.word	0xefff69f3
 8005cd4:	40013800 	.word	0x40013800
 8005cd8:	40004400 	.word	0x40004400
 8005cdc:	40004800 	.word	0x40004800
 8005ce0:	40004c00 	.word	0x40004c00
 8005ce4:	40005000 	.word	0x40005000
 8005ce8:	08058c10 	.word	0x08058c10

08005cec <LED_init>:

// -------------- Public function implementations --------------

void LED_init(void)
{
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8005cec:	4b11      	ldr	r3, [pc, #68]	@ (8005d34 <LED_init+0x48>)
		LED_group.LEDs[LED0].port = GPIOF;
 8005cee:	4912      	ldr	r1, [pc, #72]	@ (8005d38 <LED_init+0x4c>)
{
 8005cf0:	b430      	push	{r4, r5}

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8005cf2:	2008      	movs	r0, #8
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8005cf4:	2404      	movs	r4, #4
		LED_group.LEDs[LED1].port = GPIOF;

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8005cf6:	2210      	movs	r2, #16
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8005cf8:	e9c3 1400 	strd	r1, r4, [r3]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005cfc:	628c      	str	r4, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8005cfe:	60d8      	str	r0, [r3, #12]
 8005d00:	6288      	str	r0, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].port = GPIOF;
 8005d02:	6099      	str	r1, [r3, #8]
 8005d04:	628a      	str	r2, [r1, #40]	@ 0x28
		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8005d06:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8005d08:	2220      	movs	r2, #32
 8005d0a:	628a      	str	r2, [r1, #40]	@ 0x28
 8005d0c:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
		LED_group.LEDs[LED4].port = GPIOC;
 8005d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8005d3c <LED_init+0x50>)
		LED_group.LEDs[LED2].port = GPIOF;
 8005d10:	6119      	str	r1, [r3, #16]
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8005d12:	2501      	movs	r5, #1
 8005d14:	6295      	str	r5, [r2, #40]	@ 0x28
		LED_group.LEDs[LED3].port = GPIOF;
 8005d16:	6199      	str	r1, [r3, #24]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8005d18:	2102      	movs	r1, #2
		LED_group.LEDs[LED5].port = GPIOC;

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
		LED_group.LEDs[LED6].port = GPIOC;
 8005d1a:	e9c3 240c 	strd	r2, r4, [r3, #48]	@ 0x30
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8005d1e:	625d      	str	r5, [r3, #36]	@ 0x24

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
		LED_group.LEDs[LED7].port = GPIOC;
 8005d20:	e9c3 200e 	strd	r2, r0, [r3, #56]	@ 0x38
		LED_group.LEDs[LED4].port = GPIOC;
 8005d24:	621a      	str	r2, [r3, #32]
		LED_group.LEDs[LED5].port = GPIOC;
 8005d26:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d28:	6291      	str	r1, [r2, #40]	@ 0x28
		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8005d2a:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8005d2c:	6294      	str	r4, [r2, #40]	@ 0x28

		LEDs_write(0x00);
}
 8005d2e:	bc30      	pop	{r4, r5}
 8005d30:	6290      	str	r0, [r2, #40]	@ 0x28
 8005d32:	4770      	bx	lr
 8005d34:	20000760 	.word	0x20000760
 8005d38:	48001400 	.word	0x48001400
 8005d3c:	48000800 	.word	0x48000800

08005d40 <LEDs_off>:
{
	uint8_t bitmask = 0x01;

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if ( LED_bitmask & bitmask )
 8005d40:	07c2      	lsls	r2, r0, #31
 8005d42:	d503      	bpl.n	8005d4c <LEDs_off+0xc>
		{
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d44:	4b17      	ldr	r3, [pc, #92]	@ (8005da4 <LEDs_off+0x64>)
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d4c:	0783      	lsls	r3, r0, #30
 8005d4e:	d503      	bpl.n	8005d58 <LEDs_off+0x18>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d50:	4b14      	ldr	r3, [pc, #80]	@ (8005da4 <LEDs_off+0x64>)
 8005d52:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005d56:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d58:	0741      	lsls	r1, r0, #29
 8005d5a:	d503      	bpl.n	8005d64 <LEDs_off+0x24>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d5c:	4b11      	ldr	r3, [pc, #68]	@ (8005da4 <LEDs_off+0x64>)
 8005d5e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005d62:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d64:	0702      	lsls	r2, r0, #28
 8005d66:	d503      	bpl.n	8005d70 <LEDs_off+0x30>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d68:	4b0e      	ldr	r3, [pc, #56]	@ (8005da4 <LEDs_off+0x64>)
 8005d6a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005d6e:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d70:	06c3      	lsls	r3, r0, #27
 8005d72:	d503      	bpl.n	8005d7c <LEDs_off+0x3c>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d74:	4b0b      	ldr	r3, [pc, #44]	@ (8005da4 <LEDs_off+0x64>)
 8005d76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d7a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d7c:	0681      	lsls	r1, r0, #26
 8005d7e:	d503      	bpl.n	8005d88 <LEDs_off+0x48>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d80:	4b08      	ldr	r3, [pc, #32]	@ (8005da4 <LEDs_off+0x64>)
 8005d82:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8005d86:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d88:	0642      	lsls	r2, r0, #25
 8005d8a:	d503      	bpl.n	8005d94 <LEDs_off+0x54>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d8c:	4b05      	ldr	r3, [pc, #20]	@ (8005da4 <LEDs_off+0x64>)
 8005d8e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8005d92:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8005d94:	0603      	lsls	r3, r0, #24
 8005d96:	d503      	bpl.n	8005da0 <LEDs_off+0x60>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005d98:	4b02      	ldr	r3, [pc, #8]	@ (8005da4 <LEDs_off+0x64>)
 8005d9a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005d9e:	6293      	str	r3, [r2, #40]	@ 0x28
		}

		bitmask <<= 1;
	}
}
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
 8005da4:	20000760 	.word	0x20000760

08005da8 <LEDs_write>:

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if (value & bitmask)
		{
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005da8:	4b1c      	ldr	r3, [pc, #112]	@ (8005e1c <LEDs_write+0x74>)
 8005daa:	e9d3 2100 	ldrd	r2, r1, [r3]
		if (value & bitmask)
 8005dae:	f010 0f01 	tst.w	r0, #1
 8005db2:	bf0c      	ite	eq
 8005db4:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005db6:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005db8:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
		if (value & bitmask)
 8005dbc:	f010 0f02 	tst.w	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 8005dc0:	bf0c      	ite	eq
 8005dc2:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005dc4:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005dc6:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
		if (value & bitmask)
 8005dca:	f010 0f04 	tst.w	r0, #4
  WRITE_REG(GPIOx->BRR, PinMask);
 8005dce:	bf0c      	ite	eq
 8005dd0:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005dd2:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005dd4:	e9d3 2106 	ldrd	r2, r1, [r3, #24]
		if (value & bitmask)
 8005dd8:	f010 0f08 	tst.w	r0, #8
  WRITE_REG(GPIOx->BRR, PinMask);
 8005ddc:	bf0c      	ite	eq
 8005dde:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005de0:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005de2:	e9d3 2108 	ldrd	r2, r1, [r3, #32]
		if (value & bitmask)
 8005de6:	f010 0f10 	tst.w	r0, #16
  WRITE_REG(GPIOx->BRR, PinMask);
 8005dea:	bf0c      	ite	eq
 8005dec:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005dee:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005df0:	e9d3 210a 	ldrd	r2, r1, [r3, #40]	@ 0x28
		if (value & bitmask)
 8005df4:	f010 0f20 	tst.w	r0, #32
  WRITE_REG(GPIOx->BRR, PinMask);
 8005df8:	bf0c      	ite	eq
 8005dfa:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005dfc:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005dfe:	e9d3 210c 	ldrd	r2, r1, [r3, #48]	@ 0x30
		if (value & bitmask)
 8005e02:	f010 0f40 	tst.w	r0, #64	@ 0x40
  WRITE_REG(GPIOx->BRR, PinMask);
 8005e06:	bf0c      	ite	eq
 8005e08:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005e0a:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8005e0c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		if (value & bitmask)
 8005e10:	0601      	lsls	r1, r0, #24
 8005e12:	bf4c      	ite	mi
 8005e14:	6193      	strmi	r3, [r2, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005e16:	6293      	strpl	r3, [r2, #40]	@ 0x28
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
		}

		bitmask <<= 1;
	}
}
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	20000760 	.word	0x20000760

08005e20 <SCI_init>:
// -------------- Public function implementations --------------
void SCI_init(void)
{

	SCI.USART = USART3;
	setvbuf(stdout, NULL, _IONBF, 0);
 8005e20:	4a10      	ldr	r2, [pc, #64]	@ (8005e64 <SCI_init+0x44>)
 8005e22:	6810      	ldr	r0, [r2, #0]
{
 8005e24:	b538      	push	{r3, r4, r5, lr}
	setvbuf(stdout, NULL, _IONBF, 0);
 8005e26:	2300      	movs	r3, #0
	SCI.USART = USART3;
 8005e28:	4c0f      	ldr	r4, [pc, #60]	@ (8005e68 <SCI_init+0x48>)
 8005e2a:	4d10      	ldr	r5, [pc, #64]	@ (8005e6c <SCI_init+0x4c>)
	setvbuf(stdout, NULL, _IONBF, 0);
 8005e2c:	6880      	ldr	r0, [r0, #8]
	SCI.USART = USART3;
 8005e2e:	6025      	str	r5, [r4, #0]
	setvbuf(stdout, NULL, _IONBF, 0);
 8005e30:	4619      	mov	r1, r3
 8005e32:	2202      	movs	r2, #2
 8005e34:	f000 ffd8 	bl	8006de8 <setvbuf>

	BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	
 8005e38:	490d      	ldr	r1, [pc, #52]	@ (8005e70 <SCI_init+0x50>)
 8005e3a:	480e      	ldr	r0, [pc, #56]	@ (8005e74 <SCI_init+0x54>)
 8005e3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e40:	f000 f862 	bl	8005f08 <BUF_init>
	BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	
 8005e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e48:	490b      	ldr	r1, [pc, #44]	@ (8005e78 <SCI_init+0x58>)
 8005e4a:	480c      	ldr	r0, [pc, #48]	@ (8005e7c <SCI_init+0x5c>)
 8005e4c:	f000 f85c 	bl	8005f08 <BUF_init>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005e50:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e52:	e852 3f00 	ldrex	r3, [r2]
 8005e56:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	e842 3100 	strex	r1, r3, [r2]
 8005e5e:	2900      	cmp	r1, #0
 8005e60:	d1f7      	bne.n	8005e52 <SCI_init+0x32>

	LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
}
 8005e62:	bd38      	pop	{r3, r4, r5, pc}
 8005e64:	20000044 	.word	0x20000044
 8005e68:	20000bd0 	.word	0x20000bd0
 8005e6c:	40004800 	.word	0x40004800
 8005e70:	200009d0 	.word	0x200009d0
 8005e74:	200009b8 	.word	0x200009b8
 8005e78:	200007b8 	.word	0x200007b8
 8005e7c:	200007a0 	.word	0x200007a0

08005e80 <_write>:
	}
}

void SCI_send_bytes(uint8_t *data, uint32_t size)
{
	for( int i = 0 ; i < size ; i++ )
 8005e80:	4610      	mov	r0, r2
 8005e82:	b182      	cbz	r2, 8005ea6 <_write+0x26>
	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 8005e84:	4b08      	ldr	r3, [pc, #32]	@ (8005ea8 <_write+0x28>)
 8005e86:	f101 3cff 	add.w	ip, r1, #4294967295
 8005e8a:	6819      	ldr	r1, [r3, #0]
	}
}

// -------------- Private function implementations -------------
int _write(int file, char *ptr, int len)
{
 8005e8c:	b500      	push	{lr}
 8005e8e:	eb0c 0e02 	add.w	lr, ip, r2
		SCI_send_byte(data[i]);
 8005e92:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8005e96:	69cb      	ldr	r3, [r1, #28]
 8005e98:	061b      	lsls	r3, r3, #24
 8005e9a:	d5fc      	bpl.n	8005e96 <_write+0x16>
	for( int i = 0 ; i < size ; i++ )
 8005e9c:	45f4      	cmp	ip, lr
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8005e9e:	628a      	str	r2, [r1, #40]	@ 0x28
 8005ea0:	d1f7      	bne.n	8005e92 <_write+0x12>
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
	return len;
}
 8005ea2:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	20000bd0 	.word	0x20000bd0

08005eac <SCI_receive_char_Callback>:
}

void SCI_receive_char_Callback(void)
{
	uint8_t received_data;
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8005eac:	4b03      	ldr	r3, [pc, #12]	@ (8005ebc <SCI_receive_char_Callback+0x10>)
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8005eae:	4804      	ldr	r0, [pc, #16]	@ (8005ec0 <SCI_receive_char_Callback+0x14>)
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8005eb0:	681b      	ldr	r3, [r3, #0]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8005eb2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8005eb4:	b2c9      	uxtb	r1, r1
 8005eb6:	f000 b837 	b.w	8005f28 <BUF_store_byte>
 8005eba:	bf00      	nop
 8005ebc:	20000bd0 	.word	0x20000bd0
 8005ec0:	200009b8 	.word	0x200009b8

08005ec4 <SCI_transmit_char_Callback>:
}

void SCI_transmit_char_Callback(void)
{
 8005ec4:	b500      	push	{lr}
 8005ec6:	b083      	sub	sp, #12
	uint8_t 			data_to_transmit;	
	buf_rtrn_codes_t	return_code;			

	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 8005ec8:	480d      	ldr	r0, [pc, #52]	@ (8005f00 <SCI_transmit_char_Callback+0x3c>)
 8005eca:	f10d 0107 	add.w	r1, sp, #7
 8005ece:	f000 f84d 	bl	8005f6c <BUF_get_byte>

	if ( return_code == BUFFER_OK )
 8005ed2:	b920      	cbnz	r0, 8005ede <SCI_transmit_char_Callback+0x1a>
	{
		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 8005ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f04 <SCI_transmit_char_Callback+0x40>)
  USARTx->TDR = Value;
 8005ed6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8005ede:	4808      	ldr	r0, [pc, #32]	@ (8005f00 <SCI_transmit_char_Callback+0x3c>)
 8005ee0:	f000 f85c 	bl	8005f9c <BUF_get_data_size>
 8005ee4:	b948      	cbnz	r0, 8005efa <SCI_transmit_char_Callback+0x36>
	{
		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 8005ee6:	4b07      	ldr	r3, [pc, #28]	@ (8005f04 <SCI_transmit_char_Callback+0x40>)
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005ee8:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eea:	e852 3f00 	ldrex	r3, [r2]
 8005eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	e842 3100 	strex	r1, r3, [r2]
 8005ef6:	2900      	cmp	r1, #0
 8005ef8:	d1f7      	bne.n	8005eea <SCI_transmit_char_Callback+0x26>
	}

}
 8005efa:	b003      	add	sp, #12
 8005efc:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f00:	200007a0 	.word	0x200007a0
 8005f04:	20000bd0 	.word	0x20000bd0

08005f08 <BUF_init>:
}


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
	buf_handle->front = 0;
 8005f08:	2300      	movs	r3, #0
	buf_handle->length = buf_length;
 8005f0a:	e9c0 1200 	strd	r1, r2, [r0]
	buf_handle->rear = 0;
 8005f0e:	e9c0 3302 	strd	r3, r3, [r0, #8]
	buf_handle->data_size = 0;
	buf_handle->free_size = buf_handle->length;
 8005f12:	e9c0 3204 	strd	r3, r2, [r0, #16]
}
 8005f16:	4770      	bx	lr

08005f18 <BUF_flush>:
{
 8005f18:	4603      	mov	r3, r0
	buf_handle->rear = 0;
 8005f1a:	2000      	movs	r0, #0
	buf_handle->free_size = buf_handle->length;
 8005f1c:	685a      	ldr	r2, [r3, #4]
	buf_handle->rear = 0;
 8005f1e:	e9c3 0002 	strd	r0, r0, [r3, #8]
	buf_handle->free_size = buf_handle->length;
 8005f22:	e9c3 0204 	strd	r0, r2, [r3, #16]

	return BUFFER_OK;
}
 8005f26:	4770      	bx	lr

08005f28 <BUF_store_byte>:

buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
	if (buf_handle->data_size >= buf_handle->length)
 8005f28:	6902      	ldr	r2, [r0, #16]
{
 8005f2a:	4603      	mov	r3, r0
	if (buf_handle->data_size >= buf_handle->length)
 8005f2c:	6840      	ldr	r0, [r0, #4]
 8005f2e:	4282      	cmp	r2, r0
 8005f30:	d210      	bcs.n	8005f54 <BUF_store_byte+0x2c>
{
 8005f32:	b410      	push	{r4}
	{
		return BUFFER_FULL;	
	}
	else
	{
		if (buf_handle->data_size == 0)
 8005f34:	b982      	cbnz	r2, 8005f58 <BUF_store_byte+0x30>
		{
			buf_handle->front = 0;
			buf_handle->rear = 0;
 8005f36:	e9c3 2202 	strd	r2, r2, [r3, #8]
{
 8005f3a:	2200      	movs	r2, #0
			{
				buf_handle->rear = 0;
			}
		}

		buf_handle->buffer[buf_handle->rear] = data;
 8005f3c:	681c      	ldr	r4, [r3, #0]
 8005f3e:	54a1      	strb	r1, [r4, r2]

		buf_handle->data_size++;
		buf_handle->free_size--;
 8005f40:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
		buf_handle->data_size++;
 8005f44:	3101      	adds	r1, #1
		buf_handle->free_size--;
 8005f46:	3a01      	subs	r2, #1
 8005f48:	2000      	movs	r0, #0
 8005f4a:	e9c3 1204 	strd	r1, r2, [r3, #16]

		return BUFFER_OK;
	}

}
 8005f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f52:	4770      	bx	lr
		return BUFFER_FULL;	
 8005f54:	2001      	movs	r0, #1
}
 8005f56:	4770      	bx	lr
			buf_handle->rear++;
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	3201      	adds	r2, #1
			if (buf_handle->rear >= buf_handle->length)
 8005f5c:	4290      	cmp	r0, r2
 8005f5e:	d802      	bhi.n	8005f66 <BUF_store_byte+0x3e>
				buf_handle->rear = 0;
 8005f60:	2200      	movs	r2, #0
 8005f62:	609a      	str	r2, [r3, #8]
 8005f64:	e7e9      	b.n	8005f3a <BUF_store_byte+0x12>
			buf_handle->rear++;
 8005f66:	609a      	str	r2, [r3, #8]
 8005f68:	e7e8      	b.n	8005f3c <BUF_store_byte+0x14>
 8005f6a:	bf00      	nop

08005f6c <BUF_get_byte>:
	}
}

buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
	if (buf_handle->data_size == 0)
 8005f6c:	6903      	ldr	r3, [r0, #16]
 8005f6e:	b19b      	cbz	r3, 8005f98 <BUF_get_byte+0x2c>
	{
		return BUFFER_EMPTY;	
	}

	*data = buf_handle->buffer[buf_handle->front];	
 8005f70:	68c3      	ldr	r3, [r0, #12]
 8005f72:	6802      	ldr	r2, [r0, #0]
 8005f74:	5cd3      	ldrb	r3, [r2, r3]
 8005f76:	700b      	strb	r3, [r1, #0]
	buf_handle->data_size--;
	buf_handle->free_size++;
 8005f78:	e9d0 1204 	ldrd	r1, r2, [r0, #16]

	buf_handle->front++;
 8005f7c:	68c3      	ldr	r3, [r0, #12]
	buf_handle->free_size++;
 8005f7e:	3201      	adds	r2, #1
	buf_handle->data_size--;
 8005f80:	3901      	subs	r1, #1
	buf_handle->free_size++;
 8005f82:	e9c0 1204 	strd	r1, r2, [r0, #16]

	if (buf_handle->front >= buf_handle->length)
 8005f86:	6842      	ldr	r2, [r0, #4]
	buf_handle->front++;
 8005f88:	3301      	adds	r3, #1
	if (buf_handle->front >= buf_handle->length)
 8005f8a:	4293      	cmp	r3, r2
	buf_handle->front++;
 8005f8c:	60c3      	str	r3, [r0, #12]
	if (buf_handle->front >= buf_handle->length)
 8005f8e:	d301      	bcc.n	8005f94 <BUF_get_byte+0x28>
	{
		buf_handle->front = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	60c3      	str	r3, [r0, #12]
	}

	return BUFFER_OK;	
 8005f94:	2000      	movs	r0, #0
 8005f96:	4770      	bx	lr
		return BUFFER_EMPTY;	
 8005f98:	2002      	movs	r0, #2
}
 8005f9a:	4770      	bx	lr

08005f9c <BUF_get_data_size>:
}

uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
	return buf_handle->data_size;
}
 8005f9c:	6900      	ldr	r0, [r0, #16]
 8005f9e:	4770      	bx	lr

08005fa0 <JOY_init>:
uint8_t 		joy_btn_buffer[JOY_BTN_BUF_LEN];			
buf_handle_t 	joy_btn_buf_handle;					

// ------------- Public function implementations --------------
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8005fa0:	b570      	push	{r4, r5, r6, lr}

	joystick.button.pin = LL_GPIO_PIN_13;
 8005fa2:	4c14      	ldr	r4, [pc, #80]	@ (8005ff4 <JOY_init+0x54>)
	joystick.button.port = GPIOC;
 8005fa4:	4e14      	ldr	r6, [pc, #80]	@ (8005ff8 <JOY_init+0x58>)
 8005fa6:	6026      	str	r6, [r4, #0]
{
 8005fa8:	4605      	mov	r5, r0
 8005faa:	460b      	mov	r3, r1
	joystick.position_raw_min[X] = 820;
	joystick.position_raw_min[Y] = 739;
	joystick.position_raw_max[X] = 3101;
	joystick.position_raw_max[Y] = 3100;

	joystick.ADC = ADC_handle;
 8005fac:	6225      	str	r5, [r4, #32]
	joystick.button.pin = LL_GPIO_PIN_13;
 8005fae:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
 8005fb2:	6065      	str	r5, [r4, #4]
	joystick.timer = timer_handle;
 8005fb4:	61e3      	str	r3, [r4, #28]
	joystick.position_raw_min[X] = 820;
 8005fb6:	4d11      	ldr	r5, [pc, #68]	@ (8005ffc <JOY_init+0x5c>)
 8005fb8:	4b11      	ldr	r3, [pc, #68]	@ (8006000 <JOY_init+0x60>)

	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8005fba:	4812      	ldr	r0, [pc, #72]	@ (8006004 <JOY_init+0x64>)
 8005fbc:	4912      	ldr	r1, [pc, #72]	@ (8006008 <JOY_init+0x68>)
	joystick.position_raw_min[X] = 820;
 8005fbe:	e9c4 5304 	strd	r5, r3, [r4, #16]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8005fc2:	2210      	movs	r2, #16
	joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8005fc4:	f240 1301 	movw	r3, #257	@ 0x101
 8005fc8:	8123      	strh	r3, [r4, #8]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8005fca:	f7ff ff9d 	bl	8005f08 <BUF_init>

	HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 8005fce:	6a20      	ldr	r0, [r4, #32]
 8005fd0:	217f      	movs	r1, #127	@ 0x7f
 8005fd2:	f7fd fb69 	bl	80036a8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2);
 8005fd6:	f104 010c 	add.w	r1, r4, #12
 8005fda:	6a20      	ldr	r0, [r4, #32]
 8005fdc:	2202      	movs	r2, #2
 8005fde:	f7fd fa9f 	bl	8003520 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start( joystick.timer);
 8005fe2:	69e0      	ldr	r0, [r4, #28]
 8005fe4:	f7fe ff3c 	bl	8004e60 <HAL_TIM_Base_Start>
	HAL_Delay(11);
}
 8005fe8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(11);
 8005fec:	200b      	movs	r0, #11
 8005fee:	f7fc be29 	b.w	8002c44 <HAL_Delay>
 8005ff2:	bf00      	nop
 8005ff4:	20000bfc 	.word	0x20000bfc
 8005ff8:	48000800 	.word	0x48000800
 8005ffc:	02e30334 	.word	0x02e30334
 8006000:	0c1c0c1d 	.word	0x0c1c0c1d
 8006004:	20000bd4 	.word	0x20000bd4
 8006008:	20000bec 	.word	0x20000bec

0800600c <KBD_init>:
buf_handle_t 	kbd_buf_handle;				

// -------------- Public function implementations --------------
void KBD_init(void)
{
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 800600c:	4b16      	ldr	r3, [pc, #88]	@ (8006068 <KBD_init+0x5c>)

	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
	keyboard.buttons[ BTN_OK ].port = GPIOC;

	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 800600e:	4817      	ldr	r0, [pc, #92]	@ (800606c <KBD_init+0x60>)
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8006010:	4a17      	ldr	r2, [pc, #92]	@ (8006070 <KBD_init+0x64>)
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8006012:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
{
 8006016:	b410      	push	{r4}
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8006018:	6419      	str	r1, [r3, #64]	@ 0x40
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 800601a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
	keyboard.buttons[ BTN_UP ].port = GPIOG;

	for(int i=0; i < BTN_NUM; i++)
	{
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 800601e:	f240 1c01 	movw	ip, #257	@ 0x101
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8006022:	6359      	str	r1, [r3, #52]	@ 0x34
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8006024:	f44f 7180 	mov.w	r1, #256	@ 0x100
	keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 8006028:	2401      	movs	r4, #1
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 800602a:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard.buttons[ BTN_OK ].port = GPIOC;
 800602c:	631a      	str	r2, [r3, #48]	@ 0x30
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 800602e:	6299      	str	r1, [r3, #40]	@ 0x28
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8006030:	2202      	movs	r2, #2
	keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8006032:	2140      	movs	r1, #64	@ 0x40
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8006034:	f8a3 c008 	strh.w	ip, [r3, #8]
 8006038:	f8a3 c014 	strh.w	ip, [r3, #20]
 800603c:	f8a3 c020 	strh.w	ip, [r3, #32]
 8006040:	f8a3 c02c 	strh.w	ip, [r3, #44]	@ 0x2c
 8006044:	f8a3 c038 	strh.w	ip, [r3, #56]	@ 0x38
 8006048:	f8a3 c044 	strh.w	ip, [r3, #68]	@ 0x44
	keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 800604c:	e9c3 0106 	strd	r0, r1, [r3, #24]
	keyboard.buttons[ BTN_UP ].port = GPIOG;
 8006050:	e9c3 0400 	strd	r0, r4, [r3]
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 8006054:	6258      	str	r0, [r3, #36]	@ 0x24
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8006056:	611a      	str	r2, [r3, #16]
	keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 8006058:	60d8      	str	r0, [r3, #12]
	}

	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 800605a:	4906      	ldr	r1, [pc, #24]	@ (8006074 <KBD_init+0x68>)
 800605c:	4806      	ldr	r0, [pc, #24]	@ (8006078 <KBD_init+0x6c>)
}
 800605e:	f85d 4b04 	ldr.w	r4, [sp], #4
	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8006062:	2220      	movs	r2, #32
 8006064:	f7ff bf50 	b.w	8005f08 <BUF_init>
 8006068:	20000c58 	.word	0x20000c58
 800606c:	48001800 	.word	0x48001800
 8006070:	48000800 	.word	0x48000800
 8006074:	20000c38 	.word	0x20000c38
 8006078:	20000c20 	.word	0x20000c20

0800607c <KBD_scan>:

void KBD_scan(void)
{
 800607c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i=0; i < BTN_NUM; i++)
 8006080:	2500      	movs	r5, #0
 8006082:	4c11      	ldr	r4, [pc, #68]	@ (80060c8 <KBD_scan+0x4c>)
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);

		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
		{
			BUF_store_byte( &kbd_buf_handle, i);
 8006084:	4e11      	ldr	r6, [pc, #68]	@ (80060cc <KBD_scan+0x50>)
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8006086:	462f      	mov	r7, r5
 8006088:	f04f 0801 	mov.w	r8, #1
 800608c:	e008      	b.n	80060a0 <KBD_scan+0x24>
 800608e:	7267      	strb	r7, [r4, #9]
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 8006090:	b10a      	cbz	r2, 8006096 <KBD_scan+0x1a>
			BUF_store_byte( &kbd_buf_handle, i);
 8006092:	f7ff ff49 	bl	8005f28 <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 8006096:	3501      	adds	r5, #1
 8006098:	2d06      	cmp	r5, #6
 800609a:	f104 040c 	add.w	r4, r4, #12
 800609e:	d010      	beq.n	80060c2 <KBD_scan+0x46>
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80060a0:	7a62      	ldrb	r2, [r4, #9]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80060a2:	6823      	ldr	r3, [r4, #0]
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80060a4:	7222      	strb	r2, [r4, #8]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80060a6:	6860      	ldr	r0, [r4, #4]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	ea30 0303 	bics.w	r3, r0, r3
			BUF_store_byte( &kbd_buf_handle, i);
 80060ae:	b2e9      	uxtb	r1, r5
 80060b0:	4630      	mov	r0, r6
 80060b2:	d1ec      	bne.n	800608e <KBD_scan+0x12>
	for(int i=0; i < BTN_NUM; i++)
 80060b4:	3501      	adds	r5, #1
 80060b6:	2d06      	cmp	r5, #6
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80060b8:	f884 8009 	strb.w	r8, [r4, #9]
	for(int i=0; i < BTN_NUM; i++)
 80060bc:	f104 040c 	add.w	r4, r4, #12
 80060c0:	d1ee      	bne.n	80060a0 <KBD_scan+0x24>
		}
	}
}
 80060c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c6:	bf00      	nop
 80060c8:	20000c58 	.word	0x20000c58
 80060cc:	20000c20 	.word	0x20000c20

080060d0 <KBD_get_pressed_key>:

buttons_enum_t KBD_get_pressed_key(void)
{
 80060d0:	b500      	push	{lr}
 80060d2:	b083      	sub	sp, #12
	buttons_enum_t pressed_button;
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 80060d4:	4807      	ldr	r0, [pc, #28]	@ (80060f4 <KBD_get_pressed_key+0x24>)
 80060d6:	f10d 0107 	add.w	r1, sp, #7
 80060da:	f7ff ff47 	bl	8005f6c <BUF_get_byte>
 80060de:	b920      	cbnz	r0, 80060ea <KBD_get_pressed_key+0x1a>
	{
		return pressed_button;
 80060e0:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
	{
		return BTN_NONE;
	}

}
 80060e4:	b003      	add	sp, #12
 80060e6:	f85d fb04 	ldr.w	pc, [sp], #4
		return BTN_NONE;
 80060ea:	2007      	movs	r0, #7
}
 80060ec:	b003      	add	sp, #12
 80060ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80060f2:	bf00      	nop
 80060f4:	20000c20 	.word	0x20000c20

080060f8 <KBD_flush>:
}


void KBD_flush(void){ 

	BUF_flush(&kbd_buf_handle);
 80060f8:	4801      	ldr	r0, [pc, #4]	@ (8006100 <KBD_flush+0x8>)
 80060fa:	f7ff bf0d 	b.w	8005f18 <BUF_flush>
 80060fe:	bf00      	nop
 8006100:	20000c20 	.word	0x20000c20

08006104 <UserPixelSetFunction>:

// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------

// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8006104:	b500      	push	{lr}
 8006106:	b083      	sub	sp, #12
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8006108:	2301      	movs	r3, #1
{
 800610a:	9201      	str	r2, [sp, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 800610c:	461a      	mov	r2, r3
 800610e:	f000 f89f 	bl	8006250 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8006112:	2101      	movs	r1, #1
 8006114:	a801      	add	r0, sp, #4
 8006116:	f000 f87b 	bl	8006210 <ILI9341_SendData>
}
 800611a:	b003      	add	sp, #12
 800611c:	f85d fb04 	ldr.w	pc, [sp], #4

08006120 <LCD_Init>:
{
 8006120:	b570      	push	{r4, r5, r6, lr}
	LCD_RST_LOW();
 8006122:	4c19      	ldr	r4, [pc, #100]	@ (8006188 <LCD_Init+0x68>)
 8006124:	2508      	movs	r5, #8
 8006126:	62a5      	str	r5, [r4, #40]	@ 0x28
	HAL_Delay(120);
 8006128:	2078      	movs	r0, #120	@ 0x78
 800612a:	f7fc fd8b 	bl	8002c44 <HAL_Delay>
	LCD_RST_HIGH();
 800612e:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 8006130:	2078      	movs	r0, #120	@ 0x78
 8006132:	f7fc fd87 	bl	8002c44 <HAL_Delay>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8006136:	2103      	movs	r1, #3
 8006138:	2055      	movs	r0, #85	@ 0x55
 800613a:	f000 f8f5 	bl	8006328 <ILI9341_Init>
	ILI9341_DisplayOn();
 800613e:	f000 f96b 	bl	8006418 <ILI9341_DisplayOn>
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8006142:	2000      	movs	r0, #0
 8006144:	f000 f970 	bl	8006428 <ILI9341_GetParam>
 8006148:	4605      	mov	r5, r0
 800614a:	2001      	movs	r0, #1
 800614c:	f000 f96c 	bl	8006428 <ILI9341_GetParam>
 8006150:	4606      	mov	r6, r0
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8006152:	2002      	movs	r0, #2
 8006154:	f000 f968 	bl	8006428 <ILI9341_GetParam>
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 8006158:	f106 0c01 	add.w	ip, r6, #1
 800615c:	fb05 c40c 	mla	r4, r5, ip, ip
 8006160:	4284      	cmp	r4, r0
	ILI9341_SetDisplayWindow(x, y, w, h);
 8006162:	f04f 0100 	mov.w	r1, #0
 8006166:	bf28      	it	cs
 8006168:	4604      	movcs	r4, r0
 800616a:	4633      	mov	r3, r6
 800616c:	462a      	mov	r2, r5
 800616e:	4608      	mov	r0, r1
 8006170:	f000 f86e 	bl	8006250 <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(c, pixel_count);
 8006174:	4621      	mov	r1, r4
 8006176:	2000      	movs	r0, #0
 8006178:	f000 f85e 	bl	8006238 <ILI9341_SendRepeatedData>
	ILI9341_WaitTransfer();
 800617c:	f000 f948 	bl	8006410 <ILI9341_WaitTransfer>
}
 8006180:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_BKLT_init();
 8006184:	f000 b826 	b.w	80061d4 <LCD_BKLT_init>
 8006188:	48000c00 	.word	0x48000c00

0800618c <LCD_uGUI_init>:

// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------

// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
 800618c:	b510      	push	{r4, lr}
	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800618e:	2000      	movs	r0, #0
 8006190:	f000 f94a 	bl	8006428 <ILI9341_GetParam>
 8006194:	4604      	mov	r4, r0
 8006196:	2001      	movs	r0, #1
 8006198:	f000 f946 	bl	8006428 <ILI9341_GetParam>
 800619c:	4622      	mov	r2, r4
 800619e:	4603      	mov	r3, r0
 80061a0:	4907      	ldr	r1, [pc, #28]	@ (80061c0 <LCD_uGUI_init+0x34>)
 80061a2:	4808      	ldr	r0, [pc, #32]	@ (80061c4 <LCD_uGUI_init+0x38>)
 80061a4:	f000 f9a2 	bl	80064ec <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 80061a8:	4807      	ldr	r0, [pc, #28]	@ (80061c8 <LCD_uGUI_init+0x3c>)
 80061aa:	f000 f9d3 	bl	8006554 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 80061ae:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80061b2:	f000 f9e1 	bl	8006578 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);

	// Registracija funkcij za izris pravokotnika.
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 80061b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_SetBackcolor(C_BLACK);
 80061ba:	2000      	movs	r0, #0
 80061bc:	f000 b9e2 	b.w	8006584 <UG_SetBackcolor>
 80061c0:	08006105 	.word	0x08006105
 80061c4:	20000ca0 	.word	0x20000ca0
 80061c8:	08058c50 	.word	0x08058c50

080061cc <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 80061cc:	6341      	str	r1, [r0, #52]	@ 0x34
}
 80061ce:	4770      	bx	lr

080061d0 <LL_TIM_OC_GetCompareCH1>:
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80061d0:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 80061d2:	4770      	bx	lr

080061d4 <LCD_BKLT_init>:
LCD_BKLT_handle_t  LCD_backlight;

// -------------- Public function implementations --------------
void LCD_BKLT_init(void)
{
	LCD_backlight.timer = TIM4 ;
 80061d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006200 <LCD_BKLT_init+0x2c>)
 80061d6:	4a0b      	ldr	r2, [pc, #44]	@ (8006204 <LCD_BKLT_init+0x30>)
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80061d8:	6819      	ldr	r1, [r3, #0]
{
 80061da:	b430      	push	{r4, r5}
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		

	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;

	LCD_backlight.default_brightness = 50;		
 80061dc:	2032      	movs	r0, #50	@ 0x32
 80061de:	f041 0101 	orr.w	r1, r1, #1
	LCD_backlight.timer = TIM4 ;
 80061e2:	6013      	str	r3, [r2, #0]
 80061e4:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80061e6:	6358      	str	r0, [r3, #52]	@ 0x34
  SET_BIT(TIMx->CCER, Channels);
 80061e8:	6a19      	ldr	r1, [r3, #32]
	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 80061ea:	4c07      	ldr	r4, [pc, #28]	@ (8006208 <LCD_BKLT_init+0x34>)
 80061ec:	6094      	str	r4, [r2, #8]
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 80061ee:	2501      	movs	r5, #1
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 80061f0:	4c06      	ldr	r4, [pc, #24]	@ (800620c <LCD_BKLT_init+0x38>)
	LCD_backlight.default_brightness = 50;		
 80061f2:	7410      	strb	r0, [r2, #16]
 80061f4:	4329      	orrs	r1, r5
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 80061f6:	6055      	str	r5, [r2, #4]
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 80061f8:	60d4      	str	r4, [r2, #12]
	LL_TIM_EnableCounter (TIM4);

	LCD_BKLT_set_brightness( LCD_backlight.default_brightness);

    LL_TIM_CC_EnableChannel ( TIM4, LL_TIM_CHANNEL_CH1);
}
 80061fa:	bc30      	pop	{r4, r5}
 80061fc:	6219      	str	r1, [r3, #32]
 80061fe:	4770      	bx	lr
 8006200:	40000800 	.word	0x40000800
 8006204:	20000d2c 	.word	0x20000d2c
 8006208:	080061cd 	.word	0x080061cd
 800620c:	080061d1 	.word	0x080061d1

08006210 <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8006210:	b171      	cbz	r1, 8006230 <ILI9341_SendData+0x20>
{
 8006212:	b410      	push	{r4}
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8006214:	4c07      	ldr	r4, [pc, #28]	@ (8006234 <ILI9341_SendData+0x24>)
 8006216:	3802      	subs	r0, #2
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8006218:	2300      	movs	r3, #0
		FMC_BANK1_WriteData(data[i]);
 800621a:	f830 2f02 	ldrh.w	r2, [r0, #2]!
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800621e:	8022      	strh	r2, [r4, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8006220:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8006224:	3301      	adds	r3, #1
 8006226:	4299      	cmp	r1, r3
 8006228:	d1f7      	bne.n	800621a <ILI9341_SendData+0xa>
}
 800622a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	60010000 	.word	0x60010000

08006238 <ILI9341_SendRepeatedData>:
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8006238:	b139      	cbz	r1, 800624a <ILI9341_SendRepeatedData+0x12>
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800623a:	4a04      	ldr	r2, [pc, #16]	@ (800624c <ILI9341_SendRepeatedData+0x14>)
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 800623c:	2300      	movs	r3, #0
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800623e:	8010      	strh	r0, [r2, #0]
 8006240:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8006244:	3301      	adds	r3, #1
 8006246:	4299      	cmp	r1, r3
 8006248:	d1f9      	bne.n	800623e <ILI9341_SendRepeatedData+0x6>
		FMC_BANK1_WriteData(data);
}
 800624a:	4770      	bx	lr
 800624c:	60010000 	.word	0x60010000

08006250 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8006250:	b530      	push	{r4, r5, lr}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8006252:	3a01      	subs	r2, #1
 8006254:	eb02 0c00 	add.w	ip, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8006258:	2400      	movs	r4, #0
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 800625a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 800625e:	fa12 f280 	uxtah	r2, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8006262:	4625      	mov	r5, r4
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8006264:	b2d2      	uxtb	r2, r2
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8006266:	f36c 050f 	bfi	r5, ip, #0, #16
 800626a:	f362 451f 	bfi	r5, r2, #16, #16
 800626e:	0a02      	lsrs	r2, r0, #8
{
 8006270:	b083      	sub	sp, #12
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006272:	f04f 4cc0 	mov.w	ip, #1610612736	@ 0x60000000
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8006276:	f362 040f 	bfi	r4, r2, #0, #16
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800627a:	b2c0      	uxtb	r0, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800627c:	f360 441f 	bfi	r4, r0, #16, #16
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006280:	222a      	movs	r2, #42	@ 0x2a
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8006282:	9501      	str	r5, [sp, #4]
 8006284:	9400      	str	r4, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006286:	f8ac 2000 	strh.w	r2, [ip]
 800628a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800628e:	4a25      	ldr	r2, [pc, #148]	@ (8006324 <ILI9341_SetDisplayWindow+0xd4>)
		FMC_BANK1_WriteData(data[i]);
 8006290:	f8bd 0000 	ldrh.w	r0, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8006294:	8010      	strh	r0, [r2, #0]
 8006296:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800629a:	f8bd 0002 	ldrh.w	r0, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800629e:	8010      	strh	r0, [r2, #0]
 80062a0:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80062a4:	f8bd 0004 	ldrh.w	r0, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80062a8:	8010      	strh	r0, [r2, #0]
 80062aa:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80062ae:	f8bd 0006 	ldrh.w	r0, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80062b2:	8010      	strh	r0, [r2, #0]
 80062b4:	f3bf 8f4f 	dsb	sy

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 80062b8:	3b01      	subs	r3, #1
 80062ba:	eb03 0e01 	add.w	lr, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80062be:	2000      	movs	r0, #0
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 80062c0:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 80062c4:	fa13 f381 	uxtah	r3, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80062c8:	4604      	mov	r4, r0
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 80062ca:	b2db      	uxtb	r3, r3
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80062cc:	f36e 040f 	bfi	r4, lr, #0, #16
 80062d0:	f363 441f 	bfi	r4, r3, #16, #16
 80062d4:	9401      	str	r4, [sp, #4]
 80062d6:	0a0c      	lsrs	r4, r1, #8
 80062d8:	f364 000f 	bfi	r0, r4, #0, #16
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 80062dc:	b2c9      	uxtb	r1, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80062de:	232b      	movs	r3, #43	@ 0x2b
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80062e0:	f361 401f 	bfi	r0, r1, #16, #16
 80062e4:	9000      	str	r0, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80062e6:	f8ac 3000 	strh.w	r3, [ip]
 80062ea:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80062ee:	f8bd 3000 	ldrh.w	r3, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80062f2:	8013      	strh	r3, [r2, #0]
 80062f4:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80062f8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80062fc:	8013      	strh	r3, [r2, #0]
 80062fe:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8006302:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8006306:	8013      	strh	r3, [r2, #0]
 8006308:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800630c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8006310:	8013      	strh	r3, [r2, #0]
 8006312:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006316:	232c      	movs	r3, #44	@ 0x2c
 8006318:	f8ac 3000 	strh.w	r3, [ip]
 800631c:	f3bf 8f4f 	dsb	sy
	ILI9341_SendData(parameter, 4);

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
	ILI9341_SetAddress(&command);
}
 8006320:	b003      	add	sp, #12
 8006322:	bd30      	pop	{r4, r5, pc}
 8006324:	60010000 	.word	0x60010000

08006328 <ILI9341_Init>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006328:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 800632c:	4a35      	ldr	r2, [pc, #212]	@ (8006404 <ILI9341_Init+0xdc>)
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 800632e:	b570      	push	{r4, r5, r6, lr}
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006330:	2436      	movs	r4, #54	@ 0x36
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8006332:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006336:	801c      	strh	r4, [r3, #0]
{
 8006338:	4606      	mov	r6, r0
 800633a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800633e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8006342:	801a      	strh	r2, [r3, #0]
 8006344:	f3bf 8f4f 	dsb	sy
	switch (orientation) {
 8006348:	2900      	cmp	r1, #0
 800634a:	d054      	beq.n	80063f6 <ILI9341_Init+0xce>
 800634c:	2903      	cmp	r1, #3
 800634e:	d052      	beq.n	80063f6 <ILI9341_Init+0xce>
 8006350:	24f0      	movs	r4, #240	@ 0xf0
 8006352:	f44f 75a0 	mov.w	r5, #320	@ 0x140
 8006356:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800635a:	22f0      	movs	r2, #240	@ 0xf0
		LCD.width  = ILI9341_HEIGHT;
 800635c:	482a      	ldr	r0, [pc, #168]	@ (8006408 <ILI9341_Init+0xe0>)
	LCD.orientation = orientation;
 800635e:	6081      	str	r1, [r0, #8]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8006360:	2100      	movs	r1, #0
		LCD.width  = ILI9341_HEIGHT;
 8006362:	e9c0 4500 	strd	r4, r5, [r0]
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8006366:	4608      	mov	r0, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006368:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800636c:	f7ff ff70 	bl	8006250 <ILI9341_SetDisplayWindow>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006370:	2311      	movs	r3, #17
 8006372:	802b      	strh	r3, [r5, #0]
 8006374:	f3bf 8f4f 	dsb	sy

	// Sleep out
	command = ILI9341_SLEEP_OUT;
	ILI9341_SetAddress(&command);
	HAL_Delay(200);
 8006378:	20c8      	movs	r0, #200	@ 0xc8
 800637a:	f7fc fc63 	bl	8002c44 <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800637e:	2313      	movs	r3, #19
 8006380:	802b      	strh	r3, [r5, #0]
 8006382:	f3bf 8f4f 	dsb	sy

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
	ILI9341_SetAddress(&command);
	HAL_Delay(100);
 8006386:	2064      	movs	r0, #100	@ 0x64
 8006388:	f7fc fc5c 	bl	8002c44 <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800638c:	233a      	movs	r3, #58	@ 0x3a
 800638e:	802b      	strh	r3, [r5, #0]
 8006390:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8006394:	4c1d      	ldr	r4, [pc, #116]	@ (800640c <ILI9341_Init+0xe4>)

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
	parameter[0] = color_space;
 8006396:	8026      	strh	r6, [r4, #0]
 8006398:	f3bf 8f4f 	dsb	sy
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 800639c:	2064      	movs	r0, #100	@ 0x64
 800639e:	f7fc fc51 	bl	8002c44 <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80063a2:	23f6      	movs	r3, #246	@ 0xf6
 80063a4:	802b      	strh	r3, [r5, #0]
 80063a6:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80063aa:	2349      	movs	r3, #73	@ 0x49
 80063ac:	8023      	strh	r3, [r4, #0]
 80063ae:	f3bf 8f4f 	dsb	sy
 80063b2:	2600      	movs	r6, #0
 80063b4:	8026      	strh	r6, [r4, #0]
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	2320      	movs	r3, #32
 80063bc:	8023      	strh	r3, [r4, #0]
 80063be:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80063c2:	2335      	movs	r3, #53	@ 0x35
 80063c4:	802b      	strh	r3, [r5, #0]
 80063c6:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80063ca:	2301      	movs	r3, #1
 80063cc:	8023      	strh	r3, [r4, #0]
 80063ce:	f3bf 8f4f 	dsb	sy
	// Enable TE
	command = ILI9341_TEON;
	parameter[0] = 1; /* VSYNC + HSYNC */
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 80063d2:	2064      	movs	r0, #100	@ 0x64
 80063d4:	f7fc fc36 	bl	8002c44 <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80063d8:	2344      	movs	r3, #68	@ 0x44
 80063da:	802b      	strh	r3, [r5, #0]
 80063dc:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80063e0:	8026      	strh	r6, [r4, #0]
 80063e2:	f3bf 8f4f 	dsb	sy
 80063e6:	8026      	strh	r6, [r4, #0]
 80063e8:	f3bf 8f4f 	dsb	sy
	command = ILI9341_SET_TEAR_SCANLINE;
	parameter[0] = 0;
	parameter[1] = 0;
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 2);
	HAL_Delay(100);
 80063ec:	2064      	movs	r0, #100	@ 0x64
}
 80063ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(100);
 80063f2:	f7fc bc27 	b.w	8002c44 <HAL_Delay>
	switch (orientation) {
 80063f6:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 80063fa:	25f0      	movs	r5, #240	@ 0xf0
 80063fc:	23f0      	movs	r3, #240	@ 0xf0
 80063fe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8006402:	e7ab      	b.n	800635c <ILI9341_Init+0x34>
 8006404:	08058c40 	.word	0x08058c40
 8006408:	20000d40 	.word	0x20000d40
 800640c:	60010000 	.word	0x60010000

08006410 <ILI9341_WaitTransfer>:
//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8006410:	2032      	movs	r0, #50	@ 0x32
 8006412:	f7fc bc17 	b.w	8002c44 <HAL_Delay>
 8006416:	bf00      	nop

08006418 <ILI9341_DisplayOn>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8006418:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800641c:	2229      	movs	r2, #41	@ 0x29
 800641e:	801a      	strh	r2, [r3, #0]
 8006420:	f3bf 8f4f 	dsb	sy
//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
	ILI9341_SetAddress(&command);
}
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop

08006428 <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 8006428:	2803      	cmp	r0, #3
 800642a:	d80f      	bhi.n	800644c <ILI9341_GetParam+0x24>
 800642c:	e8df f000 	tbb	[pc, r0]
 8006430:	0b020508 	.word	0x0b020508
 8006434:	f44f 3096 	mov.w	r0, #76800	@ 0x12c00
	default:
		break;
	}

	return value;
}
 8006438:	4770      	bx	lr
		value = LCD.height;
 800643a:	4b05      	ldr	r3, [pc, #20]	@ (8006450 <ILI9341_GetParam+0x28>)
 800643c:	6858      	ldr	r0, [r3, #4]
		break;
 800643e:	4770      	bx	lr
		value = LCD.width;
 8006440:	4b03      	ldr	r3, [pc, #12]	@ (8006450 <ILI9341_GetParam+0x28>)
 8006442:	6818      	ldr	r0, [r3, #0]
		break;
 8006444:	4770      	bx	lr
		value = LCD.orientation;
 8006446:	4b02      	ldr	r3, [pc, #8]	@ (8006450 <ILI9341_GetParam+0x28>)
 8006448:	6898      	ldr	r0, [r3, #8]
		break;
 800644a:	4770      	bx	lr
	uint32_t value = 0;
 800644c:	2000      	movs	r0, #0
 800644e:	4770      	bx	lr
 8006450:	20000d40 	.word	0x20000d40

08006454 <PSERV_init>:
periodic_services_handle_t periodic_services;


void PSERV_init(void)
{
	periodic_services.TIM = TIM6;
 8006454:	4b03      	ldr	r3, [pc, #12]	@ (8006464 <PSERV_init+0x10>)
 8006456:	4a04      	ldr	r2, [pc, #16]	@ (8006468 <PSERV_init+0x14>)
 8006458:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	f042 0201 	orr.w	r2, r2, #1
 8006460:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
}
 8006462:	4770      	bx	lr
 8006464:	40001000 	.word	0x40001000
 8006468:	20000d4c 	.word	0x20000d4c

0800646c <PSERV_enable>:

void PSERV_enable(void)
{
	LL_TIM_EnableIT_UPDATE(periodic_services.TIM);
 800646c:	4b03      	ldr	r3, [pc, #12]	@ (800647c <PSERV_enable+0x10>)
 800646e:	681a      	ldr	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006470:	68d3      	ldr	r3, [r2, #12]
 8006472:	f043 0301 	orr.w	r3, r3, #1
 8006476:	60d3      	str	r3, [r2, #12]
}
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	20000d4c 	.word	0x20000d4c

08006480 <PSERV_run_services_Callback>:
	LL_TIM_DisableIT_UPDATE(periodic_services.TIM);
}

void PSERV_run_services_Callback(void)
{
	KBD_scan();
 8006480:	f7ff bdfc 	b.w	800607c <KBD_scan>

08006484 <TIMUT_stopwatch_set_time_mark>:
#include "stm32g4xx_hal.h"		
#include "LED.h"				

// ------------- Public function implementations --------------
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 8006484:	b510      	push	{r4, lr}
 8006486:	4604      	mov	r4, r0
	stopwatch->time_mark = HAL_GetTick() ;
 8006488:	f7fc fbd6 	bl	8002c38 <HAL_GetTick>
 800648c:	6020      	str	r0, [r4, #0]
}
 800648e:	bd10      	pop	{r4, pc}

08006490 <TIMUT_stopwatch_has_X_ms_passed>:
{
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
}

uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4604      	mov	r4, r0
 8006494:	460d      	mov	r5, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8006496:	f7fc fbcf 	bl	8002c38 <HAL_GetTick>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	1ac0      	subs	r0, r0, r3
	}
	else
	{
		return 0;	
	}
}
 800649e:	4285      	cmp	r5, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80064a0:	6060      	str	r0, [r4, #4]
}
 80064a2:	bf2c      	ite	cs
 80064a4:	2000      	movcs	r0, #0
 80064a6:	2001      	movcc	r0, #1
 80064a8:	bd38      	pop	{r3, r4, r5, pc}
 80064aa:	bf00      	nop

080064ac <TIMUT_stopwatch_has_another_X_ms_passed>:

uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	4605      	mov	r5, r0
 80064b0:	460c      	mov	r4, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80064b2:	f7fc fbc1 	bl	8002c38 <HAL_GetTick>
 80064b6:	682a      	ldr	r2, [r5, #0]
 80064b8:	1a80      	subs	r0, r0, r2
	if ( x < stopwatch->elapsed_time )
 80064ba:	4284      	cmp	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80064bc:	6068      	str	r0, [r5, #4]
	if ( x < stopwatch->elapsed_time )
 80064be:	d206      	bcs.n	80064ce <TIMUT_stopwatch_has_another_X_ms_passed+0x22>
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
	{
		if (stopwatch->elapsed_time > 2*x )
 80064c0:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 80064c4:	d805      	bhi.n	80064d2 <TIMUT_stopwatch_has_another_X_ms_passed+0x26>
			TIMUT_stopwatch_set_time_mark(stopwatch);
			return 1;
		}
		else
		{
			stopwatch->time_mark += x;
 80064c6:	4414      	add	r4, r2
 80064c8:	602c      	str	r4, [r5, #0]
			return 1;
 80064ca:	2001      	movs	r0, #1

	else
	{
		return 0;
	}
}
 80064cc:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 80064ce:	2000      	movs	r0, #0
}
 80064d0:	bd38      	pop	{r3, r4, r5, pc}
	stopwatch->time_mark = HAL_GetTick() ;
 80064d2:	f7fc fbb1 	bl	8002c38 <HAL_GetTick>
 80064d6:	4604      	mov	r4, r0
			return 1;
 80064d8:	e7f6      	b.n	80064c8 <TIMUT_stopwatch_has_another_X_ms_passed+0x1c>
 80064da:	bf00      	nop

080064dc <TIMUT_get_stopwatch_elapsed_time>:
		}
	}
}

uint32_t TIMUT_get_stopwatch_elapsed_time(stopwatch_handle_t *stopwatch)
{   
 80064dc:	b510      	push	{r4, lr}
 80064de:	4604      	mov	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80064e0:	f7fc fbaa 	bl	8002c38 <HAL_GetTick>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	1ac0      	subs	r0, r0, r3
 80064e8:	6060      	str	r0, [r4, #4]
	TIMUT_stopwatch_update(stopwatch);
	return stopwatch->elapsed_time;
}
 80064ea:	bd10      	pop	{r4, pc}

080064ec <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 80064ec:	b430      	push	{r4, r5}
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
   g->x_dim = x;
 80064ee:	e9c0 1200 	strd	r1, r2, [r0]
   g->y_dim = y;
   g->console.x_start = 4;
 80064f2:	2404      	movs	r4, #4
   g->console.y_start = 4;
   g->console.x_end = g->x_dim - g->console.x_start-1;
 80064f4:	3a05      	subs	r2, #5
   g->y_dim = y;
 80064f6:	6083      	str	r3, [r0, #8]
   g->console.y_end = g->y_dim - g->console.x_start-1;
 80064f8:	3b05      	subs	r3, #5
   g->console.x_pos = g->console.x_end;
   g->console.y_pos = g->console.y_end;
   g->char_h_space = 1;
   g->char_v_space = 1;
   g->font.p = NULL;
 80064fa:	2100      	movs	r1, #0
   g->console.x_end = g->x_dim - g->console.x_start-1;
 80064fc:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
   g->console.y_start = 4;
 8006500:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
   g->console.x_pos = g->console.x_end;
 8006504:	6242      	str	r2, [r0, #36]	@ 0x24
   g->char_h_space = 1;
 8006506:	f240 1401 	movw	r4, #257	@ 0x101
   {
      g->driver[i].driver = NULL;
      g->driver[i].state = 0;
   }

   gui = g;
 800650a:	4a11      	ldr	r2, [pc, #68]	@ (8006550 <UG_Init+0x64>)
   g->console.y_pos = g->console.y_end;
 800650c:	6283      	str	r3, [r0, #40]	@ 0x28
   g->desktop_color = 0x5C5D;
 800650e:	f645 455d 	movw	r5, #23645	@ 0x5c5d
   g->char_h_space = 1;
 8006512:	f8a0 4060 	strh.w	r4, [r0, #96]	@ 0x60
      g->driver[i].state = 0;
 8006516:	f880 1078 	strb.w	r1, [r0, #120]	@ 0x78
 800651a:	f880 1080 	strb.w	r1, [r0, #128]	@ 0x80
 800651e:	f880 1088 	strb.w	r1, [r0, #136]	@ 0x88
   g->fore_color = C_WHITE;
 8006522:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   g->desktop_color = 0x5C5D;
 8006526:	66c5      	str	r5, [r0, #108]	@ 0x6c
   g->font.char_width = 0;
 8006528:	e9c0 1113 	strd	r1, r1, [r0, #76]	@ 0x4c
   g->font.end_char = 0;
 800652c:	e9c0 1115 	strd	r1, r1, [r0, #84]	@ 0x54
   g->back_color = C_BLACK;
 8006530:	e9c0 3119 	strd	r3, r1, [r0, #100]	@ 0x64
   g->active_window = NULL;
 8006534:	e9c0 1106 	strd	r1, r1, [r0, #24]
   gui = g;
 8006538:	6010      	str	r0, [r2, #0]
   g->font.p = NULL;
 800653a:	6441      	str	r1, [r0, #68]	@ 0x44
   g->font.widths = NULL;
 800653c:	65c1      	str	r1, [r0, #92]	@ 0x5c
   g->last_window = NULL;
 800653e:	6201      	str	r1, [r0, #32]
      g->driver[i].driver = NULL;
 8006540:	6741      	str	r1, [r0, #116]	@ 0x74
 8006542:	67c1      	str	r1, [r0, #124]	@ 0x7c
 8006544:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
   return 1;
}
 8006548:	bc30      	pop	{r4, r5}
 800654a:	2001      	movs	r0, #1
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	20000d50 	.word	0x20000d50

08006554 <UG_FontSelect>:
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
   gui->font = *font;
 8006554:	4b07      	ldr	r3, [pc, #28]	@ (8006574 <UG_FontSelect+0x20>)
 8006556:	681b      	ldr	r3, [r3, #0]
{
 8006558:	b500      	push	{lr}
   gui->font = *font;
 800655a:	4686      	mov	lr, r0
 800655c:	f103 0c44 	add.w	ip, r3, #68	@ 0x44
 8006560:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006564:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006568:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800656c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8006570:	f85d fb04 	ldr.w	pc, [sp], #4
 8006574:	20000d50 	.word	0x20000d50

08006578 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 8006578:	4b01      	ldr	r3, [pc, #4]	@ (8006580 <UG_SetForecolor+0x8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	6658      	str	r0, [r3, #100]	@ 0x64
}
 800657e:	4770      	bx	lr
 8006580:	20000d50 	.word	0x20000d50

08006584 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 8006584:	4b01      	ldr	r3, [pc, #4]	@ (800658c <UG_SetBackcolor+0x8>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6698      	str	r0, [r3, #104]	@ 0x68
}
 800658a:	4770      	bx	lr
 800658c:	20000d50 	.word	0x20000d50

08006590 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8006590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006594:	b08b      	sub	sp, #44	@ 0x2c
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;

   switch ( bt )
 8006596:	28fc      	cmp	r0, #252	@ 0xfc
{
 8006598:	468c      	mov	ip, r1
 800659a:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 800659e:	4611      	mov	r1, r2
 80065a0:	461f      	mov	r7, r3
   switch ( bt )
 80065a2:	f200 80b0 	bhi.w	8006706 <_UG_PutChar+0x176>
 80065a6:	28d5      	cmp	r0, #213	@ 0xd5
 80065a8:	d92d      	bls.n	8006606 <_UG_PutChar+0x76>
 80065aa:	f1a0 03d6 	sub.w	r3, r0, #214	@ 0xd6
 80065ae:	2b26      	cmp	r3, #38	@ 0x26
 80065b0:	f200 80a9 	bhi.w	8006706 <_UG_PutChar+0x176>
 80065b4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80065b8:	00a701d1 	.word	0x00a701d1
 80065bc:	00a700a7 	.word	0x00a700a7
 80065c0:	00a700a7 	.word	0x00a700a7
 80065c4:	00a700fe 	.word	0x00a700fe
 80065c8:	00a700a7 	.word	0x00a700a7
 80065cc:	00a700a7 	.word	0x00a700a7
 80065d0:	00a700a7 	.word	0x00a700a7
 80065d4:	00a70100 	.word	0x00a70100
 80065d8:	00a700a7 	.word	0x00a700a7
 80065dc:	00a700a7 	.word	0x00a700a7
 80065e0:	00a700a7 	.word	0x00a700a7
 80065e4:	00a700a7 	.word	0x00a700a7
 80065e8:	00a700a7 	.word	0x00a700a7
 80065ec:	00a700a7 	.word	0x00a700a7
 80065f0:	00a700a7 	.word	0x00a700a7
 80065f4:	00a700a7 	.word	0x00a700a7
 80065f8:	00a701d3 	.word	0x00a701d3
 80065fc:	00a700a7 	.word	0x00a700a7
 8006600:	00a700a7 	.word	0x00a700a7
 8006604:	00fc      	.short	0x00fc
 8006606:	28b5      	cmp	r0, #181	@ 0xb5
 8006608:	d07f      	beq.n	800670a <_UG_PutChar+0x17a>
 800660a:	28c4      	cmp	r0, #196	@ 0xc4
 800660c:	bf08      	it	eq
 800660e:	248e      	moveq	r4, #142	@ 0x8e
 8006610:	d175      	bne.n	80066fe <_UG_PutChar+0x16e>
      case 0xC4: bt = 0x8E; break; // 
      case 0xB5: bt = 0xE6; break; // 
      case 0xB0: bt = 0xF8; break; // 
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8006612:	f8da e010 	ldr.w	lr, [sl, #16]
 8006616:	45a6      	cmp	lr, r4
 8006618:	d86e      	bhi.n	80066f8 <_UG_PutChar+0x168>
 800661a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800661e:	42a3      	cmp	r3, r4
 8006620:	d36a      	bcc.n	80066f8 <_UG_PutChar+0x168>
   
   yo = y;
   bn = font->char_width;
 8006622:	f8da 3008 	ldr.w	r3, [sl, #8]
   if ( !bn ) return;
 8006626:	2b00      	cmp	r3, #0
 8006628:	d066      	beq.n	80066f8 <_UG_PutChar+0x168>
   bn >>= 3;
 800662a:	08da      	lsrs	r2, r3, #3
   if ( font->char_width % 8 ) bn++;
 800662c:	0758      	lsls	r0, r3, #29
   bn >>= 3;
 800662e:	9202      	str	r2, [sp, #8]
   if ( font->char_width % 8 ) bn++;
 8006630:	bf1c      	itt	ne
 8006632:	3201      	addne	r2, #1
 8006634:	9202      	strne	r2, [sp, #8]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8006636:	f8da 2018 	ldr.w	r2, [sl, #24]
 800663a:	2a00      	cmp	r2, #0
 800663c:	f000 80c0 	beq.w	80067c0 <_UG_PutChar+0x230>
 8006640:	eba4 000e 	sub.w	r0, r4, lr
 8006644:	5c12      	ldrb	r2, [r2, r0]
 8006646:	9203      	str	r2, [sp, #12]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8006648:	f8df b318 	ldr.w	fp, [pc, #792]	@ 8006964 <_UG_PutChar+0x3d4>
 800664c:	f8db 0000 	ldr.w	r0, [fp]
 8006650:	f890 2088 	ldrb.w	r2, [r0, #136]	@ 0x88
 8006654:	f012 0202 	ands.w	r2, r2, #2
 8006658:	d159      	bne.n	800670e <_UG_PutChar+0x17e>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800665a:	f89a 6004 	ldrb.w	r6, [sl, #4]
   yo = y;
 800665e:	4689      	mov	r9, r1
	   if (font->font_type == FONT_TYPE_1BPP)
 8006660:	2e00      	cmp	r6, #0
 8006662:	f040 80af 	bne.w	80067c4 <_UG_PutChar+0x234>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8006666:	f8da 300c 	ldr.w	r3, [sl, #12]
 800666a:	eba4 0e0e 	sub.w	lr, r4, lr
 800666e:	fb03 fe0e 	mul.w	lr, r3, lr
         for( j=0;j<font->char_height;j++ )
 8006672:	2b00      	cmp	r3, #0
 8006674:	d040      	beq.n	80066f8 <_UG_PutChar+0x168>
 8006676:	9b02      	ldr	r3, [sp, #8]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d03d      	beq.n	80066f8 <_UG_PutChar+0x168>
 800667c:	4650      	mov	r0, sl
 800667e:	46ca      	mov	sl, r9
 8006680:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8006684:	f8cd c014 	str.w	ip, [sp, #20]
 8006688:	fb0e 3103 	mla	r1, lr, r3, r3
 800668c:	4635      	mov	r5, r6
 800668e:	46b6      	mov	lr, r6
 8006690:	9b02      	ldr	r3, [sp, #8]
 8006692:	9e03      	ldr	r6, [sp, #12]
         {
           xo = x;
 8006694:	9c05      	ldr	r4, [sp, #20]
 8006696:	9504      	str	r5, [sp, #16]
 8006698:	1aca      	subs	r2, r1, r3
 800669a:	9101      	str	r1, [sp, #4]
           c=actual_char_width;
           for( i=0;i<bn;i++ )
           {
             b = font->p[index++];
 800669c:	6801      	ldr	r1, [r0, #0]
 800669e:	5c8d      	ldrb	r5, [r1, r2]
 80066a0:	3201      	adds	r2, #1
             for( k=0;(k<8) && c;k++ )
 80066a2:	b1e6      	cbz	r6, 80066de <_UG_PutChar+0x14e>
 80066a4:	f104 0808 	add.w	r8, r4, #8
 80066a8:	9200      	str	r2, [sp, #0]
 80066aa:	9015      	str	r0, [sp, #84]	@ 0x54
 80066ac:	e000      	b.n	80066b0 <_UG_PutChar+0x120>
 80066ae:	b1a6      	cbz	r6, 80066da <_UG_PutChar+0x14a>
             {
               if( b & 0x01 )
               {
                  gui->pset(xo,yo,fc);
 80066b0:	f8db 3000 	ldr.w	r3, [fp]
               if( b & 0x01 )
 80066b4:	f015 0f01 	tst.w	r5, #1
                  gui->pset(xo,yo,fc);
 80066b8:	4620      	mov	r0, r4
 80066ba:	463a      	mov	r2, r7
               }
               else
               {
                  gui->pset(xo,yo,bc);
 80066bc:	bf08      	it	eq
 80066be:	4620      	moveq	r0, r4
                  gui->pset(xo,yo,fc);
 80066c0:	4651      	mov	r1, sl
                  gui->pset(xo,yo,bc);
 80066c2:	bf04      	itt	eq
 80066c4:	464a      	moveq	r2, r9
 80066c6:	4651      	moveq	r1, sl
                  gui->pset(xo,yo,fc);
 80066c8:	681b      	ldr	r3, [r3, #0]
               }
               b >>= 1;
               xo++;
 80066ca:	3401      	adds	r4, #1
                  gui->pset(xo,yo,bc);
 80066cc:	4798      	blx	r3
             for( k=0;(k<8) && c;k++ )
 80066ce:	4544      	cmp	r4, r8
               c--;
 80066d0:	f106 36ff 	add.w	r6, r6, #4294967295
               b >>= 1;
 80066d4:	ea4f 0555 	mov.w	r5, r5, lsr #1
             for( k=0;(k<8) && c;k++ )
 80066d8:	d1e9      	bne.n	80066ae <_UG_PutChar+0x11e>
 80066da:	9a00      	ldr	r2, [sp, #0]
 80066dc:	9815      	ldr	r0, [sp, #84]	@ 0x54
           for( i=0;i<bn;i++ )
 80066de:	9b01      	ldr	r3, [sp, #4]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d1db      	bne.n	800669c <_UG_PutChar+0x10c>
         for( j=0;j<font->char_height;j++ )
 80066e4:	4619      	mov	r1, r3
 80066e6:	9b02      	ldr	r3, [sp, #8]
 80066e8:	9d04      	ldr	r5, [sp, #16]
 80066ea:	4419      	add	r1, r3
 80066ec:	68c3      	ldr	r3, [r0, #12]
 80066ee:	3501      	adds	r5, #1
 80066f0:	42ab      	cmp	r3, r5
             }
           }
           yo++;
 80066f2:	f10a 0a01 	add.w	sl, sl, #1
         for( j=0;j<font->char_height;j++ )
 80066f6:	d8cb      	bhi.n	8006690 <_UG_PutChar+0x100>
            index += font->char_width - actual_char_width;
            yo++;
         }
      }
   }
}
 80066f8:	b00b      	add	sp, #44	@ 0x2c
 80066fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   switch ( bt )
 80066fe:	28b0      	cmp	r0, #176	@ 0xb0
 8006700:	bf08      	it	eq
 8006702:	24f8      	moveq	r4, #248	@ 0xf8
 8006704:	d085      	beq.n	8006612 <_UG_PutChar+0x82>
   if (bt < font->start_char || bt > font->end_char) return;
 8006706:	4604      	mov	r4, r0
 8006708:	e783      	b.n	8006612 <_UG_PutChar+0x82>
   switch ( bt )
 800670a:	24e6      	movs	r4, #230	@ 0xe6
 800670c:	e781      	b.n	8006612 <_UG_PutChar+0x82>
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800670e:	f8da 300c 	ldr.w	r3, [sl, #12]
 8006712:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 8006716:	9803      	ldr	r0, [sp, #12]
 8006718:	440b      	add	r3, r1
 800671a:	f10c 32ff 	add.w	r2, ip, #4294967295
 800671e:	3b01      	subs	r3, #1
 8006720:	4402      	add	r2, r0
 8006722:	4660      	mov	r0, ip
 8006724:	47b0      	blx	r6
      if (font->font_type == FONT_TYPE_1BPP)
 8006726:	f89a 3004 	ldrb.w	r3, [sl, #4]
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800672a:	4680      	mov	r8, r0
      if (font->font_type == FONT_TYPE_1BPP)
 800672c:	2b00      	cmp	r3, #0
 800672e:	f040 80b0 	bne.w	8006892 <_UG_PutChar+0x302>
	      index = (bt - font->start_char)* font->char_height * bn;
 8006732:	f8da 2010 	ldr.w	r2, [sl, #16]
 8006736:	f8da 100c 	ldr.w	r1, [sl, #12]
 800673a:	1aa2      	subs	r2, r4, r2
 800673c:	fb01 f202 	mul.w	r2, r1, r2
		  for( j=0;j<font->char_height;j++ )
 8006740:	2900      	cmp	r1, #0
 8006742:	d0d9      	beq.n	80066f8 <_UG_PutChar+0x168>
 8006744:	9902      	ldr	r1, [sp, #8]
 8006746:	2900      	cmp	r1, #0
 8006748:	d0d6      	beq.n	80066f8 <_UG_PutChar+0x168>
 800674a:	fb02 1901 	mla	r9, r2, r1, r1
 800674e:	4649      	mov	r1, r9
 8006750:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8006754:	461a      	mov	r2, r3
 8006756:	4655      	mov	r5, sl
 8006758:	9b02      	ldr	r3, [sp, #8]
 800675a:	9c03      	ldr	r4, [sp, #12]
 800675c:	e9cd 1200 	strd	r1, r2, [sp]
 8006760:	eba1 0b03 	sub.w	fp, r1, r3
			 for( i=0;i<bn;i++ )
 8006764:	46aa      	mov	sl, r5
 8006766:	465d      	mov	r5, fp
				b = font->p[index++];
 8006768:	f8da 1000 	ldr.w	r1, [sl]
 800676c:	f1a4 0608 	sub.w	r6, r4, #8
 8006770:	f811 b005 	ldrb.w	fp, [r1, r5]
 8006774:	3501      	adds	r5, #1
				for( k=0;(k<8) && c;k++ )
 8006776:	b90c      	cbnz	r4, 800677c <_UG_PutChar+0x1ec>
 8006778:	e020      	b.n	80067bc <_UG_PutChar+0x22c>
 800677a:	b1fc      	cbz	r4, 80067bc <_UG_PutChar+0x22c>
				   if( b & 0x01 )
 800677c:	f01b 0f01 	tst.w	fp, #1
					  push_pixel(fc);
 8006780:	4638      	mov	r0, r7
				   c--;
 8006782:	f104 34ff 	add.w	r4, r4, #4294967295
					  push_pixel(bc);
 8006786:	bf08      	it	eq
 8006788:	4648      	moveq	r0, r9
 800678a:	47c0      	blx	r8
				for( k=0;(k<8) && c;k++ )
 800678c:	42b4      	cmp	r4, r6
				   b >>= 1;
 800678e:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
				for( k=0;(k<8) && c;k++ )
 8006792:	d1f2      	bne.n	800677a <_UG_PutChar+0x1ea>
			 for( i=0;i<bn;i++ )
 8006794:	9b00      	ldr	r3, [sp, #0]
 8006796:	42ab      	cmp	r3, r5
 8006798:	d1e6      	bne.n	8006768 <_UG_PutChar+0x1d8>
		  for( j=0;j<font->char_height;j++ )
 800679a:	4619      	mov	r1, r3
 800679c:	9b02      	ldr	r3, [sp, #8]
 800679e:	9a01      	ldr	r2, [sp, #4]
 80067a0:	4419      	add	r1, r3
 80067a2:	f8da 300c 	ldr.w	r3, [sl, #12]
 80067a6:	3201      	adds	r2, #1
 80067a8:	4293      	cmp	r3, r2
 80067aa:	4655      	mov	r5, sl
 80067ac:	d8d4      	bhi.n	8006758 <_UG_PutChar+0x1c8>
 80067ae:	e7a3      	b.n	80066f8 <_UG_PutChar+0x168>
      case 0xFC: bt = 0x81; break; // 
 80067b0:	2481      	movs	r4, #129	@ 0x81
 80067b2:	e72e      	b.n	8006612 <_UG_PutChar+0x82>
      case 0xDC: bt = 0x9A; break; // 
 80067b4:	249a      	movs	r4, #154	@ 0x9a
 80067b6:	e72c      	b.n	8006612 <_UG_PutChar+0x82>
      case 0xE4: bt = 0x84; break; // 
 80067b8:	2484      	movs	r4, #132	@ 0x84
 80067ba:	e72a      	b.n	8006612 <_UG_PutChar+0x82>
				   c--;
 80067bc:	2400      	movs	r4, #0
 80067be:	e7e9      	b.n	8006794 <_UG_PutChar+0x204>
 80067c0:	9303      	str	r3, [sp, #12]
 80067c2:	e741      	b.n	8006648 <_UG_PutChar+0xb8>
      else if (font->font_type == FONT_TYPE_8BPP)
 80067c4:	2e01      	cmp	r6, #1
 80067c6:	d197      	bne.n	80066f8 <_UG_PutChar+0x168>
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80067c8:	f8da 000c 	ldr.w	r0, [sl, #12]
 80067cc:	eba4 040e 	sub.w	r4, r4, lr
 80067d0:	fb00 f303 	mul.w	r3, r0, r3
 80067d4:	fb04 fe03 	mul.w	lr, r4, r3
         for( j=0;j<font->char_height;j++ )
 80067d8:	2800      	cmp	r0, #0
 80067da:	d08d      	beq.n	80066f8 <_UG_PutChar+0x168>
 80067dc:	9b03      	ldr	r3, [sp, #12]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d08a      	beq.n	80066f8 <_UG_PutChar+0x168>
 80067e2:	f10c 33ff 	add.w	r3, ip, #4294967295
 80067e6:	9308      	str	r3, [sp, #32]
 80067e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80067ec:	b2dd      	uxtb	r5, r3
 80067ee:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80067f8:	9301      	str	r3, [sp, #4]
 80067fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067fc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006800:	9305      	str	r3, [sp, #20]
 8006802:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006804:	b2fe      	uxtb	r6, r7
 8006806:	f403 097f 	and.w	r9, r3, #16711680	@ 0xff0000
 800680a:	4694      	mov	ip, r2
               gui->pset(xo,yo,color);
 800680c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800680e:	4463      	add	r3, ip
 8006810:	9302      	str	r3, [sp, #8]
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	eb03 080e 	add.w	r8, r3, lr
 8006818:	9b08      	ldr	r3, [sp, #32]
 800681a:	e9cd ec06 	strd	lr, ip, [sp, #24]
 800681e:	eba3 070e 	sub.w	r7, r3, lr
 8006822:	4674      	mov	r4, lr
 8006824:	9704      	str	r7, [sp, #16]
               b = font->p[index++];
 8006826:	f8da 2000 	ldr.w	r2, [sl]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800682a:	9905      	ldr	r1, [sp, #20]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800682c:	9f01      	ldr	r7, [sp, #4]
 800682e:	4623      	mov	r3, r4
               b = font->p[index++];
 8006830:	3401      	adds	r4, #1
 8006832:	f812 c003 	ldrb.w	ip, [r2, r3]
               gui->pset(xo,yo,color);
 8006836:	f8db 3000 	ldr.w	r3, [fp]
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800683a:	f5cc 7280 	rsb	r2, ip, #256	@ 0x100
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800683e:	fb01 f002 	mul.w	r0, r1, r2
 8006842:	9900      	ldr	r1, [sp, #0]
               gui->pset(xo,yo,color);
 8006844:	681b      	ldr	r3, [r3, #0]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006846:	fb01 000c 	mla	r0, r1, ip, r0
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800684a:	fb05 f102 	mul.w	r1, r5, r2
 800684e:	fb06 110c 	mla	r1, r6, ip, r1
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006852:	0a00      	lsrs	r0, r0, #8
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006854:	fb09 f202 	mul.w	r2, r9, r2
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006858:	f400 407f 	and.w	r0, r0, #65280	@ 0xff00
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800685c:	fb07 220c 	mla	r2, r7, ip, r2
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006860:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8006864:	4301      	orrs	r1, r0
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006866:	0a12      	lsrs	r2, r2, #8
               gui->pset(xo,yo,color);
 8006868:	9804      	ldr	r0, [sp, #16]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800686a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
               gui->pset(xo,yo,color);
 800686e:	430a      	orrs	r2, r1
 8006870:	4420      	add	r0, r4
 8006872:	9902      	ldr	r1, [sp, #8]
 8006874:	4798      	blx	r3
            for( i=0;i<actual_char_width;i++ )
 8006876:	4544      	cmp	r4, r8
 8006878:	d1d5      	bne.n	8006826 <_UG_PutChar+0x296>
         for( j=0;j<font->char_height;j++ )
 800687a:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
            index += font->char_width - actual_char_width;
 800687e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006882:	449e      	add	lr, r3
         for( j=0;j<font->char_height;j++ )
 8006884:	f8da 300c 	ldr.w	r3, [sl, #12]
 8006888:	f10c 0c01 	add.w	ip, ip, #1
 800688c:	4563      	cmp	r3, ip
 800688e:	d8bd      	bhi.n	800680c <_UG_PutChar+0x27c>
 8006890:	e732      	b.n	80066f8 <_UG_PutChar+0x168>
	  else if (font->font_type == FONT_TYPE_8BPP)
 8006892:	2b01      	cmp	r3, #1
 8006894:	f47f af30 	bne.w	80066f8 <_UG_PutChar+0x168>
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8006898:	e9da 3102 	ldrd	r3, r1, [sl, #8]
 800689c:	f8da 2010 	ldr.w	r2, [sl, #16]
 80068a0:	fb01 f303 	mul.w	r3, r1, r3
 80068a4:	1aa2      	subs	r2, r4, r2
 80068a6:	fb02 fb03 	mul.w	fp, r2, r3
		   for( j=0;j<font->char_height;j++ )
 80068aa:	2900      	cmp	r1, #0
 80068ac:	f43f af24 	beq.w	80066f8 <_UG_PutChar+0x168>
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f43f af20 	beq.w	80066f8 <_UG_PutChar+0x168>
 80068b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068ba:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80068bc:	b2dd      	uxtb	r5, r3
 80068be:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80068c8:	9301      	str	r3, [sp, #4]
 80068ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80068d0:	2100      	movs	r1, #0
 80068d2:	46de      	mov	lr, fp
 80068d4:	469b      	mov	fp, r3
 80068d6:	462b      	mov	r3, r5
 80068d8:	b2fe      	uxtb	r6, r7
 80068da:	4655      	mov	r5, sl
 80068dc:	f402 097f 	and.w	r9, r2, #16711680	@ 0xff0000
 80068e0:	468c      	mov	ip, r1
 80068e2:	469a      	mov	sl, r3
			  for( i=0;i<actual_char_width;i++ )
 80068e4:	9515      	str	r5, [sp, #84]	@ 0x54
 80068e6:	9b03      	ldr	r3, [sp, #12]
 80068e8:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80068ea:	f8cd e008 	str.w	lr, [sp, #8]
 80068ee:	eb03 040e 	add.w	r4, r3, lr
 80068f2:	f8cd c010 	str.w	ip, [sp, #16]
 80068f6:	4675      	mov	r5, lr
				 b = font->p[index++];
 80068f8:	6838      	ldr	r0, [r7, #0]
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80068fa:	9a00      	ldr	r2, [sp, #0]
 80068fc:	462b      	mov	r3, r5
				 b = font->p[index++];
 80068fe:	3501      	adds	r5, #1
 8006900:	f810 e003 	ldrb.w	lr, [r0, r3]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006904:	f5ce 7380 	rsb	r3, lr, #256	@ 0x100
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006908:	fb0b fc03 	mul.w	ip, fp, r3
 800690c:	fb02 cc0e 	mla	ip, r2, lr, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006910:	9a01      	ldr	r2, [sp, #4]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006912:	fb0a f003 	mul.w	r0, sl, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006916:	fb09 f303 	mul.w	r3, r9, r3
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800691a:	fb06 000e 	mla	r0, r6, lr, r0
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800691e:	fb02 330e 	mla	r3, r2, lr, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006922:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8006926:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800692a:	f3c0 2007 	ubfx	r0, r0, #8, #8
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800692e:	0a1b      	lsrs	r3, r3, #8
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006930:	ea40 000c 	orr.w	r0, r0, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006934:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 push_pixel(color);
 8006938:	4318      	orrs	r0, r3
 800693a:	47c0      	blx	r8
			  for( i=0;i<actual_char_width;i++ )
 800693c:	42a5      	cmp	r5, r4
 800693e:	d1db      	bne.n	80068f8 <_UG_PutChar+0x368>
			  index += font->char_width - actual_char_width;
 8006940:	68bb      	ldr	r3, [r7, #8]
		   for( j=0;j<font->char_height;j++ )
 8006942:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006946:	f8dd c010 	ldr.w	ip, [sp, #16]
			  index += font->char_width - actual_char_width;
 800694a:	449e      	add	lr, r3
		   for( j=0;j<font->char_height;j++ )
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f10c 0c01 	add.w	ip, ip, #1
 8006952:	4563      	cmp	r3, ip
 8006954:	463d      	mov	r5, r7
 8006956:	d8c5      	bhi.n	80068e4 <_UG_PutChar+0x354>
 8006958:	e6ce      	b.n	80066f8 <_UG_PutChar+0x168>
   switch ( bt )
 800695a:	2499      	movs	r4, #153	@ 0x99
 800695c:	e659      	b.n	8006612 <_UG_PutChar+0x82>
 800695e:	2494      	movs	r4, #148	@ 0x94
 8006960:	e657      	b.n	8006612 <_UG_PutChar+0x82>
 8006962:	bf00      	nop
 8006964:	20000d50 	.word	0x20000d50

08006968 <UG_PutString>:
{
 8006968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800696c:	4680      	mov	r8, r0
   while ( *str != 0 )
 800696e:	7810      	ldrb	r0, [r2, #0]
{
 8006970:	b082      	sub	sp, #8
   while ( *str != 0 )
 8006972:	b380      	cbz	r0, 80069d6 <UG_PutString+0x6e>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8006974:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 80069e8 <UG_PutString+0x80>
 8006978:	f8d9 4000 	ldr.w	r4, [r9]
 800697c:	4615      	mov	r5, r2
 800697e:	468a      	mov	sl, r1
   xp=x;
 8006980:	4646      	mov	r6, r8
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8006982:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006984:	4290      	cmp	r0, r2
 8006986:	d322      	bcc.n	80069ce <UG_PutString+0x66>
 8006988:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800698a:	4298      	cmp	r0, r3
 800698c:	d81f      	bhi.n	80069ce <UG_PutString+0x66>
      if ( chr == '\n' )
 800698e:	280a      	cmp	r0, #10
         xp = gui->x_dim;
 8006990:	6861      	ldr	r1, [r4, #4]
      if ( chr == '\n' )
 8006992:	d026      	beq.n	80069e2 <UG_PutString+0x7a>
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8006994:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006996:	b30b      	cbz	r3, 80069dc <UG_PutString+0x74>
 8006998:	1a82      	subs	r2, r0, r2
 800699a:	5c9f      	ldrb	r7, [r3, r2]
      if ( xp + cw > gui->x_dim - 1 )
 800699c:	19bb      	adds	r3, r7, r6
 800699e:	428b      	cmp	r3, r1
 80069a0:	db05      	blt.n	80069ae <UG_PutString+0x46>
         yp += gui->font.char_height+gui->char_v_space;
 80069a2:	f994 3061 	ldrsb.w	r3, [r4, #97]	@ 0x61
 80069a6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80069a8:	4413      	add	r3, r2
 80069aa:	449a      	add	sl, r3
         xp = x;
 80069ac:	4646      	mov	r6, r8
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 80069ae:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 80069b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069b4:	9201      	str	r2, [sp, #4]
 80069b6:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 80069b8:	9400      	str	r4, [sp, #0]
 80069ba:	4631      	mov	r1, r6
 80069bc:	4652      	mov	r2, sl
 80069be:	f7ff fde7 	bl	8006590 <_UG_PutChar>
      xp += cw + gui->char_h_space;
 80069c2:	f8d9 4000 	ldr.w	r4, [r9]
 80069c6:	f994 3060 	ldrsb.w	r3, [r4, #96]	@ 0x60
 80069ca:	443b      	add	r3, r7
 80069cc:	441e      	add	r6, r3
   while ( *str != 0 )
 80069ce:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80069d2:	2800      	cmp	r0, #0
 80069d4:	d1d5      	bne.n	8006982 <UG_PutString+0x1a>
}
 80069d6:	b002      	add	sp, #8
 80069d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80069dc:	f894 704c 	ldrb.w	r7, [r4, #76]	@ 0x4c
 80069e0:	e7dc      	b.n	800699c <UG_PutString+0x34>
         xp = gui->x_dim;
 80069e2:	460e      	mov	r6, r1
 80069e4:	e7f3      	b.n	80069ce <UG_PutString+0x66>
 80069e6:	bf00      	nop
 80069e8:	20000d50 	.word	0x20000d50

080069ec <malloc>:
 80069ec:	4b02      	ldr	r3, [pc, #8]	@ (80069f8 <malloc+0xc>)
 80069ee:	4601      	mov	r1, r0
 80069f0:	6818      	ldr	r0, [r3, #0]
 80069f2:	f000 b82d 	b.w	8006a50 <_malloc_r>
 80069f6:	bf00      	nop
 80069f8:	20000044 	.word	0x20000044

080069fc <free>:
 80069fc:	4b02      	ldr	r3, [pc, #8]	@ (8006a08 <free+0xc>)
 80069fe:	4601      	mov	r1, r0
 8006a00:	6818      	ldr	r0, [r3, #0]
 8006a02:	f000 bc47 	b.w	8007294 <_free_r>
 8006a06:	bf00      	nop
 8006a08:	20000044 	.word	0x20000044

08006a0c <sbrk_aligned>:
 8006a0c:	b570      	push	{r4, r5, r6, lr}
 8006a0e:	4e0f      	ldr	r6, [pc, #60]	@ (8006a4c <sbrk_aligned+0x40>)
 8006a10:	460c      	mov	r4, r1
 8006a12:	6831      	ldr	r1, [r6, #0]
 8006a14:	4605      	mov	r5, r0
 8006a16:	b911      	cbnz	r1, 8006a1e <sbrk_aligned+0x12>
 8006a18:	f000 fbce 	bl	80071b8 <_sbrk_r>
 8006a1c:	6030      	str	r0, [r6, #0]
 8006a1e:	4621      	mov	r1, r4
 8006a20:	4628      	mov	r0, r5
 8006a22:	f000 fbc9 	bl	80071b8 <_sbrk_r>
 8006a26:	1c43      	adds	r3, r0, #1
 8006a28:	d103      	bne.n	8006a32 <sbrk_aligned+0x26>
 8006a2a:	f04f 34ff 	mov.w	r4, #4294967295
 8006a2e:	4620      	mov	r0, r4
 8006a30:	bd70      	pop	{r4, r5, r6, pc}
 8006a32:	1cc4      	adds	r4, r0, #3
 8006a34:	f024 0403 	bic.w	r4, r4, #3
 8006a38:	42a0      	cmp	r0, r4
 8006a3a:	d0f8      	beq.n	8006a2e <sbrk_aligned+0x22>
 8006a3c:	1a21      	subs	r1, r4, r0
 8006a3e:	4628      	mov	r0, r5
 8006a40:	f000 fbba 	bl	80071b8 <_sbrk_r>
 8006a44:	3001      	adds	r0, #1
 8006a46:	d1f2      	bne.n	8006a2e <sbrk_aligned+0x22>
 8006a48:	e7ef      	b.n	8006a2a <sbrk_aligned+0x1e>
 8006a4a:	bf00      	nop
 8006a4c:	20000d54 	.word	0x20000d54

08006a50 <_malloc_r>:
 8006a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a54:	1ccd      	adds	r5, r1, #3
 8006a56:	f025 0503 	bic.w	r5, r5, #3
 8006a5a:	3508      	adds	r5, #8
 8006a5c:	2d0c      	cmp	r5, #12
 8006a5e:	bf38      	it	cc
 8006a60:	250c      	movcc	r5, #12
 8006a62:	2d00      	cmp	r5, #0
 8006a64:	4606      	mov	r6, r0
 8006a66:	db01      	blt.n	8006a6c <_malloc_r+0x1c>
 8006a68:	42a9      	cmp	r1, r5
 8006a6a:	d904      	bls.n	8006a76 <_malloc_r+0x26>
 8006a6c:	230c      	movs	r3, #12
 8006a6e:	6033      	str	r3, [r6, #0]
 8006a70:	2000      	movs	r0, #0
 8006a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b4c <_malloc_r+0xfc>
 8006a7a:	f000 f869 	bl	8006b50 <__malloc_lock>
 8006a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a82:	461c      	mov	r4, r3
 8006a84:	bb44      	cbnz	r4, 8006ad8 <_malloc_r+0x88>
 8006a86:	4629      	mov	r1, r5
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f7ff ffbf 	bl	8006a0c <sbrk_aligned>
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	4604      	mov	r4, r0
 8006a92:	d158      	bne.n	8006b46 <_malloc_r+0xf6>
 8006a94:	f8d8 4000 	ldr.w	r4, [r8]
 8006a98:	4627      	mov	r7, r4
 8006a9a:	2f00      	cmp	r7, #0
 8006a9c:	d143      	bne.n	8006b26 <_malloc_r+0xd6>
 8006a9e:	2c00      	cmp	r4, #0
 8006aa0:	d04b      	beq.n	8006b3a <_malloc_r+0xea>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	4639      	mov	r1, r7
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	eb04 0903 	add.w	r9, r4, r3
 8006aac:	f000 fb84 	bl	80071b8 <_sbrk_r>
 8006ab0:	4581      	cmp	r9, r0
 8006ab2:	d142      	bne.n	8006b3a <_malloc_r+0xea>
 8006ab4:	6821      	ldr	r1, [r4, #0]
 8006ab6:	1a6d      	subs	r5, r5, r1
 8006ab8:	4629      	mov	r1, r5
 8006aba:	4630      	mov	r0, r6
 8006abc:	f7ff ffa6 	bl	8006a0c <sbrk_aligned>
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d03a      	beq.n	8006b3a <_malloc_r+0xea>
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	442b      	add	r3, r5
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	f8d8 3000 	ldr.w	r3, [r8]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	bb62      	cbnz	r2, 8006b2c <_malloc_r+0xdc>
 8006ad2:	f8c8 7000 	str.w	r7, [r8]
 8006ad6:	e00f      	b.n	8006af8 <_malloc_r+0xa8>
 8006ad8:	6822      	ldr	r2, [r4, #0]
 8006ada:	1b52      	subs	r2, r2, r5
 8006adc:	d420      	bmi.n	8006b20 <_malloc_r+0xd0>
 8006ade:	2a0b      	cmp	r2, #11
 8006ae0:	d917      	bls.n	8006b12 <_malloc_r+0xc2>
 8006ae2:	1961      	adds	r1, r4, r5
 8006ae4:	42a3      	cmp	r3, r4
 8006ae6:	6025      	str	r5, [r4, #0]
 8006ae8:	bf18      	it	ne
 8006aea:	6059      	strne	r1, [r3, #4]
 8006aec:	6863      	ldr	r3, [r4, #4]
 8006aee:	bf08      	it	eq
 8006af0:	f8c8 1000 	streq.w	r1, [r8]
 8006af4:	5162      	str	r2, [r4, r5]
 8006af6:	604b      	str	r3, [r1, #4]
 8006af8:	4630      	mov	r0, r6
 8006afa:	f000 f82f 	bl	8006b5c <__malloc_unlock>
 8006afe:	f104 000b 	add.w	r0, r4, #11
 8006b02:	1d23      	adds	r3, r4, #4
 8006b04:	f020 0007 	bic.w	r0, r0, #7
 8006b08:	1ac2      	subs	r2, r0, r3
 8006b0a:	bf1c      	itt	ne
 8006b0c:	1a1b      	subne	r3, r3, r0
 8006b0e:	50a3      	strne	r3, [r4, r2]
 8006b10:	e7af      	b.n	8006a72 <_malloc_r+0x22>
 8006b12:	6862      	ldr	r2, [r4, #4]
 8006b14:	42a3      	cmp	r3, r4
 8006b16:	bf0c      	ite	eq
 8006b18:	f8c8 2000 	streq.w	r2, [r8]
 8006b1c:	605a      	strne	r2, [r3, #4]
 8006b1e:	e7eb      	b.n	8006af8 <_malloc_r+0xa8>
 8006b20:	4623      	mov	r3, r4
 8006b22:	6864      	ldr	r4, [r4, #4]
 8006b24:	e7ae      	b.n	8006a84 <_malloc_r+0x34>
 8006b26:	463c      	mov	r4, r7
 8006b28:	687f      	ldr	r7, [r7, #4]
 8006b2a:	e7b6      	b.n	8006a9a <_malloc_r+0x4a>
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	42a3      	cmp	r3, r4
 8006b32:	d1fb      	bne.n	8006b2c <_malloc_r+0xdc>
 8006b34:	2300      	movs	r3, #0
 8006b36:	6053      	str	r3, [r2, #4]
 8006b38:	e7de      	b.n	8006af8 <_malloc_r+0xa8>
 8006b3a:	230c      	movs	r3, #12
 8006b3c:	6033      	str	r3, [r6, #0]
 8006b3e:	4630      	mov	r0, r6
 8006b40:	f000 f80c 	bl	8006b5c <__malloc_unlock>
 8006b44:	e794      	b.n	8006a70 <_malloc_r+0x20>
 8006b46:	6005      	str	r5, [r0, #0]
 8006b48:	e7d6      	b.n	8006af8 <_malloc_r+0xa8>
 8006b4a:	bf00      	nop
 8006b4c:	20000d58 	.word	0x20000d58

08006b50 <__malloc_lock>:
 8006b50:	4801      	ldr	r0, [pc, #4]	@ (8006b58 <__malloc_lock+0x8>)
 8006b52:	f000 bb7e 	b.w	8007252 <__retarget_lock_acquire_recursive>
 8006b56:	bf00      	nop
 8006b58:	20000e9c 	.word	0x20000e9c

08006b5c <__malloc_unlock>:
 8006b5c:	4801      	ldr	r0, [pc, #4]	@ (8006b64 <__malloc_unlock+0x8>)
 8006b5e:	f000 bb79 	b.w	8007254 <__retarget_lock_release_recursive>
 8006b62:	bf00      	nop
 8006b64:	20000e9c 	.word	0x20000e9c

08006b68 <srand>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4b10      	ldr	r3, [pc, #64]	@ (8006bac <srand+0x44>)
 8006b6c:	681d      	ldr	r5, [r3, #0]
 8006b6e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006b70:	4604      	mov	r4, r0
 8006b72:	b9b3      	cbnz	r3, 8006ba2 <srand+0x3a>
 8006b74:	2018      	movs	r0, #24
 8006b76:	f7ff ff39 	bl	80069ec <malloc>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	6328      	str	r0, [r5, #48]	@ 0x30
 8006b7e:	b920      	cbnz	r0, 8006b8a <srand+0x22>
 8006b80:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb0 <srand+0x48>)
 8006b82:	480c      	ldr	r0, [pc, #48]	@ (8006bb4 <srand+0x4c>)
 8006b84:	2146      	movs	r1, #70	@ 0x46
 8006b86:	f000 fb67 	bl	8007258 <__assert_func>
 8006b8a:	490b      	ldr	r1, [pc, #44]	@ (8006bb8 <srand+0x50>)
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bbc <srand+0x54>)
 8006b8e:	e9c0 1300 	strd	r1, r3, [r0]
 8006b92:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc0 <srand+0x58>)
 8006b94:	6083      	str	r3, [r0, #8]
 8006b96:	230b      	movs	r3, #11
 8006b98:	8183      	strh	r3, [r0, #12]
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006ba2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	611c      	str	r4, [r3, #16]
 8006ba8:	615a      	str	r2, [r3, #20]
 8006baa:	bd38      	pop	{r3, r4, r5, pc}
 8006bac:	20000044 	.word	0x20000044
 8006bb0:	0805986c 	.word	0x0805986c
 8006bb4:	08059883 	.word	0x08059883
 8006bb8:	abcd330e 	.word	0xabcd330e
 8006bbc:	e66d1234 	.word	0xe66d1234
 8006bc0:	0005deec 	.word	0x0005deec

08006bc4 <rand>:
 8006bc4:	4b16      	ldr	r3, [pc, #88]	@ (8006c20 <rand+0x5c>)
 8006bc6:	b510      	push	{r4, lr}
 8006bc8:	681c      	ldr	r4, [r3, #0]
 8006bca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006bcc:	b9b3      	cbnz	r3, 8006bfc <rand+0x38>
 8006bce:	2018      	movs	r0, #24
 8006bd0:	f7ff ff0c 	bl	80069ec <malloc>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	6320      	str	r0, [r4, #48]	@ 0x30
 8006bd8:	b920      	cbnz	r0, 8006be4 <rand+0x20>
 8006bda:	4b12      	ldr	r3, [pc, #72]	@ (8006c24 <rand+0x60>)
 8006bdc:	4812      	ldr	r0, [pc, #72]	@ (8006c28 <rand+0x64>)
 8006bde:	2152      	movs	r1, #82	@ 0x52
 8006be0:	f000 fb3a 	bl	8007258 <__assert_func>
 8006be4:	4911      	ldr	r1, [pc, #68]	@ (8006c2c <rand+0x68>)
 8006be6:	4b12      	ldr	r3, [pc, #72]	@ (8006c30 <rand+0x6c>)
 8006be8:	e9c0 1300 	strd	r1, r3, [r0]
 8006bec:	4b11      	ldr	r3, [pc, #68]	@ (8006c34 <rand+0x70>)
 8006bee:	6083      	str	r3, [r0, #8]
 8006bf0:	230b      	movs	r3, #11
 8006bf2:	8183      	strh	r3, [r0, #12]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	2001      	movs	r0, #1
 8006bf8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006bfc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006bfe:	480e      	ldr	r0, [pc, #56]	@ (8006c38 <rand+0x74>)
 8006c00:	690b      	ldr	r3, [r1, #16]
 8006c02:	694c      	ldr	r4, [r1, #20]
 8006c04:	4a0d      	ldr	r2, [pc, #52]	@ (8006c3c <rand+0x78>)
 8006c06:	4358      	muls	r0, r3
 8006c08:	fb02 0004 	mla	r0, r2, r4, r0
 8006c0c:	fba3 3202 	umull	r3, r2, r3, r2
 8006c10:	3301      	adds	r3, #1
 8006c12:	eb40 0002 	adc.w	r0, r0, r2
 8006c16:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8006c1a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006c1e:	bd10      	pop	{r4, pc}
 8006c20:	20000044 	.word	0x20000044
 8006c24:	0805986c 	.word	0x0805986c
 8006c28:	08059883 	.word	0x08059883
 8006c2c:	abcd330e 	.word	0xabcd330e
 8006c30:	e66d1234 	.word	0xe66d1234
 8006c34:	0005deec 	.word	0x0005deec
 8006c38:	5851f42d 	.word	0x5851f42d
 8006c3c:	4c957f2d 	.word	0x4c957f2d

08006c40 <std>:
 8006c40:	2300      	movs	r3, #0
 8006c42:	b510      	push	{r4, lr}
 8006c44:	4604      	mov	r4, r0
 8006c46:	e9c0 3300 	strd	r3, r3, [r0]
 8006c4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c4e:	6083      	str	r3, [r0, #8]
 8006c50:	8181      	strh	r1, [r0, #12]
 8006c52:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c54:	81c2      	strh	r2, [r0, #14]
 8006c56:	6183      	str	r3, [r0, #24]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	2208      	movs	r2, #8
 8006c5c:	305c      	adds	r0, #92	@ 0x5c
 8006c5e:	f000 fa6f 	bl	8007140 <memset>
 8006c62:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <std+0x58>)
 8006c64:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c66:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <std+0x5c>)
 8006c68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x60>)
 8006c6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <std+0x64>)
 8006c70:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca8 <std+0x68>)
 8006c74:	6224      	str	r4, [r4, #32]
 8006c76:	429c      	cmp	r4, r3
 8006c78:	d006      	beq.n	8006c88 <std+0x48>
 8006c7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c7e:	4294      	cmp	r4, r2
 8006c80:	d002      	beq.n	8006c88 <std+0x48>
 8006c82:	33d0      	adds	r3, #208	@ 0xd0
 8006c84:	429c      	cmp	r4, r3
 8006c86:	d105      	bne.n	8006c94 <std+0x54>
 8006c88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c90:	f000 bade 	b.w	8007250 <__retarget_lock_init_recursive>
 8006c94:	bd10      	pop	{r4, pc}
 8006c96:	bf00      	nop
 8006c98:	08006f91 	.word	0x08006f91
 8006c9c:	08006fb3 	.word	0x08006fb3
 8006ca0:	08006feb 	.word	0x08006feb
 8006ca4:	0800700f 	.word	0x0800700f
 8006ca8:	20000d5c 	.word	0x20000d5c

08006cac <stdio_exit_handler>:
 8006cac:	4a02      	ldr	r2, [pc, #8]	@ (8006cb8 <stdio_exit_handler+0xc>)
 8006cae:	4903      	ldr	r1, [pc, #12]	@ (8006cbc <stdio_exit_handler+0x10>)
 8006cb0:	4803      	ldr	r0, [pc, #12]	@ (8006cc0 <stdio_exit_handler+0x14>)
 8006cb2:	f000 b869 	b.w	8006d88 <_fwalk_sglue>
 8006cb6:	bf00      	nop
 8006cb8:	20000038 	.word	0x20000038
 8006cbc:	08007c81 	.word	0x08007c81
 8006cc0:	20000048 	.word	0x20000048

08006cc4 <cleanup_stdio>:
 8006cc4:	6841      	ldr	r1, [r0, #4]
 8006cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf8 <cleanup_stdio+0x34>)
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	b510      	push	{r4, lr}
 8006ccc:	4604      	mov	r4, r0
 8006cce:	d001      	beq.n	8006cd4 <cleanup_stdio+0x10>
 8006cd0:	f000 ffd6 	bl	8007c80 <_fflush_r>
 8006cd4:	68a1      	ldr	r1, [r4, #8]
 8006cd6:	4b09      	ldr	r3, [pc, #36]	@ (8006cfc <cleanup_stdio+0x38>)
 8006cd8:	4299      	cmp	r1, r3
 8006cda:	d002      	beq.n	8006ce2 <cleanup_stdio+0x1e>
 8006cdc:	4620      	mov	r0, r4
 8006cde:	f000 ffcf 	bl	8007c80 <_fflush_r>
 8006ce2:	68e1      	ldr	r1, [r4, #12]
 8006ce4:	4b06      	ldr	r3, [pc, #24]	@ (8006d00 <cleanup_stdio+0x3c>)
 8006ce6:	4299      	cmp	r1, r3
 8006ce8:	d004      	beq.n	8006cf4 <cleanup_stdio+0x30>
 8006cea:	4620      	mov	r0, r4
 8006cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf0:	f000 bfc6 	b.w	8007c80 <_fflush_r>
 8006cf4:	bd10      	pop	{r4, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20000d5c 	.word	0x20000d5c
 8006cfc:	20000dc4 	.word	0x20000dc4
 8006d00:	20000e2c 	.word	0x20000e2c

08006d04 <global_stdio_init.part.0>:
 8006d04:	b510      	push	{r4, lr}
 8006d06:	4b0b      	ldr	r3, [pc, #44]	@ (8006d34 <global_stdio_init.part.0+0x30>)
 8006d08:	4c0b      	ldr	r4, [pc, #44]	@ (8006d38 <global_stdio_init.part.0+0x34>)
 8006d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8006d3c <global_stdio_init.part.0+0x38>)
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	2200      	movs	r2, #0
 8006d12:	2104      	movs	r1, #4
 8006d14:	f7ff ff94 	bl	8006c40 <std>
 8006d18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	2109      	movs	r1, #9
 8006d20:	f7ff ff8e 	bl	8006c40 <std>
 8006d24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d28:	2202      	movs	r2, #2
 8006d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d2e:	2112      	movs	r1, #18
 8006d30:	f7ff bf86 	b.w	8006c40 <std>
 8006d34:	20000e94 	.word	0x20000e94
 8006d38:	20000d5c 	.word	0x20000d5c
 8006d3c:	08006cad 	.word	0x08006cad

08006d40 <__sfp_lock_acquire>:
 8006d40:	4801      	ldr	r0, [pc, #4]	@ (8006d48 <__sfp_lock_acquire+0x8>)
 8006d42:	f000 ba86 	b.w	8007252 <__retarget_lock_acquire_recursive>
 8006d46:	bf00      	nop
 8006d48:	20000e9d 	.word	0x20000e9d

08006d4c <__sfp_lock_release>:
 8006d4c:	4801      	ldr	r0, [pc, #4]	@ (8006d54 <__sfp_lock_release+0x8>)
 8006d4e:	f000 ba81 	b.w	8007254 <__retarget_lock_release_recursive>
 8006d52:	bf00      	nop
 8006d54:	20000e9d 	.word	0x20000e9d

08006d58 <__sinit>:
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	f7ff fff0 	bl	8006d40 <__sfp_lock_acquire>
 8006d60:	6a23      	ldr	r3, [r4, #32]
 8006d62:	b11b      	cbz	r3, 8006d6c <__sinit+0x14>
 8006d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d68:	f7ff bff0 	b.w	8006d4c <__sfp_lock_release>
 8006d6c:	4b04      	ldr	r3, [pc, #16]	@ (8006d80 <__sinit+0x28>)
 8006d6e:	6223      	str	r3, [r4, #32]
 8006d70:	4b04      	ldr	r3, [pc, #16]	@ (8006d84 <__sinit+0x2c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1f5      	bne.n	8006d64 <__sinit+0xc>
 8006d78:	f7ff ffc4 	bl	8006d04 <global_stdio_init.part.0>
 8006d7c:	e7f2      	b.n	8006d64 <__sinit+0xc>
 8006d7e:	bf00      	nop
 8006d80:	08006cc5 	.word	0x08006cc5
 8006d84:	20000e94 	.word	0x20000e94

08006d88 <_fwalk_sglue>:
 8006d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d8c:	4607      	mov	r7, r0
 8006d8e:	4688      	mov	r8, r1
 8006d90:	4614      	mov	r4, r2
 8006d92:	2600      	movs	r6, #0
 8006d94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d98:	f1b9 0901 	subs.w	r9, r9, #1
 8006d9c:	d505      	bpl.n	8006daa <_fwalk_sglue+0x22>
 8006d9e:	6824      	ldr	r4, [r4, #0]
 8006da0:	2c00      	cmp	r4, #0
 8006da2:	d1f7      	bne.n	8006d94 <_fwalk_sglue+0xc>
 8006da4:	4630      	mov	r0, r6
 8006da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d907      	bls.n	8006dc0 <_fwalk_sglue+0x38>
 8006db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006db4:	3301      	adds	r3, #1
 8006db6:	d003      	beq.n	8006dc0 <_fwalk_sglue+0x38>
 8006db8:	4629      	mov	r1, r5
 8006dba:	4638      	mov	r0, r7
 8006dbc:	47c0      	blx	r8
 8006dbe:	4306      	orrs	r6, r0
 8006dc0:	3568      	adds	r5, #104	@ 0x68
 8006dc2:	e7e9      	b.n	8006d98 <_fwalk_sglue+0x10>

08006dc4 <iprintf>:
 8006dc4:	b40f      	push	{r0, r1, r2, r3}
 8006dc6:	b507      	push	{r0, r1, r2, lr}
 8006dc8:	4906      	ldr	r1, [pc, #24]	@ (8006de4 <iprintf+0x20>)
 8006dca:	ab04      	add	r3, sp, #16
 8006dcc:	6808      	ldr	r0, [r1, #0]
 8006dce:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd2:	6881      	ldr	r1, [r0, #8]
 8006dd4:	9301      	str	r3, [sp, #4]
 8006dd6:	f000 fc29 	bl	800762c <_vfiprintf_r>
 8006dda:	b003      	add	sp, #12
 8006ddc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006de0:	b004      	add	sp, #16
 8006de2:	4770      	bx	lr
 8006de4:	20000044 	.word	0x20000044

08006de8 <setvbuf>:
 8006de8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006dec:	461d      	mov	r5, r3
 8006dee:	4b57      	ldr	r3, [pc, #348]	@ (8006f4c <setvbuf+0x164>)
 8006df0:	681f      	ldr	r7, [r3, #0]
 8006df2:	4604      	mov	r4, r0
 8006df4:	460e      	mov	r6, r1
 8006df6:	4690      	mov	r8, r2
 8006df8:	b127      	cbz	r7, 8006e04 <setvbuf+0x1c>
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	b913      	cbnz	r3, 8006e04 <setvbuf+0x1c>
 8006dfe:	4638      	mov	r0, r7
 8006e00:	f7ff ffaa 	bl	8006d58 <__sinit>
 8006e04:	f1b8 0f02 	cmp.w	r8, #2
 8006e08:	d006      	beq.n	8006e18 <setvbuf+0x30>
 8006e0a:	f1b8 0f01 	cmp.w	r8, #1
 8006e0e:	f200 809a 	bhi.w	8006f46 <setvbuf+0x15e>
 8006e12:	2d00      	cmp	r5, #0
 8006e14:	f2c0 8097 	blt.w	8006f46 <setvbuf+0x15e>
 8006e18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e1a:	07d9      	lsls	r1, r3, #31
 8006e1c:	d405      	bmi.n	8006e2a <setvbuf+0x42>
 8006e1e:	89a3      	ldrh	r3, [r4, #12]
 8006e20:	059a      	lsls	r2, r3, #22
 8006e22:	d402      	bmi.n	8006e2a <setvbuf+0x42>
 8006e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e26:	f000 fa14 	bl	8007252 <__retarget_lock_acquire_recursive>
 8006e2a:	4621      	mov	r1, r4
 8006e2c:	4638      	mov	r0, r7
 8006e2e:	f000 ff27 	bl	8007c80 <_fflush_r>
 8006e32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e34:	b141      	cbz	r1, 8006e48 <setvbuf+0x60>
 8006e36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e3a:	4299      	cmp	r1, r3
 8006e3c:	d002      	beq.n	8006e44 <setvbuf+0x5c>
 8006e3e:	4638      	mov	r0, r7
 8006e40:	f000 fa28 	bl	8007294 <_free_r>
 8006e44:	2300      	movs	r3, #0
 8006e46:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e48:	2300      	movs	r3, #0
 8006e4a:	61a3      	str	r3, [r4, #24]
 8006e4c:	6063      	str	r3, [r4, #4]
 8006e4e:	89a3      	ldrh	r3, [r4, #12]
 8006e50:	061b      	lsls	r3, r3, #24
 8006e52:	d503      	bpl.n	8006e5c <setvbuf+0x74>
 8006e54:	6921      	ldr	r1, [r4, #16]
 8006e56:	4638      	mov	r0, r7
 8006e58:	f000 fa1c 	bl	8007294 <_free_r>
 8006e5c:	89a3      	ldrh	r3, [r4, #12]
 8006e5e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006e62:	f023 0303 	bic.w	r3, r3, #3
 8006e66:	f1b8 0f02 	cmp.w	r8, #2
 8006e6a:	81a3      	strh	r3, [r4, #12]
 8006e6c:	d061      	beq.n	8006f32 <setvbuf+0x14a>
 8006e6e:	ab01      	add	r3, sp, #4
 8006e70:	466a      	mov	r2, sp
 8006e72:	4621      	mov	r1, r4
 8006e74:	4638      	mov	r0, r7
 8006e76:	f000 ff3d 	bl	8007cf4 <__swhatbuf_r>
 8006e7a:	89a3      	ldrh	r3, [r4, #12]
 8006e7c:	4318      	orrs	r0, r3
 8006e7e:	81a0      	strh	r0, [r4, #12]
 8006e80:	bb2d      	cbnz	r5, 8006ece <setvbuf+0xe6>
 8006e82:	9d00      	ldr	r5, [sp, #0]
 8006e84:	4628      	mov	r0, r5
 8006e86:	f7ff fdb1 	bl	80069ec <malloc>
 8006e8a:	4606      	mov	r6, r0
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	d152      	bne.n	8006f36 <setvbuf+0x14e>
 8006e90:	f8dd 9000 	ldr.w	r9, [sp]
 8006e94:	45a9      	cmp	r9, r5
 8006e96:	d140      	bne.n	8006f1a <setvbuf+0x132>
 8006e98:	f04f 35ff 	mov.w	r5, #4294967295
 8006e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea0:	f043 0202 	orr.w	r2, r3, #2
 8006ea4:	81a2      	strh	r2, [r4, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	60a2      	str	r2, [r4, #8]
 8006eaa:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006eae:	6022      	str	r2, [r4, #0]
 8006eb0:	6122      	str	r2, [r4, #16]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	6162      	str	r2, [r4, #20]
 8006eb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eb8:	07d6      	lsls	r6, r2, #31
 8006eba:	d404      	bmi.n	8006ec6 <setvbuf+0xde>
 8006ebc:	0598      	lsls	r0, r3, #22
 8006ebe:	d402      	bmi.n	8006ec6 <setvbuf+0xde>
 8006ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ec2:	f000 f9c7 	bl	8007254 <__retarget_lock_release_recursive>
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	b003      	add	sp, #12
 8006eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ece:	2e00      	cmp	r6, #0
 8006ed0:	d0d8      	beq.n	8006e84 <setvbuf+0x9c>
 8006ed2:	6a3b      	ldr	r3, [r7, #32]
 8006ed4:	b913      	cbnz	r3, 8006edc <setvbuf+0xf4>
 8006ed6:	4638      	mov	r0, r7
 8006ed8:	f7ff ff3e 	bl	8006d58 <__sinit>
 8006edc:	f1b8 0f01 	cmp.w	r8, #1
 8006ee0:	bf08      	it	eq
 8006ee2:	89a3      	ldrheq	r3, [r4, #12]
 8006ee4:	6026      	str	r6, [r4, #0]
 8006ee6:	bf04      	itt	eq
 8006ee8:	f043 0301 	orreq.w	r3, r3, #1
 8006eec:	81a3      	strheq	r3, [r4, #12]
 8006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef2:	f013 0208 	ands.w	r2, r3, #8
 8006ef6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006efa:	d01e      	beq.n	8006f3a <setvbuf+0x152>
 8006efc:	07d9      	lsls	r1, r3, #31
 8006efe:	bf41      	itttt	mi
 8006f00:	2200      	movmi	r2, #0
 8006f02:	426d      	negmi	r5, r5
 8006f04:	60a2      	strmi	r2, [r4, #8]
 8006f06:	61a5      	strmi	r5, [r4, #24]
 8006f08:	bf58      	it	pl
 8006f0a:	60a5      	strpl	r5, [r4, #8]
 8006f0c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f0e:	07d2      	lsls	r2, r2, #31
 8006f10:	d401      	bmi.n	8006f16 <setvbuf+0x12e>
 8006f12:	059b      	lsls	r3, r3, #22
 8006f14:	d513      	bpl.n	8006f3e <setvbuf+0x156>
 8006f16:	2500      	movs	r5, #0
 8006f18:	e7d5      	b.n	8006ec6 <setvbuf+0xde>
 8006f1a:	4648      	mov	r0, r9
 8006f1c:	f7ff fd66 	bl	80069ec <malloc>
 8006f20:	4606      	mov	r6, r0
 8006f22:	2800      	cmp	r0, #0
 8006f24:	d0b8      	beq.n	8006e98 <setvbuf+0xb0>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f2c:	81a3      	strh	r3, [r4, #12]
 8006f2e:	464d      	mov	r5, r9
 8006f30:	e7cf      	b.n	8006ed2 <setvbuf+0xea>
 8006f32:	2500      	movs	r5, #0
 8006f34:	e7b2      	b.n	8006e9c <setvbuf+0xb4>
 8006f36:	46a9      	mov	r9, r5
 8006f38:	e7f5      	b.n	8006f26 <setvbuf+0x13e>
 8006f3a:	60a2      	str	r2, [r4, #8]
 8006f3c:	e7e6      	b.n	8006f0c <setvbuf+0x124>
 8006f3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f40:	f000 f988 	bl	8007254 <__retarget_lock_release_recursive>
 8006f44:	e7e7      	b.n	8006f16 <setvbuf+0x12e>
 8006f46:	f04f 35ff 	mov.w	r5, #4294967295
 8006f4a:	e7bc      	b.n	8006ec6 <setvbuf+0xde>
 8006f4c:	20000044 	.word	0x20000044

08006f50 <siprintf>:
 8006f50:	b40e      	push	{r1, r2, r3}
 8006f52:	b500      	push	{lr}
 8006f54:	b09c      	sub	sp, #112	@ 0x70
 8006f56:	ab1d      	add	r3, sp, #116	@ 0x74
 8006f58:	9002      	str	r0, [sp, #8]
 8006f5a:	9006      	str	r0, [sp, #24]
 8006f5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f60:	4809      	ldr	r0, [pc, #36]	@ (8006f88 <siprintf+0x38>)
 8006f62:	9107      	str	r1, [sp, #28]
 8006f64:	9104      	str	r1, [sp, #16]
 8006f66:	4909      	ldr	r1, [pc, #36]	@ (8006f8c <siprintf+0x3c>)
 8006f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f6c:	9105      	str	r1, [sp, #20]
 8006f6e:	6800      	ldr	r0, [r0, #0]
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	a902      	add	r1, sp, #8
 8006f74:	f000 fa34 	bl	80073e0 <_svfiprintf_r>
 8006f78:	9b02      	ldr	r3, [sp, #8]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	701a      	strb	r2, [r3, #0]
 8006f7e:	b01c      	add	sp, #112	@ 0x70
 8006f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f84:	b003      	add	sp, #12
 8006f86:	4770      	bx	lr
 8006f88:	20000044 	.word	0x20000044
 8006f8c:	ffff0208 	.word	0xffff0208

08006f90 <__sread>:
 8006f90:	b510      	push	{r4, lr}
 8006f92:	460c      	mov	r4, r1
 8006f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f98:	f000 f8fc 	bl	8007194 <_read_r>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	bfab      	itete	ge
 8006fa0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fa2:	89a3      	ldrhlt	r3, [r4, #12]
 8006fa4:	181b      	addge	r3, r3, r0
 8006fa6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006faa:	bfac      	ite	ge
 8006fac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fae:	81a3      	strhlt	r3, [r4, #12]
 8006fb0:	bd10      	pop	{r4, pc}

08006fb2 <__swrite>:
 8006fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb6:	461f      	mov	r7, r3
 8006fb8:	898b      	ldrh	r3, [r1, #12]
 8006fba:	05db      	lsls	r3, r3, #23
 8006fbc:	4605      	mov	r5, r0
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	4616      	mov	r6, r2
 8006fc2:	d505      	bpl.n	8006fd0 <__swrite+0x1e>
 8006fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc8:	2302      	movs	r3, #2
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f000 f8d0 	bl	8007170 <_lseek_r>
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	4632      	mov	r2, r6
 8006fde:	463b      	mov	r3, r7
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe6:	f000 b8f7 	b.w	80071d8 <_write_r>

08006fea <__sseek>:
 8006fea:	b510      	push	{r4, lr}
 8006fec:	460c      	mov	r4, r1
 8006fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff2:	f000 f8bd 	bl	8007170 <_lseek_r>
 8006ff6:	1c43      	adds	r3, r0, #1
 8006ff8:	89a3      	ldrh	r3, [r4, #12]
 8006ffa:	bf15      	itete	ne
 8006ffc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ffe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007002:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007006:	81a3      	strheq	r3, [r4, #12]
 8007008:	bf18      	it	ne
 800700a:	81a3      	strhne	r3, [r4, #12]
 800700c:	bd10      	pop	{r4, pc}

0800700e <__sclose>:
 800700e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007012:	f000 b89d 	b.w	8007150 <_close_r>

08007016 <__swbuf_r>:
 8007016:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007018:	460e      	mov	r6, r1
 800701a:	4614      	mov	r4, r2
 800701c:	4605      	mov	r5, r0
 800701e:	b118      	cbz	r0, 8007028 <__swbuf_r+0x12>
 8007020:	6a03      	ldr	r3, [r0, #32]
 8007022:	b90b      	cbnz	r3, 8007028 <__swbuf_r+0x12>
 8007024:	f7ff fe98 	bl	8006d58 <__sinit>
 8007028:	69a3      	ldr	r3, [r4, #24]
 800702a:	60a3      	str	r3, [r4, #8]
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	071a      	lsls	r2, r3, #28
 8007030:	d501      	bpl.n	8007036 <__swbuf_r+0x20>
 8007032:	6923      	ldr	r3, [r4, #16]
 8007034:	b943      	cbnz	r3, 8007048 <__swbuf_r+0x32>
 8007036:	4621      	mov	r1, r4
 8007038:	4628      	mov	r0, r5
 800703a:	f000 f82b 	bl	8007094 <__swsetup_r>
 800703e:	b118      	cbz	r0, 8007048 <__swbuf_r+0x32>
 8007040:	f04f 37ff 	mov.w	r7, #4294967295
 8007044:	4638      	mov	r0, r7
 8007046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	6922      	ldr	r2, [r4, #16]
 800704c:	1a98      	subs	r0, r3, r2
 800704e:	6963      	ldr	r3, [r4, #20]
 8007050:	b2f6      	uxtb	r6, r6
 8007052:	4283      	cmp	r3, r0
 8007054:	4637      	mov	r7, r6
 8007056:	dc05      	bgt.n	8007064 <__swbuf_r+0x4e>
 8007058:	4621      	mov	r1, r4
 800705a:	4628      	mov	r0, r5
 800705c:	f000 fe10 	bl	8007c80 <_fflush_r>
 8007060:	2800      	cmp	r0, #0
 8007062:	d1ed      	bne.n	8007040 <__swbuf_r+0x2a>
 8007064:	68a3      	ldr	r3, [r4, #8]
 8007066:	3b01      	subs	r3, #1
 8007068:	60a3      	str	r3, [r4, #8]
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	6022      	str	r2, [r4, #0]
 8007070:	701e      	strb	r6, [r3, #0]
 8007072:	6962      	ldr	r2, [r4, #20]
 8007074:	1c43      	adds	r3, r0, #1
 8007076:	429a      	cmp	r2, r3
 8007078:	d004      	beq.n	8007084 <__swbuf_r+0x6e>
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	07db      	lsls	r3, r3, #31
 800707e:	d5e1      	bpl.n	8007044 <__swbuf_r+0x2e>
 8007080:	2e0a      	cmp	r6, #10
 8007082:	d1df      	bne.n	8007044 <__swbuf_r+0x2e>
 8007084:	4621      	mov	r1, r4
 8007086:	4628      	mov	r0, r5
 8007088:	f000 fdfa 	bl	8007c80 <_fflush_r>
 800708c:	2800      	cmp	r0, #0
 800708e:	d0d9      	beq.n	8007044 <__swbuf_r+0x2e>
 8007090:	e7d6      	b.n	8007040 <__swbuf_r+0x2a>
	...

08007094 <__swsetup_r>:
 8007094:	b538      	push	{r3, r4, r5, lr}
 8007096:	4b29      	ldr	r3, [pc, #164]	@ (800713c <__swsetup_r+0xa8>)
 8007098:	4605      	mov	r5, r0
 800709a:	6818      	ldr	r0, [r3, #0]
 800709c:	460c      	mov	r4, r1
 800709e:	b118      	cbz	r0, 80070a8 <__swsetup_r+0x14>
 80070a0:	6a03      	ldr	r3, [r0, #32]
 80070a2:	b90b      	cbnz	r3, 80070a8 <__swsetup_r+0x14>
 80070a4:	f7ff fe58 	bl	8006d58 <__sinit>
 80070a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ac:	0719      	lsls	r1, r3, #28
 80070ae:	d422      	bmi.n	80070f6 <__swsetup_r+0x62>
 80070b0:	06da      	lsls	r2, r3, #27
 80070b2:	d407      	bmi.n	80070c4 <__swsetup_r+0x30>
 80070b4:	2209      	movs	r2, #9
 80070b6:	602a      	str	r2, [r5, #0]
 80070b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070bc:	81a3      	strh	r3, [r4, #12]
 80070be:	f04f 30ff 	mov.w	r0, #4294967295
 80070c2:	e033      	b.n	800712c <__swsetup_r+0x98>
 80070c4:	0758      	lsls	r0, r3, #29
 80070c6:	d512      	bpl.n	80070ee <__swsetup_r+0x5a>
 80070c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070ca:	b141      	cbz	r1, 80070de <__swsetup_r+0x4a>
 80070cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070d0:	4299      	cmp	r1, r3
 80070d2:	d002      	beq.n	80070da <__swsetup_r+0x46>
 80070d4:	4628      	mov	r0, r5
 80070d6:	f000 f8dd 	bl	8007294 <_free_r>
 80070da:	2300      	movs	r3, #0
 80070dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070e4:	81a3      	strh	r3, [r4, #12]
 80070e6:	2300      	movs	r3, #0
 80070e8:	6063      	str	r3, [r4, #4]
 80070ea:	6923      	ldr	r3, [r4, #16]
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	f043 0308 	orr.w	r3, r3, #8
 80070f4:	81a3      	strh	r3, [r4, #12]
 80070f6:	6923      	ldr	r3, [r4, #16]
 80070f8:	b94b      	cbnz	r3, 800710e <__swsetup_r+0x7a>
 80070fa:	89a3      	ldrh	r3, [r4, #12]
 80070fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007104:	d003      	beq.n	800710e <__swsetup_r+0x7a>
 8007106:	4621      	mov	r1, r4
 8007108:	4628      	mov	r0, r5
 800710a:	f000 fe19 	bl	8007d40 <__smakebuf_r>
 800710e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007112:	f013 0201 	ands.w	r2, r3, #1
 8007116:	d00a      	beq.n	800712e <__swsetup_r+0x9a>
 8007118:	2200      	movs	r2, #0
 800711a:	60a2      	str	r2, [r4, #8]
 800711c:	6962      	ldr	r2, [r4, #20]
 800711e:	4252      	negs	r2, r2
 8007120:	61a2      	str	r2, [r4, #24]
 8007122:	6922      	ldr	r2, [r4, #16]
 8007124:	b942      	cbnz	r2, 8007138 <__swsetup_r+0xa4>
 8007126:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800712a:	d1c5      	bne.n	80070b8 <__swsetup_r+0x24>
 800712c:	bd38      	pop	{r3, r4, r5, pc}
 800712e:	0799      	lsls	r1, r3, #30
 8007130:	bf58      	it	pl
 8007132:	6962      	ldrpl	r2, [r4, #20]
 8007134:	60a2      	str	r2, [r4, #8]
 8007136:	e7f4      	b.n	8007122 <__swsetup_r+0x8e>
 8007138:	2000      	movs	r0, #0
 800713a:	e7f7      	b.n	800712c <__swsetup_r+0x98>
 800713c:	20000044 	.word	0x20000044

08007140 <memset>:
 8007140:	4402      	add	r2, r0
 8007142:	4603      	mov	r3, r0
 8007144:	4293      	cmp	r3, r2
 8007146:	d100      	bne.n	800714a <memset+0xa>
 8007148:	4770      	bx	lr
 800714a:	f803 1b01 	strb.w	r1, [r3], #1
 800714e:	e7f9      	b.n	8007144 <memset+0x4>

08007150 <_close_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4d06      	ldr	r5, [pc, #24]	@ (800716c <_close_r+0x1c>)
 8007154:	2300      	movs	r3, #0
 8007156:	4604      	mov	r4, r0
 8007158:	4608      	mov	r0, r1
 800715a:	602b      	str	r3, [r5, #0]
 800715c:	f7fb fcc6 	bl	8002aec <_close>
 8007160:	1c43      	adds	r3, r0, #1
 8007162:	d102      	bne.n	800716a <_close_r+0x1a>
 8007164:	682b      	ldr	r3, [r5, #0]
 8007166:	b103      	cbz	r3, 800716a <_close_r+0x1a>
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	20000e98 	.word	0x20000e98

08007170 <_lseek_r>:
 8007170:	b538      	push	{r3, r4, r5, lr}
 8007172:	4d07      	ldr	r5, [pc, #28]	@ (8007190 <_lseek_r+0x20>)
 8007174:	4604      	mov	r4, r0
 8007176:	4608      	mov	r0, r1
 8007178:	4611      	mov	r1, r2
 800717a:	2200      	movs	r2, #0
 800717c:	602a      	str	r2, [r5, #0]
 800717e:	461a      	mov	r2, r3
 8007180:	f7fb fcc0 	bl	8002b04 <_lseek>
 8007184:	1c43      	adds	r3, r0, #1
 8007186:	d102      	bne.n	800718e <_lseek_r+0x1e>
 8007188:	682b      	ldr	r3, [r5, #0]
 800718a:	b103      	cbz	r3, 800718e <_lseek_r+0x1e>
 800718c:	6023      	str	r3, [r4, #0]
 800718e:	bd38      	pop	{r3, r4, r5, pc}
 8007190:	20000e98 	.word	0x20000e98

08007194 <_read_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	4d07      	ldr	r5, [pc, #28]	@ (80071b4 <_read_r+0x20>)
 8007198:	4604      	mov	r4, r0
 800719a:	4608      	mov	r0, r1
 800719c:	4611      	mov	r1, r2
 800719e:	2200      	movs	r2, #0
 80071a0:	602a      	str	r2, [r5, #0]
 80071a2:	461a      	mov	r2, r3
 80071a4:	f7fb fc94 	bl	8002ad0 <_read>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_read_r+0x1e>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_read_r+0x1e>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	20000e98 	.word	0x20000e98

080071b8 <_sbrk_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4d06      	ldr	r5, [pc, #24]	@ (80071d4 <_sbrk_r+0x1c>)
 80071bc:	2300      	movs	r3, #0
 80071be:	4604      	mov	r4, r0
 80071c0:	4608      	mov	r0, r1
 80071c2:	602b      	str	r3, [r5, #0]
 80071c4:	f7fb fca0 	bl	8002b08 <_sbrk>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_sbrk_r+0x1a>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_sbrk_r+0x1a>
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	20000e98 	.word	0x20000e98

080071d8 <_write_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d07      	ldr	r5, [pc, #28]	@ (80071f8 <_write_r+0x20>)
 80071dc:	4604      	mov	r4, r0
 80071de:	4608      	mov	r0, r1
 80071e0:	4611      	mov	r1, r2
 80071e2:	2200      	movs	r2, #0
 80071e4:	602a      	str	r2, [r5, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	f7fe fe4a 	bl	8005e80 <_write>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_write_r+0x1e>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_write_r+0x1e>
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	20000e98 	.word	0x20000e98

080071fc <__errno>:
 80071fc:	4b01      	ldr	r3, [pc, #4]	@ (8007204 <__errno+0x8>)
 80071fe:	6818      	ldr	r0, [r3, #0]
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000044 	.word	0x20000044

08007208 <__libc_init_array>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	4d0d      	ldr	r5, [pc, #52]	@ (8007240 <__libc_init_array+0x38>)
 800720c:	4c0d      	ldr	r4, [pc, #52]	@ (8007244 <__libc_init_array+0x3c>)
 800720e:	1b64      	subs	r4, r4, r5
 8007210:	10a4      	asrs	r4, r4, #2
 8007212:	2600      	movs	r6, #0
 8007214:	42a6      	cmp	r6, r4
 8007216:	d109      	bne.n	800722c <__libc_init_array+0x24>
 8007218:	4d0b      	ldr	r5, [pc, #44]	@ (8007248 <__libc_init_array+0x40>)
 800721a:	4c0c      	ldr	r4, [pc, #48]	@ (800724c <__libc_init_array+0x44>)
 800721c:	f000 fe98 	bl	8007f50 <_init>
 8007220:	1b64      	subs	r4, r4, r5
 8007222:	10a4      	asrs	r4, r4, #2
 8007224:	2600      	movs	r6, #0
 8007226:	42a6      	cmp	r6, r4
 8007228:	d105      	bne.n	8007236 <__libc_init_array+0x2e>
 800722a:	bd70      	pop	{r4, r5, r6, pc}
 800722c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007230:	4798      	blx	r3
 8007232:	3601      	adds	r6, #1
 8007234:	e7ee      	b.n	8007214 <__libc_init_array+0xc>
 8007236:	f855 3b04 	ldr.w	r3, [r5], #4
 800723a:	4798      	blx	r3
 800723c:	3601      	adds	r6, #1
 800723e:	e7f2      	b.n	8007226 <__libc_init_array+0x1e>
 8007240:	08059954 	.word	0x08059954
 8007244:	08059954 	.word	0x08059954
 8007248:	08059954 	.word	0x08059954
 800724c:	08059958 	.word	0x08059958

08007250 <__retarget_lock_init_recursive>:
 8007250:	4770      	bx	lr

08007252 <__retarget_lock_acquire_recursive>:
 8007252:	4770      	bx	lr

08007254 <__retarget_lock_release_recursive>:
 8007254:	4770      	bx	lr
	...

08007258 <__assert_func>:
 8007258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800725a:	4614      	mov	r4, r2
 800725c:	461a      	mov	r2, r3
 800725e:	4b09      	ldr	r3, [pc, #36]	@ (8007284 <__assert_func+0x2c>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4605      	mov	r5, r0
 8007264:	68d8      	ldr	r0, [r3, #12]
 8007266:	b954      	cbnz	r4, 800727e <__assert_func+0x26>
 8007268:	4b07      	ldr	r3, [pc, #28]	@ (8007288 <__assert_func+0x30>)
 800726a:	461c      	mov	r4, r3
 800726c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007270:	9100      	str	r1, [sp, #0]
 8007272:	462b      	mov	r3, r5
 8007274:	4905      	ldr	r1, [pc, #20]	@ (800728c <__assert_func+0x34>)
 8007276:	f000 fd2b 	bl	8007cd0 <fiprintf>
 800727a:	f000 fde7 	bl	8007e4c <abort>
 800727e:	4b04      	ldr	r3, [pc, #16]	@ (8007290 <__assert_func+0x38>)
 8007280:	e7f4      	b.n	800726c <__assert_func+0x14>
 8007282:	bf00      	nop
 8007284:	20000044 	.word	0x20000044
 8007288:	08059916 	.word	0x08059916
 800728c:	080598e8 	.word	0x080598e8
 8007290:	080598db 	.word	0x080598db

08007294 <_free_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4605      	mov	r5, r0
 8007298:	2900      	cmp	r1, #0
 800729a:	d041      	beq.n	8007320 <_free_r+0x8c>
 800729c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072a0:	1f0c      	subs	r4, r1, #4
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	bfb8      	it	lt
 80072a6:	18e4      	addlt	r4, r4, r3
 80072a8:	f7ff fc52 	bl	8006b50 <__malloc_lock>
 80072ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007324 <_free_r+0x90>)
 80072ae:	6813      	ldr	r3, [r2, #0]
 80072b0:	b933      	cbnz	r3, 80072c0 <_free_r+0x2c>
 80072b2:	6063      	str	r3, [r4, #4]
 80072b4:	6014      	str	r4, [r2, #0]
 80072b6:	4628      	mov	r0, r5
 80072b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072bc:	f7ff bc4e 	b.w	8006b5c <__malloc_unlock>
 80072c0:	42a3      	cmp	r3, r4
 80072c2:	d908      	bls.n	80072d6 <_free_r+0x42>
 80072c4:	6820      	ldr	r0, [r4, #0]
 80072c6:	1821      	adds	r1, r4, r0
 80072c8:	428b      	cmp	r3, r1
 80072ca:	bf01      	itttt	eq
 80072cc:	6819      	ldreq	r1, [r3, #0]
 80072ce:	685b      	ldreq	r3, [r3, #4]
 80072d0:	1809      	addeq	r1, r1, r0
 80072d2:	6021      	streq	r1, [r4, #0]
 80072d4:	e7ed      	b.n	80072b2 <_free_r+0x1e>
 80072d6:	461a      	mov	r2, r3
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	b10b      	cbz	r3, 80072e0 <_free_r+0x4c>
 80072dc:	42a3      	cmp	r3, r4
 80072de:	d9fa      	bls.n	80072d6 <_free_r+0x42>
 80072e0:	6811      	ldr	r1, [r2, #0]
 80072e2:	1850      	adds	r0, r2, r1
 80072e4:	42a0      	cmp	r0, r4
 80072e6:	d10b      	bne.n	8007300 <_free_r+0x6c>
 80072e8:	6820      	ldr	r0, [r4, #0]
 80072ea:	4401      	add	r1, r0
 80072ec:	1850      	adds	r0, r2, r1
 80072ee:	4283      	cmp	r3, r0
 80072f0:	6011      	str	r1, [r2, #0]
 80072f2:	d1e0      	bne.n	80072b6 <_free_r+0x22>
 80072f4:	6818      	ldr	r0, [r3, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	6053      	str	r3, [r2, #4]
 80072fa:	4408      	add	r0, r1
 80072fc:	6010      	str	r0, [r2, #0]
 80072fe:	e7da      	b.n	80072b6 <_free_r+0x22>
 8007300:	d902      	bls.n	8007308 <_free_r+0x74>
 8007302:	230c      	movs	r3, #12
 8007304:	602b      	str	r3, [r5, #0]
 8007306:	e7d6      	b.n	80072b6 <_free_r+0x22>
 8007308:	6820      	ldr	r0, [r4, #0]
 800730a:	1821      	adds	r1, r4, r0
 800730c:	428b      	cmp	r3, r1
 800730e:	bf04      	itt	eq
 8007310:	6819      	ldreq	r1, [r3, #0]
 8007312:	685b      	ldreq	r3, [r3, #4]
 8007314:	6063      	str	r3, [r4, #4]
 8007316:	bf04      	itt	eq
 8007318:	1809      	addeq	r1, r1, r0
 800731a:	6021      	streq	r1, [r4, #0]
 800731c:	6054      	str	r4, [r2, #4]
 800731e:	e7ca      	b.n	80072b6 <_free_r+0x22>
 8007320:	bd38      	pop	{r3, r4, r5, pc}
 8007322:	bf00      	nop
 8007324:	20000d58 	.word	0x20000d58

08007328 <__ssputs_r>:
 8007328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800732c:	688e      	ldr	r6, [r1, #8]
 800732e:	461f      	mov	r7, r3
 8007330:	42be      	cmp	r6, r7
 8007332:	680b      	ldr	r3, [r1, #0]
 8007334:	4682      	mov	sl, r0
 8007336:	460c      	mov	r4, r1
 8007338:	4690      	mov	r8, r2
 800733a:	d82d      	bhi.n	8007398 <__ssputs_r+0x70>
 800733c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007340:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007344:	d026      	beq.n	8007394 <__ssputs_r+0x6c>
 8007346:	6965      	ldr	r5, [r4, #20]
 8007348:	6909      	ldr	r1, [r1, #16]
 800734a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800734e:	eba3 0901 	sub.w	r9, r3, r1
 8007352:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007356:	1c7b      	adds	r3, r7, #1
 8007358:	444b      	add	r3, r9
 800735a:	106d      	asrs	r5, r5, #1
 800735c:	429d      	cmp	r5, r3
 800735e:	bf38      	it	cc
 8007360:	461d      	movcc	r5, r3
 8007362:	0553      	lsls	r3, r2, #21
 8007364:	d527      	bpl.n	80073b6 <__ssputs_r+0x8e>
 8007366:	4629      	mov	r1, r5
 8007368:	f7ff fb72 	bl	8006a50 <_malloc_r>
 800736c:	4606      	mov	r6, r0
 800736e:	b360      	cbz	r0, 80073ca <__ssputs_r+0xa2>
 8007370:	6921      	ldr	r1, [r4, #16]
 8007372:	464a      	mov	r2, r9
 8007374:	f000 fd5c 	bl	8007e30 <memcpy>
 8007378:	89a3      	ldrh	r3, [r4, #12]
 800737a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800737e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007382:	81a3      	strh	r3, [r4, #12]
 8007384:	6126      	str	r6, [r4, #16]
 8007386:	6165      	str	r5, [r4, #20]
 8007388:	444e      	add	r6, r9
 800738a:	eba5 0509 	sub.w	r5, r5, r9
 800738e:	6026      	str	r6, [r4, #0]
 8007390:	60a5      	str	r5, [r4, #8]
 8007392:	463e      	mov	r6, r7
 8007394:	42be      	cmp	r6, r7
 8007396:	d900      	bls.n	800739a <__ssputs_r+0x72>
 8007398:	463e      	mov	r6, r7
 800739a:	6820      	ldr	r0, [r4, #0]
 800739c:	4632      	mov	r2, r6
 800739e:	4641      	mov	r1, r8
 80073a0:	f000 fd0a 	bl	8007db8 <memmove>
 80073a4:	68a3      	ldr	r3, [r4, #8]
 80073a6:	1b9b      	subs	r3, r3, r6
 80073a8:	60a3      	str	r3, [r4, #8]
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	4433      	add	r3, r6
 80073ae:	6023      	str	r3, [r4, #0]
 80073b0:	2000      	movs	r0, #0
 80073b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b6:	462a      	mov	r2, r5
 80073b8:	f000 fd4f 	bl	8007e5a <_realloc_r>
 80073bc:	4606      	mov	r6, r0
 80073be:	2800      	cmp	r0, #0
 80073c0:	d1e0      	bne.n	8007384 <__ssputs_r+0x5c>
 80073c2:	6921      	ldr	r1, [r4, #16]
 80073c4:	4650      	mov	r0, sl
 80073c6:	f7ff ff65 	bl	8007294 <_free_r>
 80073ca:	230c      	movs	r3, #12
 80073cc:	f8ca 3000 	str.w	r3, [sl]
 80073d0:	89a3      	ldrh	r3, [r4, #12]
 80073d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073d6:	81a3      	strh	r3, [r4, #12]
 80073d8:	f04f 30ff 	mov.w	r0, #4294967295
 80073dc:	e7e9      	b.n	80073b2 <__ssputs_r+0x8a>
	...

080073e0 <_svfiprintf_r>:
 80073e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	4698      	mov	r8, r3
 80073e6:	898b      	ldrh	r3, [r1, #12]
 80073e8:	061b      	lsls	r3, r3, #24
 80073ea:	b09d      	sub	sp, #116	@ 0x74
 80073ec:	4607      	mov	r7, r0
 80073ee:	460d      	mov	r5, r1
 80073f0:	4614      	mov	r4, r2
 80073f2:	d510      	bpl.n	8007416 <_svfiprintf_r+0x36>
 80073f4:	690b      	ldr	r3, [r1, #16]
 80073f6:	b973      	cbnz	r3, 8007416 <_svfiprintf_r+0x36>
 80073f8:	2140      	movs	r1, #64	@ 0x40
 80073fa:	f7ff fb29 	bl	8006a50 <_malloc_r>
 80073fe:	6028      	str	r0, [r5, #0]
 8007400:	6128      	str	r0, [r5, #16]
 8007402:	b930      	cbnz	r0, 8007412 <_svfiprintf_r+0x32>
 8007404:	230c      	movs	r3, #12
 8007406:	603b      	str	r3, [r7, #0]
 8007408:	f04f 30ff 	mov.w	r0, #4294967295
 800740c:	b01d      	add	sp, #116	@ 0x74
 800740e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007412:	2340      	movs	r3, #64	@ 0x40
 8007414:	616b      	str	r3, [r5, #20]
 8007416:	2300      	movs	r3, #0
 8007418:	9309      	str	r3, [sp, #36]	@ 0x24
 800741a:	2320      	movs	r3, #32
 800741c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007420:	f8cd 800c 	str.w	r8, [sp, #12]
 8007424:	2330      	movs	r3, #48	@ 0x30
 8007426:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80075c4 <_svfiprintf_r+0x1e4>
 800742a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800742e:	f04f 0901 	mov.w	r9, #1
 8007432:	4623      	mov	r3, r4
 8007434:	469a      	mov	sl, r3
 8007436:	f813 2b01 	ldrb.w	r2, [r3], #1
 800743a:	b10a      	cbz	r2, 8007440 <_svfiprintf_r+0x60>
 800743c:	2a25      	cmp	r2, #37	@ 0x25
 800743e:	d1f9      	bne.n	8007434 <_svfiprintf_r+0x54>
 8007440:	ebba 0b04 	subs.w	fp, sl, r4
 8007444:	d00b      	beq.n	800745e <_svfiprintf_r+0x7e>
 8007446:	465b      	mov	r3, fp
 8007448:	4622      	mov	r2, r4
 800744a:	4629      	mov	r1, r5
 800744c:	4638      	mov	r0, r7
 800744e:	f7ff ff6b 	bl	8007328 <__ssputs_r>
 8007452:	3001      	adds	r0, #1
 8007454:	f000 80a7 	beq.w	80075a6 <_svfiprintf_r+0x1c6>
 8007458:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800745a:	445a      	add	r2, fp
 800745c:	9209      	str	r2, [sp, #36]	@ 0x24
 800745e:	f89a 3000 	ldrb.w	r3, [sl]
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 809f 	beq.w	80075a6 <_svfiprintf_r+0x1c6>
 8007468:	2300      	movs	r3, #0
 800746a:	f04f 32ff 	mov.w	r2, #4294967295
 800746e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007472:	f10a 0a01 	add.w	sl, sl, #1
 8007476:	9304      	str	r3, [sp, #16]
 8007478:	9307      	str	r3, [sp, #28]
 800747a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800747e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007480:	4654      	mov	r4, sl
 8007482:	2205      	movs	r2, #5
 8007484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007488:	484e      	ldr	r0, [pc, #312]	@ (80075c4 <_svfiprintf_r+0x1e4>)
 800748a:	f7f8 fec9 	bl	8000220 <memchr>
 800748e:	9a04      	ldr	r2, [sp, #16]
 8007490:	b9d8      	cbnz	r0, 80074ca <_svfiprintf_r+0xea>
 8007492:	06d0      	lsls	r0, r2, #27
 8007494:	bf44      	itt	mi
 8007496:	2320      	movmi	r3, #32
 8007498:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800749c:	0711      	lsls	r1, r2, #28
 800749e:	bf44      	itt	mi
 80074a0:	232b      	movmi	r3, #43	@ 0x2b
 80074a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074a6:	f89a 3000 	ldrb.w	r3, [sl]
 80074aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80074ac:	d015      	beq.n	80074da <_svfiprintf_r+0xfa>
 80074ae:	9a07      	ldr	r2, [sp, #28]
 80074b0:	4654      	mov	r4, sl
 80074b2:	2000      	movs	r0, #0
 80074b4:	f04f 0c0a 	mov.w	ip, #10
 80074b8:	4621      	mov	r1, r4
 80074ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074be:	3b30      	subs	r3, #48	@ 0x30
 80074c0:	2b09      	cmp	r3, #9
 80074c2:	d94b      	bls.n	800755c <_svfiprintf_r+0x17c>
 80074c4:	b1b0      	cbz	r0, 80074f4 <_svfiprintf_r+0x114>
 80074c6:	9207      	str	r2, [sp, #28]
 80074c8:	e014      	b.n	80074f4 <_svfiprintf_r+0x114>
 80074ca:	eba0 0308 	sub.w	r3, r0, r8
 80074ce:	fa09 f303 	lsl.w	r3, r9, r3
 80074d2:	4313      	orrs	r3, r2
 80074d4:	9304      	str	r3, [sp, #16]
 80074d6:	46a2      	mov	sl, r4
 80074d8:	e7d2      	b.n	8007480 <_svfiprintf_r+0xa0>
 80074da:	9b03      	ldr	r3, [sp, #12]
 80074dc:	1d19      	adds	r1, r3, #4
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	9103      	str	r1, [sp, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	bfbb      	ittet	lt
 80074e6:	425b      	neglt	r3, r3
 80074e8:	f042 0202 	orrlt.w	r2, r2, #2
 80074ec:	9307      	strge	r3, [sp, #28]
 80074ee:	9307      	strlt	r3, [sp, #28]
 80074f0:	bfb8      	it	lt
 80074f2:	9204      	strlt	r2, [sp, #16]
 80074f4:	7823      	ldrb	r3, [r4, #0]
 80074f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80074f8:	d10a      	bne.n	8007510 <_svfiprintf_r+0x130>
 80074fa:	7863      	ldrb	r3, [r4, #1]
 80074fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80074fe:	d132      	bne.n	8007566 <_svfiprintf_r+0x186>
 8007500:	9b03      	ldr	r3, [sp, #12]
 8007502:	1d1a      	adds	r2, r3, #4
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	9203      	str	r2, [sp, #12]
 8007508:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800750c:	3402      	adds	r4, #2
 800750e:	9305      	str	r3, [sp, #20]
 8007510:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80075d4 <_svfiprintf_r+0x1f4>
 8007514:	7821      	ldrb	r1, [r4, #0]
 8007516:	2203      	movs	r2, #3
 8007518:	4650      	mov	r0, sl
 800751a:	f7f8 fe81 	bl	8000220 <memchr>
 800751e:	b138      	cbz	r0, 8007530 <_svfiprintf_r+0x150>
 8007520:	9b04      	ldr	r3, [sp, #16]
 8007522:	eba0 000a 	sub.w	r0, r0, sl
 8007526:	2240      	movs	r2, #64	@ 0x40
 8007528:	4082      	lsls	r2, r0
 800752a:	4313      	orrs	r3, r2
 800752c:	3401      	adds	r4, #1
 800752e:	9304      	str	r3, [sp, #16]
 8007530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007534:	4824      	ldr	r0, [pc, #144]	@ (80075c8 <_svfiprintf_r+0x1e8>)
 8007536:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800753a:	2206      	movs	r2, #6
 800753c:	f7f8 fe70 	bl	8000220 <memchr>
 8007540:	2800      	cmp	r0, #0
 8007542:	d036      	beq.n	80075b2 <_svfiprintf_r+0x1d2>
 8007544:	4b21      	ldr	r3, [pc, #132]	@ (80075cc <_svfiprintf_r+0x1ec>)
 8007546:	bb1b      	cbnz	r3, 8007590 <_svfiprintf_r+0x1b0>
 8007548:	9b03      	ldr	r3, [sp, #12]
 800754a:	3307      	adds	r3, #7
 800754c:	f023 0307 	bic.w	r3, r3, #7
 8007550:	3308      	adds	r3, #8
 8007552:	9303      	str	r3, [sp, #12]
 8007554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007556:	4433      	add	r3, r6
 8007558:	9309      	str	r3, [sp, #36]	@ 0x24
 800755a:	e76a      	b.n	8007432 <_svfiprintf_r+0x52>
 800755c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007560:	460c      	mov	r4, r1
 8007562:	2001      	movs	r0, #1
 8007564:	e7a8      	b.n	80074b8 <_svfiprintf_r+0xd8>
 8007566:	2300      	movs	r3, #0
 8007568:	3401      	adds	r4, #1
 800756a:	9305      	str	r3, [sp, #20]
 800756c:	4619      	mov	r1, r3
 800756e:	f04f 0c0a 	mov.w	ip, #10
 8007572:	4620      	mov	r0, r4
 8007574:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007578:	3a30      	subs	r2, #48	@ 0x30
 800757a:	2a09      	cmp	r2, #9
 800757c:	d903      	bls.n	8007586 <_svfiprintf_r+0x1a6>
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0c6      	beq.n	8007510 <_svfiprintf_r+0x130>
 8007582:	9105      	str	r1, [sp, #20]
 8007584:	e7c4      	b.n	8007510 <_svfiprintf_r+0x130>
 8007586:	fb0c 2101 	mla	r1, ip, r1, r2
 800758a:	4604      	mov	r4, r0
 800758c:	2301      	movs	r3, #1
 800758e:	e7f0      	b.n	8007572 <_svfiprintf_r+0x192>
 8007590:	ab03      	add	r3, sp, #12
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	462a      	mov	r2, r5
 8007596:	4b0e      	ldr	r3, [pc, #56]	@ (80075d0 <_svfiprintf_r+0x1f0>)
 8007598:	a904      	add	r1, sp, #16
 800759a:	4638      	mov	r0, r7
 800759c:	f3af 8000 	nop.w
 80075a0:	1c42      	adds	r2, r0, #1
 80075a2:	4606      	mov	r6, r0
 80075a4:	d1d6      	bne.n	8007554 <_svfiprintf_r+0x174>
 80075a6:	89ab      	ldrh	r3, [r5, #12]
 80075a8:	065b      	lsls	r3, r3, #25
 80075aa:	f53f af2d 	bmi.w	8007408 <_svfiprintf_r+0x28>
 80075ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075b0:	e72c      	b.n	800740c <_svfiprintf_r+0x2c>
 80075b2:	ab03      	add	r3, sp, #12
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	462a      	mov	r2, r5
 80075b8:	4b05      	ldr	r3, [pc, #20]	@ (80075d0 <_svfiprintf_r+0x1f0>)
 80075ba:	a904      	add	r1, sp, #16
 80075bc:	4638      	mov	r0, r7
 80075be:	f000 f9bb 	bl	8007938 <_printf_i>
 80075c2:	e7ed      	b.n	80075a0 <_svfiprintf_r+0x1c0>
 80075c4:	08059917 	.word	0x08059917
 80075c8:	08059921 	.word	0x08059921
 80075cc:	00000000 	.word	0x00000000
 80075d0:	08007329 	.word	0x08007329
 80075d4:	0805991d 	.word	0x0805991d

080075d8 <__sfputc_r>:
 80075d8:	6893      	ldr	r3, [r2, #8]
 80075da:	3b01      	subs	r3, #1
 80075dc:	2b00      	cmp	r3, #0
 80075de:	b410      	push	{r4}
 80075e0:	6093      	str	r3, [r2, #8]
 80075e2:	da08      	bge.n	80075f6 <__sfputc_r+0x1e>
 80075e4:	6994      	ldr	r4, [r2, #24]
 80075e6:	42a3      	cmp	r3, r4
 80075e8:	db01      	blt.n	80075ee <__sfputc_r+0x16>
 80075ea:	290a      	cmp	r1, #10
 80075ec:	d103      	bne.n	80075f6 <__sfputc_r+0x1e>
 80075ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f2:	f7ff bd10 	b.w	8007016 <__swbuf_r>
 80075f6:	6813      	ldr	r3, [r2, #0]
 80075f8:	1c58      	adds	r0, r3, #1
 80075fa:	6010      	str	r0, [r2, #0]
 80075fc:	7019      	strb	r1, [r3, #0]
 80075fe:	4608      	mov	r0, r1
 8007600:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007604:	4770      	bx	lr

08007606 <__sfputs_r>:
 8007606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007608:	4606      	mov	r6, r0
 800760a:	460f      	mov	r7, r1
 800760c:	4614      	mov	r4, r2
 800760e:	18d5      	adds	r5, r2, r3
 8007610:	42ac      	cmp	r4, r5
 8007612:	d101      	bne.n	8007618 <__sfputs_r+0x12>
 8007614:	2000      	movs	r0, #0
 8007616:	e007      	b.n	8007628 <__sfputs_r+0x22>
 8007618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800761c:	463a      	mov	r2, r7
 800761e:	4630      	mov	r0, r6
 8007620:	f7ff ffda 	bl	80075d8 <__sfputc_r>
 8007624:	1c43      	adds	r3, r0, #1
 8007626:	d1f3      	bne.n	8007610 <__sfputs_r+0xa>
 8007628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800762c <_vfiprintf_r>:
 800762c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007630:	460d      	mov	r5, r1
 8007632:	b09d      	sub	sp, #116	@ 0x74
 8007634:	4614      	mov	r4, r2
 8007636:	4698      	mov	r8, r3
 8007638:	4606      	mov	r6, r0
 800763a:	b118      	cbz	r0, 8007644 <_vfiprintf_r+0x18>
 800763c:	6a03      	ldr	r3, [r0, #32]
 800763e:	b90b      	cbnz	r3, 8007644 <_vfiprintf_r+0x18>
 8007640:	f7ff fb8a 	bl	8006d58 <__sinit>
 8007644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007646:	07d9      	lsls	r1, r3, #31
 8007648:	d405      	bmi.n	8007656 <_vfiprintf_r+0x2a>
 800764a:	89ab      	ldrh	r3, [r5, #12]
 800764c:	059a      	lsls	r2, r3, #22
 800764e:	d402      	bmi.n	8007656 <_vfiprintf_r+0x2a>
 8007650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007652:	f7ff fdfe 	bl	8007252 <__retarget_lock_acquire_recursive>
 8007656:	89ab      	ldrh	r3, [r5, #12]
 8007658:	071b      	lsls	r3, r3, #28
 800765a:	d501      	bpl.n	8007660 <_vfiprintf_r+0x34>
 800765c:	692b      	ldr	r3, [r5, #16]
 800765e:	b99b      	cbnz	r3, 8007688 <_vfiprintf_r+0x5c>
 8007660:	4629      	mov	r1, r5
 8007662:	4630      	mov	r0, r6
 8007664:	f7ff fd16 	bl	8007094 <__swsetup_r>
 8007668:	b170      	cbz	r0, 8007688 <_vfiprintf_r+0x5c>
 800766a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800766c:	07dc      	lsls	r4, r3, #31
 800766e:	d504      	bpl.n	800767a <_vfiprintf_r+0x4e>
 8007670:	f04f 30ff 	mov.w	r0, #4294967295
 8007674:	b01d      	add	sp, #116	@ 0x74
 8007676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767a:	89ab      	ldrh	r3, [r5, #12]
 800767c:	0598      	lsls	r0, r3, #22
 800767e:	d4f7      	bmi.n	8007670 <_vfiprintf_r+0x44>
 8007680:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007682:	f7ff fde7 	bl	8007254 <__retarget_lock_release_recursive>
 8007686:	e7f3      	b.n	8007670 <_vfiprintf_r+0x44>
 8007688:	2300      	movs	r3, #0
 800768a:	9309      	str	r3, [sp, #36]	@ 0x24
 800768c:	2320      	movs	r3, #32
 800768e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007692:	f8cd 800c 	str.w	r8, [sp, #12]
 8007696:	2330      	movs	r3, #48	@ 0x30
 8007698:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007848 <_vfiprintf_r+0x21c>
 800769c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076a0:	f04f 0901 	mov.w	r9, #1
 80076a4:	4623      	mov	r3, r4
 80076a6:	469a      	mov	sl, r3
 80076a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076ac:	b10a      	cbz	r2, 80076b2 <_vfiprintf_r+0x86>
 80076ae:	2a25      	cmp	r2, #37	@ 0x25
 80076b0:	d1f9      	bne.n	80076a6 <_vfiprintf_r+0x7a>
 80076b2:	ebba 0b04 	subs.w	fp, sl, r4
 80076b6:	d00b      	beq.n	80076d0 <_vfiprintf_r+0xa4>
 80076b8:	465b      	mov	r3, fp
 80076ba:	4622      	mov	r2, r4
 80076bc:	4629      	mov	r1, r5
 80076be:	4630      	mov	r0, r6
 80076c0:	f7ff ffa1 	bl	8007606 <__sfputs_r>
 80076c4:	3001      	adds	r0, #1
 80076c6:	f000 80a7 	beq.w	8007818 <_vfiprintf_r+0x1ec>
 80076ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076cc:	445a      	add	r2, fp
 80076ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80076d0:	f89a 3000 	ldrb.w	r3, [sl]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f000 809f 	beq.w	8007818 <_vfiprintf_r+0x1ec>
 80076da:	2300      	movs	r3, #0
 80076dc:	f04f 32ff 	mov.w	r2, #4294967295
 80076e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e4:	f10a 0a01 	add.w	sl, sl, #1
 80076e8:	9304      	str	r3, [sp, #16]
 80076ea:	9307      	str	r3, [sp, #28]
 80076ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80076f2:	4654      	mov	r4, sl
 80076f4:	2205      	movs	r2, #5
 80076f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fa:	4853      	ldr	r0, [pc, #332]	@ (8007848 <_vfiprintf_r+0x21c>)
 80076fc:	f7f8 fd90 	bl	8000220 <memchr>
 8007700:	9a04      	ldr	r2, [sp, #16]
 8007702:	b9d8      	cbnz	r0, 800773c <_vfiprintf_r+0x110>
 8007704:	06d1      	lsls	r1, r2, #27
 8007706:	bf44      	itt	mi
 8007708:	2320      	movmi	r3, #32
 800770a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800770e:	0713      	lsls	r3, r2, #28
 8007710:	bf44      	itt	mi
 8007712:	232b      	movmi	r3, #43	@ 0x2b
 8007714:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007718:	f89a 3000 	ldrb.w	r3, [sl]
 800771c:	2b2a      	cmp	r3, #42	@ 0x2a
 800771e:	d015      	beq.n	800774c <_vfiprintf_r+0x120>
 8007720:	9a07      	ldr	r2, [sp, #28]
 8007722:	4654      	mov	r4, sl
 8007724:	2000      	movs	r0, #0
 8007726:	f04f 0c0a 	mov.w	ip, #10
 800772a:	4621      	mov	r1, r4
 800772c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007730:	3b30      	subs	r3, #48	@ 0x30
 8007732:	2b09      	cmp	r3, #9
 8007734:	d94b      	bls.n	80077ce <_vfiprintf_r+0x1a2>
 8007736:	b1b0      	cbz	r0, 8007766 <_vfiprintf_r+0x13a>
 8007738:	9207      	str	r2, [sp, #28]
 800773a:	e014      	b.n	8007766 <_vfiprintf_r+0x13a>
 800773c:	eba0 0308 	sub.w	r3, r0, r8
 8007740:	fa09 f303 	lsl.w	r3, r9, r3
 8007744:	4313      	orrs	r3, r2
 8007746:	9304      	str	r3, [sp, #16]
 8007748:	46a2      	mov	sl, r4
 800774a:	e7d2      	b.n	80076f2 <_vfiprintf_r+0xc6>
 800774c:	9b03      	ldr	r3, [sp, #12]
 800774e:	1d19      	adds	r1, r3, #4
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	9103      	str	r1, [sp, #12]
 8007754:	2b00      	cmp	r3, #0
 8007756:	bfbb      	ittet	lt
 8007758:	425b      	neglt	r3, r3
 800775a:	f042 0202 	orrlt.w	r2, r2, #2
 800775e:	9307      	strge	r3, [sp, #28]
 8007760:	9307      	strlt	r3, [sp, #28]
 8007762:	bfb8      	it	lt
 8007764:	9204      	strlt	r2, [sp, #16]
 8007766:	7823      	ldrb	r3, [r4, #0]
 8007768:	2b2e      	cmp	r3, #46	@ 0x2e
 800776a:	d10a      	bne.n	8007782 <_vfiprintf_r+0x156>
 800776c:	7863      	ldrb	r3, [r4, #1]
 800776e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007770:	d132      	bne.n	80077d8 <_vfiprintf_r+0x1ac>
 8007772:	9b03      	ldr	r3, [sp, #12]
 8007774:	1d1a      	adds	r2, r3, #4
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	9203      	str	r2, [sp, #12]
 800777a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800777e:	3402      	adds	r4, #2
 8007780:	9305      	str	r3, [sp, #20]
 8007782:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007858 <_vfiprintf_r+0x22c>
 8007786:	7821      	ldrb	r1, [r4, #0]
 8007788:	2203      	movs	r2, #3
 800778a:	4650      	mov	r0, sl
 800778c:	f7f8 fd48 	bl	8000220 <memchr>
 8007790:	b138      	cbz	r0, 80077a2 <_vfiprintf_r+0x176>
 8007792:	9b04      	ldr	r3, [sp, #16]
 8007794:	eba0 000a 	sub.w	r0, r0, sl
 8007798:	2240      	movs	r2, #64	@ 0x40
 800779a:	4082      	lsls	r2, r0
 800779c:	4313      	orrs	r3, r2
 800779e:	3401      	adds	r4, #1
 80077a0:	9304      	str	r3, [sp, #16]
 80077a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a6:	4829      	ldr	r0, [pc, #164]	@ (800784c <_vfiprintf_r+0x220>)
 80077a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077ac:	2206      	movs	r2, #6
 80077ae:	f7f8 fd37 	bl	8000220 <memchr>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d03f      	beq.n	8007836 <_vfiprintf_r+0x20a>
 80077b6:	4b26      	ldr	r3, [pc, #152]	@ (8007850 <_vfiprintf_r+0x224>)
 80077b8:	bb1b      	cbnz	r3, 8007802 <_vfiprintf_r+0x1d6>
 80077ba:	9b03      	ldr	r3, [sp, #12]
 80077bc:	3307      	adds	r3, #7
 80077be:	f023 0307 	bic.w	r3, r3, #7
 80077c2:	3308      	adds	r3, #8
 80077c4:	9303      	str	r3, [sp, #12]
 80077c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c8:	443b      	add	r3, r7
 80077ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80077cc:	e76a      	b.n	80076a4 <_vfiprintf_r+0x78>
 80077ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d2:	460c      	mov	r4, r1
 80077d4:	2001      	movs	r0, #1
 80077d6:	e7a8      	b.n	800772a <_vfiprintf_r+0xfe>
 80077d8:	2300      	movs	r3, #0
 80077da:	3401      	adds	r4, #1
 80077dc:	9305      	str	r3, [sp, #20]
 80077de:	4619      	mov	r1, r3
 80077e0:	f04f 0c0a 	mov.w	ip, #10
 80077e4:	4620      	mov	r0, r4
 80077e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ea:	3a30      	subs	r2, #48	@ 0x30
 80077ec:	2a09      	cmp	r2, #9
 80077ee:	d903      	bls.n	80077f8 <_vfiprintf_r+0x1cc>
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d0c6      	beq.n	8007782 <_vfiprintf_r+0x156>
 80077f4:	9105      	str	r1, [sp, #20]
 80077f6:	e7c4      	b.n	8007782 <_vfiprintf_r+0x156>
 80077f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80077fc:	4604      	mov	r4, r0
 80077fe:	2301      	movs	r3, #1
 8007800:	e7f0      	b.n	80077e4 <_vfiprintf_r+0x1b8>
 8007802:	ab03      	add	r3, sp, #12
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	462a      	mov	r2, r5
 8007808:	4b12      	ldr	r3, [pc, #72]	@ (8007854 <_vfiprintf_r+0x228>)
 800780a:	a904      	add	r1, sp, #16
 800780c:	4630      	mov	r0, r6
 800780e:	f3af 8000 	nop.w
 8007812:	4607      	mov	r7, r0
 8007814:	1c78      	adds	r0, r7, #1
 8007816:	d1d6      	bne.n	80077c6 <_vfiprintf_r+0x19a>
 8007818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800781a:	07d9      	lsls	r1, r3, #31
 800781c:	d405      	bmi.n	800782a <_vfiprintf_r+0x1fe>
 800781e:	89ab      	ldrh	r3, [r5, #12]
 8007820:	059a      	lsls	r2, r3, #22
 8007822:	d402      	bmi.n	800782a <_vfiprintf_r+0x1fe>
 8007824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007826:	f7ff fd15 	bl	8007254 <__retarget_lock_release_recursive>
 800782a:	89ab      	ldrh	r3, [r5, #12]
 800782c:	065b      	lsls	r3, r3, #25
 800782e:	f53f af1f 	bmi.w	8007670 <_vfiprintf_r+0x44>
 8007832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007834:	e71e      	b.n	8007674 <_vfiprintf_r+0x48>
 8007836:	ab03      	add	r3, sp, #12
 8007838:	9300      	str	r3, [sp, #0]
 800783a:	462a      	mov	r2, r5
 800783c:	4b05      	ldr	r3, [pc, #20]	@ (8007854 <_vfiprintf_r+0x228>)
 800783e:	a904      	add	r1, sp, #16
 8007840:	4630      	mov	r0, r6
 8007842:	f000 f879 	bl	8007938 <_printf_i>
 8007846:	e7e4      	b.n	8007812 <_vfiprintf_r+0x1e6>
 8007848:	08059917 	.word	0x08059917
 800784c:	08059921 	.word	0x08059921
 8007850:	00000000 	.word	0x00000000
 8007854:	08007607 	.word	0x08007607
 8007858:	0805991d 	.word	0x0805991d

0800785c <_printf_common>:
 800785c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007860:	4616      	mov	r6, r2
 8007862:	4698      	mov	r8, r3
 8007864:	688a      	ldr	r2, [r1, #8]
 8007866:	690b      	ldr	r3, [r1, #16]
 8007868:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800786c:	4293      	cmp	r3, r2
 800786e:	bfb8      	it	lt
 8007870:	4613      	movlt	r3, r2
 8007872:	6033      	str	r3, [r6, #0]
 8007874:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007878:	4607      	mov	r7, r0
 800787a:	460c      	mov	r4, r1
 800787c:	b10a      	cbz	r2, 8007882 <_printf_common+0x26>
 800787e:	3301      	adds	r3, #1
 8007880:	6033      	str	r3, [r6, #0]
 8007882:	6823      	ldr	r3, [r4, #0]
 8007884:	0699      	lsls	r1, r3, #26
 8007886:	bf42      	ittt	mi
 8007888:	6833      	ldrmi	r3, [r6, #0]
 800788a:	3302      	addmi	r3, #2
 800788c:	6033      	strmi	r3, [r6, #0]
 800788e:	6825      	ldr	r5, [r4, #0]
 8007890:	f015 0506 	ands.w	r5, r5, #6
 8007894:	d106      	bne.n	80078a4 <_printf_common+0x48>
 8007896:	f104 0a19 	add.w	sl, r4, #25
 800789a:	68e3      	ldr	r3, [r4, #12]
 800789c:	6832      	ldr	r2, [r6, #0]
 800789e:	1a9b      	subs	r3, r3, r2
 80078a0:	42ab      	cmp	r3, r5
 80078a2:	dc26      	bgt.n	80078f2 <_printf_common+0x96>
 80078a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80078a8:	6822      	ldr	r2, [r4, #0]
 80078aa:	3b00      	subs	r3, #0
 80078ac:	bf18      	it	ne
 80078ae:	2301      	movne	r3, #1
 80078b0:	0692      	lsls	r2, r2, #26
 80078b2:	d42b      	bmi.n	800790c <_printf_common+0xb0>
 80078b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80078b8:	4641      	mov	r1, r8
 80078ba:	4638      	mov	r0, r7
 80078bc:	47c8      	blx	r9
 80078be:	3001      	adds	r0, #1
 80078c0:	d01e      	beq.n	8007900 <_printf_common+0xa4>
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	6922      	ldr	r2, [r4, #16]
 80078c6:	f003 0306 	and.w	r3, r3, #6
 80078ca:	2b04      	cmp	r3, #4
 80078cc:	bf02      	ittt	eq
 80078ce:	68e5      	ldreq	r5, [r4, #12]
 80078d0:	6833      	ldreq	r3, [r6, #0]
 80078d2:	1aed      	subeq	r5, r5, r3
 80078d4:	68a3      	ldr	r3, [r4, #8]
 80078d6:	bf0c      	ite	eq
 80078d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078dc:	2500      	movne	r5, #0
 80078de:	4293      	cmp	r3, r2
 80078e0:	bfc4      	itt	gt
 80078e2:	1a9b      	subgt	r3, r3, r2
 80078e4:	18ed      	addgt	r5, r5, r3
 80078e6:	2600      	movs	r6, #0
 80078e8:	341a      	adds	r4, #26
 80078ea:	42b5      	cmp	r5, r6
 80078ec:	d11a      	bne.n	8007924 <_printf_common+0xc8>
 80078ee:	2000      	movs	r0, #0
 80078f0:	e008      	b.n	8007904 <_printf_common+0xa8>
 80078f2:	2301      	movs	r3, #1
 80078f4:	4652      	mov	r2, sl
 80078f6:	4641      	mov	r1, r8
 80078f8:	4638      	mov	r0, r7
 80078fa:	47c8      	blx	r9
 80078fc:	3001      	adds	r0, #1
 80078fe:	d103      	bne.n	8007908 <_printf_common+0xac>
 8007900:	f04f 30ff 	mov.w	r0, #4294967295
 8007904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007908:	3501      	adds	r5, #1
 800790a:	e7c6      	b.n	800789a <_printf_common+0x3e>
 800790c:	18e1      	adds	r1, r4, r3
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	2030      	movs	r0, #48	@ 0x30
 8007912:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007916:	4422      	add	r2, r4
 8007918:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800791c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007920:	3302      	adds	r3, #2
 8007922:	e7c7      	b.n	80078b4 <_printf_common+0x58>
 8007924:	2301      	movs	r3, #1
 8007926:	4622      	mov	r2, r4
 8007928:	4641      	mov	r1, r8
 800792a:	4638      	mov	r0, r7
 800792c:	47c8      	blx	r9
 800792e:	3001      	adds	r0, #1
 8007930:	d0e6      	beq.n	8007900 <_printf_common+0xa4>
 8007932:	3601      	adds	r6, #1
 8007934:	e7d9      	b.n	80078ea <_printf_common+0x8e>
	...

08007938 <_printf_i>:
 8007938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800793c:	7e0f      	ldrb	r7, [r1, #24]
 800793e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007940:	2f78      	cmp	r7, #120	@ 0x78
 8007942:	4691      	mov	r9, r2
 8007944:	4680      	mov	r8, r0
 8007946:	460c      	mov	r4, r1
 8007948:	469a      	mov	sl, r3
 800794a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800794e:	d807      	bhi.n	8007960 <_printf_i+0x28>
 8007950:	2f62      	cmp	r7, #98	@ 0x62
 8007952:	d80a      	bhi.n	800796a <_printf_i+0x32>
 8007954:	2f00      	cmp	r7, #0
 8007956:	f000 80d2 	beq.w	8007afe <_printf_i+0x1c6>
 800795a:	2f58      	cmp	r7, #88	@ 0x58
 800795c:	f000 80b9 	beq.w	8007ad2 <_printf_i+0x19a>
 8007960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007964:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007968:	e03a      	b.n	80079e0 <_printf_i+0xa8>
 800796a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800796e:	2b15      	cmp	r3, #21
 8007970:	d8f6      	bhi.n	8007960 <_printf_i+0x28>
 8007972:	a101      	add	r1, pc, #4	@ (adr r1, 8007978 <_printf_i+0x40>)
 8007974:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007978:	080079d1 	.word	0x080079d1
 800797c:	080079e5 	.word	0x080079e5
 8007980:	08007961 	.word	0x08007961
 8007984:	08007961 	.word	0x08007961
 8007988:	08007961 	.word	0x08007961
 800798c:	08007961 	.word	0x08007961
 8007990:	080079e5 	.word	0x080079e5
 8007994:	08007961 	.word	0x08007961
 8007998:	08007961 	.word	0x08007961
 800799c:	08007961 	.word	0x08007961
 80079a0:	08007961 	.word	0x08007961
 80079a4:	08007ae5 	.word	0x08007ae5
 80079a8:	08007a0f 	.word	0x08007a0f
 80079ac:	08007a9f 	.word	0x08007a9f
 80079b0:	08007961 	.word	0x08007961
 80079b4:	08007961 	.word	0x08007961
 80079b8:	08007b07 	.word	0x08007b07
 80079bc:	08007961 	.word	0x08007961
 80079c0:	08007a0f 	.word	0x08007a0f
 80079c4:	08007961 	.word	0x08007961
 80079c8:	08007961 	.word	0x08007961
 80079cc:	08007aa7 	.word	0x08007aa7
 80079d0:	6833      	ldr	r3, [r6, #0]
 80079d2:	1d1a      	adds	r2, r3, #4
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6032      	str	r2, [r6, #0]
 80079d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079e0:	2301      	movs	r3, #1
 80079e2:	e09d      	b.n	8007b20 <_printf_i+0x1e8>
 80079e4:	6833      	ldr	r3, [r6, #0]
 80079e6:	6820      	ldr	r0, [r4, #0]
 80079e8:	1d19      	adds	r1, r3, #4
 80079ea:	6031      	str	r1, [r6, #0]
 80079ec:	0606      	lsls	r6, r0, #24
 80079ee:	d501      	bpl.n	80079f4 <_printf_i+0xbc>
 80079f0:	681d      	ldr	r5, [r3, #0]
 80079f2:	e003      	b.n	80079fc <_printf_i+0xc4>
 80079f4:	0645      	lsls	r5, r0, #25
 80079f6:	d5fb      	bpl.n	80079f0 <_printf_i+0xb8>
 80079f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079fc:	2d00      	cmp	r5, #0
 80079fe:	da03      	bge.n	8007a08 <_printf_i+0xd0>
 8007a00:	232d      	movs	r3, #45	@ 0x2d
 8007a02:	426d      	negs	r5, r5
 8007a04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a08:	4859      	ldr	r0, [pc, #356]	@ (8007b70 <_printf_i+0x238>)
 8007a0a:	230a      	movs	r3, #10
 8007a0c:	e011      	b.n	8007a32 <_printf_i+0xfa>
 8007a0e:	6821      	ldr	r1, [r4, #0]
 8007a10:	6833      	ldr	r3, [r6, #0]
 8007a12:	0608      	lsls	r0, r1, #24
 8007a14:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a18:	d402      	bmi.n	8007a20 <_printf_i+0xe8>
 8007a1a:	0649      	lsls	r1, r1, #25
 8007a1c:	bf48      	it	mi
 8007a1e:	b2ad      	uxthmi	r5, r5
 8007a20:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a22:	4853      	ldr	r0, [pc, #332]	@ (8007b70 <_printf_i+0x238>)
 8007a24:	6033      	str	r3, [r6, #0]
 8007a26:	bf14      	ite	ne
 8007a28:	230a      	movne	r3, #10
 8007a2a:	2308      	moveq	r3, #8
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a32:	6866      	ldr	r6, [r4, #4]
 8007a34:	60a6      	str	r6, [r4, #8]
 8007a36:	2e00      	cmp	r6, #0
 8007a38:	bfa2      	ittt	ge
 8007a3a:	6821      	ldrge	r1, [r4, #0]
 8007a3c:	f021 0104 	bicge.w	r1, r1, #4
 8007a40:	6021      	strge	r1, [r4, #0]
 8007a42:	b90d      	cbnz	r5, 8007a48 <_printf_i+0x110>
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	d04b      	beq.n	8007ae0 <_printf_i+0x1a8>
 8007a48:	4616      	mov	r6, r2
 8007a4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a4e:	fb03 5711 	mls	r7, r3, r1, r5
 8007a52:	5dc7      	ldrb	r7, [r0, r7]
 8007a54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a58:	462f      	mov	r7, r5
 8007a5a:	42bb      	cmp	r3, r7
 8007a5c:	460d      	mov	r5, r1
 8007a5e:	d9f4      	bls.n	8007a4a <_printf_i+0x112>
 8007a60:	2b08      	cmp	r3, #8
 8007a62:	d10b      	bne.n	8007a7c <_printf_i+0x144>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	07df      	lsls	r7, r3, #31
 8007a68:	d508      	bpl.n	8007a7c <_printf_i+0x144>
 8007a6a:	6923      	ldr	r3, [r4, #16]
 8007a6c:	6861      	ldr	r1, [r4, #4]
 8007a6e:	4299      	cmp	r1, r3
 8007a70:	bfde      	ittt	le
 8007a72:	2330      	movle	r3, #48	@ 0x30
 8007a74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a7c:	1b92      	subs	r2, r2, r6
 8007a7e:	6122      	str	r2, [r4, #16]
 8007a80:	f8cd a000 	str.w	sl, [sp]
 8007a84:	464b      	mov	r3, r9
 8007a86:	aa03      	add	r2, sp, #12
 8007a88:	4621      	mov	r1, r4
 8007a8a:	4640      	mov	r0, r8
 8007a8c:	f7ff fee6 	bl	800785c <_printf_common>
 8007a90:	3001      	adds	r0, #1
 8007a92:	d14a      	bne.n	8007b2a <_printf_i+0x1f2>
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295
 8007a98:	b004      	add	sp, #16
 8007a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9e:	6823      	ldr	r3, [r4, #0]
 8007aa0:	f043 0320 	orr.w	r3, r3, #32
 8007aa4:	6023      	str	r3, [r4, #0]
 8007aa6:	4833      	ldr	r0, [pc, #204]	@ (8007b74 <_printf_i+0x23c>)
 8007aa8:	2778      	movs	r7, #120	@ 0x78
 8007aaa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007aae:	6823      	ldr	r3, [r4, #0]
 8007ab0:	6831      	ldr	r1, [r6, #0]
 8007ab2:	061f      	lsls	r7, r3, #24
 8007ab4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ab8:	d402      	bmi.n	8007ac0 <_printf_i+0x188>
 8007aba:	065f      	lsls	r7, r3, #25
 8007abc:	bf48      	it	mi
 8007abe:	b2ad      	uxthmi	r5, r5
 8007ac0:	6031      	str	r1, [r6, #0]
 8007ac2:	07d9      	lsls	r1, r3, #31
 8007ac4:	bf44      	itt	mi
 8007ac6:	f043 0320 	orrmi.w	r3, r3, #32
 8007aca:	6023      	strmi	r3, [r4, #0]
 8007acc:	b11d      	cbz	r5, 8007ad6 <_printf_i+0x19e>
 8007ace:	2310      	movs	r3, #16
 8007ad0:	e7ac      	b.n	8007a2c <_printf_i+0xf4>
 8007ad2:	4827      	ldr	r0, [pc, #156]	@ (8007b70 <_printf_i+0x238>)
 8007ad4:	e7e9      	b.n	8007aaa <_printf_i+0x172>
 8007ad6:	6823      	ldr	r3, [r4, #0]
 8007ad8:	f023 0320 	bic.w	r3, r3, #32
 8007adc:	6023      	str	r3, [r4, #0]
 8007ade:	e7f6      	b.n	8007ace <_printf_i+0x196>
 8007ae0:	4616      	mov	r6, r2
 8007ae2:	e7bd      	b.n	8007a60 <_printf_i+0x128>
 8007ae4:	6833      	ldr	r3, [r6, #0]
 8007ae6:	6825      	ldr	r5, [r4, #0]
 8007ae8:	6961      	ldr	r1, [r4, #20]
 8007aea:	1d18      	adds	r0, r3, #4
 8007aec:	6030      	str	r0, [r6, #0]
 8007aee:	062e      	lsls	r6, r5, #24
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	d501      	bpl.n	8007af8 <_printf_i+0x1c0>
 8007af4:	6019      	str	r1, [r3, #0]
 8007af6:	e002      	b.n	8007afe <_printf_i+0x1c6>
 8007af8:	0668      	lsls	r0, r5, #25
 8007afa:	d5fb      	bpl.n	8007af4 <_printf_i+0x1bc>
 8007afc:	8019      	strh	r1, [r3, #0]
 8007afe:	2300      	movs	r3, #0
 8007b00:	6123      	str	r3, [r4, #16]
 8007b02:	4616      	mov	r6, r2
 8007b04:	e7bc      	b.n	8007a80 <_printf_i+0x148>
 8007b06:	6833      	ldr	r3, [r6, #0]
 8007b08:	1d1a      	adds	r2, r3, #4
 8007b0a:	6032      	str	r2, [r6, #0]
 8007b0c:	681e      	ldr	r6, [r3, #0]
 8007b0e:	6862      	ldr	r2, [r4, #4]
 8007b10:	2100      	movs	r1, #0
 8007b12:	4630      	mov	r0, r6
 8007b14:	f7f8 fb84 	bl	8000220 <memchr>
 8007b18:	b108      	cbz	r0, 8007b1e <_printf_i+0x1e6>
 8007b1a:	1b80      	subs	r0, r0, r6
 8007b1c:	6060      	str	r0, [r4, #4]
 8007b1e:	6863      	ldr	r3, [r4, #4]
 8007b20:	6123      	str	r3, [r4, #16]
 8007b22:	2300      	movs	r3, #0
 8007b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b28:	e7aa      	b.n	8007a80 <_printf_i+0x148>
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	4632      	mov	r2, r6
 8007b2e:	4649      	mov	r1, r9
 8007b30:	4640      	mov	r0, r8
 8007b32:	47d0      	blx	sl
 8007b34:	3001      	adds	r0, #1
 8007b36:	d0ad      	beq.n	8007a94 <_printf_i+0x15c>
 8007b38:	6823      	ldr	r3, [r4, #0]
 8007b3a:	079b      	lsls	r3, r3, #30
 8007b3c:	d413      	bmi.n	8007b66 <_printf_i+0x22e>
 8007b3e:	68e0      	ldr	r0, [r4, #12]
 8007b40:	9b03      	ldr	r3, [sp, #12]
 8007b42:	4298      	cmp	r0, r3
 8007b44:	bfb8      	it	lt
 8007b46:	4618      	movlt	r0, r3
 8007b48:	e7a6      	b.n	8007a98 <_printf_i+0x160>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	4632      	mov	r2, r6
 8007b4e:	4649      	mov	r1, r9
 8007b50:	4640      	mov	r0, r8
 8007b52:	47d0      	blx	sl
 8007b54:	3001      	adds	r0, #1
 8007b56:	d09d      	beq.n	8007a94 <_printf_i+0x15c>
 8007b58:	3501      	adds	r5, #1
 8007b5a:	68e3      	ldr	r3, [r4, #12]
 8007b5c:	9903      	ldr	r1, [sp, #12]
 8007b5e:	1a5b      	subs	r3, r3, r1
 8007b60:	42ab      	cmp	r3, r5
 8007b62:	dcf2      	bgt.n	8007b4a <_printf_i+0x212>
 8007b64:	e7eb      	b.n	8007b3e <_printf_i+0x206>
 8007b66:	2500      	movs	r5, #0
 8007b68:	f104 0619 	add.w	r6, r4, #25
 8007b6c:	e7f5      	b.n	8007b5a <_printf_i+0x222>
 8007b6e:	bf00      	nop
 8007b70:	08059928 	.word	0x08059928
 8007b74:	08059939 	.word	0x08059939

08007b78 <__sflush_r>:
 8007b78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b80:	0716      	lsls	r6, r2, #28
 8007b82:	4605      	mov	r5, r0
 8007b84:	460c      	mov	r4, r1
 8007b86:	d454      	bmi.n	8007c32 <__sflush_r+0xba>
 8007b88:	684b      	ldr	r3, [r1, #4]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	dc02      	bgt.n	8007b94 <__sflush_r+0x1c>
 8007b8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	dd48      	ble.n	8007c26 <__sflush_r+0xae>
 8007b94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b96:	2e00      	cmp	r6, #0
 8007b98:	d045      	beq.n	8007c26 <__sflush_r+0xae>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ba0:	682f      	ldr	r7, [r5, #0]
 8007ba2:	6a21      	ldr	r1, [r4, #32]
 8007ba4:	602b      	str	r3, [r5, #0]
 8007ba6:	d030      	beq.n	8007c0a <__sflush_r+0x92>
 8007ba8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007baa:	89a3      	ldrh	r3, [r4, #12]
 8007bac:	0759      	lsls	r1, r3, #29
 8007bae:	d505      	bpl.n	8007bbc <__sflush_r+0x44>
 8007bb0:	6863      	ldr	r3, [r4, #4]
 8007bb2:	1ad2      	subs	r2, r2, r3
 8007bb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bb6:	b10b      	cbz	r3, 8007bbc <__sflush_r+0x44>
 8007bb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bba:	1ad2      	subs	r2, r2, r3
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bc0:	6a21      	ldr	r1, [r4, #32]
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	47b0      	blx	r6
 8007bc6:	1c43      	adds	r3, r0, #1
 8007bc8:	89a3      	ldrh	r3, [r4, #12]
 8007bca:	d106      	bne.n	8007bda <__sflush_r+0x62>
 8007bcc:	6829      	ldr	r1, [r5, #0]
 8007bce:	291d      	cmp	r1, #29
 8007bd0:	d82b      	bhi.n	8007c2a <__sflush_r+0xb2>
 8007bd2:	4a2a      	ldr	r2, [pc, #168]	@ (8007c7c <__sflush_r+0x104>)
 8007bd4:	410a      	asrs	r2, r1
 8007bd6:	07d6      	lsls	r6, r2, #31
 8007bd8:	d427      	bmi.n	8007c2a <__sflush_r+0xb2>
 8007bda:	2200      	movs	r2, #0
 8007bdc:	6062      	str	r2, [r4, #4]
 8007bde:	04d9      	lsls	r1, r3, #19
 8007be0:	6922      	ldr	r2, [r4, #16]
 8007be2:	6022      	str	r2, [r4, #0]
 8007be4:	d504      	bpl.n	8007bf0 <__sflush_r+0x78>
 8007be6:	1c42      	adds	r2, r0, #1
 8007be8:	d101      	bne.n	8007bee <__sflush_r+0x76>
 8007bea:	682b      	ldr	r3, [r5, #0]
 8007bec:	b903      	cbnz	r3, 8007bf0 <__sflush_r+0x78>
 8007bee:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bf2:	602f      	str	r7, [r5, #0]
 8007bf4:	b1b9      	cbz	r1, 8007c26 <__sflush_r+0xae>
 8007bf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bfa:	4299      	cmp	r1, r3
 8007bfc:	d002      	beq.n	8007c04 <__sflush_r+0x8c>
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f7ff fb48 	bl	8007294 <_free_r>
 8007c04:	2300      	movs	r3, #0
 8007c06:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c08:	e00d      	b.n	8007c26 <__sflush_r+0xae>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b0      	blx	r6
 8007c10:	4602      	mov	r2, r0
 8007c12:	1c50      	adds	r0, r2, #1
 8007c14:	d1c9      	bne.n	8007baa <__sflush_r+0x32>
 8007c16:	682b      	ldr	r3, [r5, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d0c6      	beq.n	8007baa <__sflush_r+0x32>
 8007c1c:	2b1d      	cmp	r3, #29
 8007c1e:	d001      	beq.n	8007c24 <__sflush_r+0xac>
 8007c20:	2b16      	cmp	r3, #22
 8007c22:	d11e      	bne.n	8007c62 <__sflush_r+0xea>
 8007c24:	602f      	str	r7, [r5, #0]
 8007c26:	2000      	movs	r0, #0
 8007c28:	e022      	b.n	8007c70 <__sflush_r+0xf8>
 8007c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c2e:	b21b      	sxth	r3, r3
 8007c30:	e01b      	b.n	8007c6a <__sflush_r+0xf2>
 8007c32:	690f      	ldr	r7, [r1, #16]
 8007c34:	2f00      	cmp	r7, #0
 8007c36:	d0f6      	beq.n	8007c26 <__sflush_r+0xae>
 8007c38:	0793      	lsls	r3, r2, #30
 8007c3a:	680e      	ldr	r6, [r1, #0]
 8007c3c:	bf08      	it	eq
 8007c3e:	694b      	ldreq	r3, [r1, #20]
 8007c40:	600f      	str	r7, [r1, #0]
 8007c42:	bf18      	it	ne
 8007c44:	2300      	movne	r3, #0
 8007c46:	eba6 0807 	sub.w	r8, r6, r7
 8007c4a:	608b      	str	r3, [r1, #8]
 8007c4c:	f1b8 0f00 	cmp.w	r8, #0
 8007c50:	dde9      	ble.n	8007c26 <__sflush_r+0xae>
 8007c52:	6a21      	ldr	r1, [r4, #32]
 8007c54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c56:	4643      	mov	r3, r8
 8007c58:	463a      	mov	r2, r7
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	47b0      	blx	r6
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	dc08      	bgt.n	8007c74 <__sflush_r+0xfc>
 8007c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c6a:	81a3      	strh	r3, [r4, #12]
 8007c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c74:	4407      	add	r7, r0
 8007c76:	eba8 0800 	sub.w	r8, r8, r0
 8007c7a:	e7e7      	b.n	8007c4c <__sflush_r+0xd4>
 8007c7c:	dfbffffe 	.word	0xdfbffffe

08007c80 <_fflush_r>:
 8007c80:	b538      	push	{r3, r4, r5, lr}
 8007c82:	690b      	ldr	r3, [r1, #16]
 8007c84:	4605      	mov	r5, r0
 8007c86:	460c      	mov	r4, r1
 8007c88:	b913      	cbnz	r3, 8007c90 <_fflush_r+0x10>
 8007c8a:	2500      	movs	r5, #0
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}
 8007c90:	b118      	cbz	r0, 8007c9a <_fflush_r+0x1a>
 8007c92:	6a03      	ldr	r3, [r0, #32]
 8007c94:	b90b      	cbnz	r3, 8007c9a <_fflush_r+0x1a>
 8007c96:	f7ff f85f 	bl	8006d58 <__sinit>
 8007c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d0f3      	beq.n	8007c8a <_fflush_r+0xa>
 8007ca2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ca4:	07d0      	lsls	r0, r2, #31
 8007ca6:	d404      	bmi.n	8007cb2 <_fflush_r+0x32>
 8007ca8:	0599      	lsls	r1, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_fflush_r+0x32>
 8007cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cae:	f7ff fad0 	bl	8007252 <__retarget_lock_acquire_recursive>
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	f7ff ff5f 	bl	8007b78 <__sflush_r>
 8007cba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cbc:	07da      	lsls	r2, r3, #31
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	d4e4      	bmi.n	8007c8c <_fflush_r+0xc>
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	059b      	lsls	r3, r3, #22
 8007cc6:	d4e1      	bmi.n	8007c8c <_fflush_r+0xc>
 8007cc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cca:	f7ff fac3 	bl	8007254 <__retarget_lock_release_recursive>
 8007cce:	e7dd      	b.n	8007c8c <_fflush_r+0xc>

08007cd0 <fiprintf>:
 8007cd0:	b40e      	push	{r1, r2, r3}
 8007cd2:	b503      	push	{r0, r1, lr}
 8007cd4:	4601      	mov	r1, r0
 8007cd6:	ab03      	add	r3, sp, #12
 8007cd8:	4805      	ldr	r0, [pc, #20]	@ (8007cf0 <fiprintf+0x20>)
 8007cda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cde:	6800      	ldr	r0, [r0, #0]
 8007ce0:	9301      	str	r3, [sp, #4]
 8007ce2:	f7ff fca3 	bl	800762c <_vfiprintf_r>
 8007ce6:	b002      	add	sp, #8
 8007ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cec:	b003      	add	sp, #12
 8007cee:	4770      	bx	lr
 8007cf0:	20000044 	.word	0x20000044

08007cf4 <__swhatbuf_r>:
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	460c      	mov	r4, r1
 8007cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cfc:	2900      	cmp	r1, #0
 8007cfe:	b096      	sub	sp, #88	@ 0x58
 8007d00:	4615      	mov	r5, r2
 8007d02:	461e      	mov	r6, r3
 8007d04:	da0d      	bge.n	8007d22 <__swhatbuf_r+0x2e>
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d0c:	f04f 0100 	mov.w	r1, #0
 8007d10:	bf14      	ite	ne
 8007d12:	2340      	movne	r3, #64	@ 0x40
 8007d14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d18:	2000      	movs	r0, #0
 8007d1a:	6031      	str	r1, [r6, #0]
 8007d1c:	602b      	str	r3, [r5, #0]
 8007d1e:	b016      	add	sp, #88	@ 0x58
 8007d20:	bd70      	pop	{r4, r5, r6, pc}
 8007d22:	466a      	mov	r2, sp
 8007d24:	f000 f862 	bl	8007dec <_fstat_r>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	dbec      	blt.n	8007d06 <__swhatbuf_r+0x12>
 8007d2c:	9901      	ldr	r1, [sp, #4]
 8007d2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d36:	4259      	negs	r1, r3
 8007d38:	4159      	adcs	r1, r3
 8007d3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d3e:	e7eb      	b.n	8007d18 <__swhatbuf_r+0x24>

08007d40 <__smakebuf_r>:
 8007d40:	898b      	ldrh	r3, [r1, #12]
 8007d42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d44:	079d      	lsls	r5, r3, #30
 8007d46:	4606      	mov	r6, r0
 8007d48:	460c      	mov	r4, r1
 8007d4a:	d507      	bpl.n	8007d5c <__smakebuf_r+0x1c>
 8007d4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d50:	6023      	str	r3, [r4, #0]
 8007d52:	6123      	str	r3, [r4, #16]
 8007d54:	2301      	movs	r3, #1
 8007d56:	6163      	str	r3, [r4, #20]
 8007d58:	b003      	add	sp, #12
 8007d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d5c:	ab01      	add	r3, sp, #4
 8007d5e:	466a      	mov	r2, sp
 8007d60:	f7ff ffc8 	bl	8007cf4 <__swhatbuf_r>
 8007d64:	9f00      	ldr	r7, [sp, #0]
 8007d66:	4605      	mov	r5, r0
 8007d68:	4639      	mov	r1, r7
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7fe fe70 	bl	8006a50 <_malloc_r>
 8007d70:	b948      	cbnz	r0, 8007d86 <__smakebuf_r+0x46>
 8007d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d76:	059a      	lsls	r2, r3, #22
 8007d78:	d4ee      	bmi.n	8007d58 <__smakebuf_r+0x18>
 8007d7a:	f023 0303 	bic.w	r3, r3, #3
 8007d7e:	f043 0302 	orr.w	r3, r3, #2
 8007d82:	81a3      	strh	r3, [r4, #12]
 8007d84:	e7e2      	b.n	8007d4c <__smakebuf_r+0xc>
 8007d86:	89a3      	ldrh	r3, [r4, #12]
 8007d88:	6020      	str	r0, [r4, #0]
 8007d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d8e:	81a3      	strh	r3, [r4, #12]
 8007d90:	9b01      	ldr	r3, [sp, #4]
 8007d92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d96:	b15b      	cbz	r3, 8007db0 <__smakebuf_r+0x70>
 8007d98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	f000 f837 	bl	8007e10 <_isatty_r>
 8007da2:	b128      	cbz	r0, 8007db0 <__smakebuf_r+0x70>
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f023 0303 	bic.w	r3, r3, #3
 8007daa:	f043 0301 	orr.w	r3, r3, #1
 8007dae:	81a3      	strh	r3, [r4, #12]
 8007db0:	89a3      	ldrh	r3, [r4, #12]
 8007db2:	431d      	orrs	r5, r3
 8007db4:	81a5      	strh	r5, [r4, #12]
 8007db6:	e7cf      	b.n	8007d58 <__smakebuf_r+0x18>

08007db8 <memmove>:
 8007db8:	4288      	cmp	r0, r1
 8007dba:	b510      	push	{r4, lr}
 8007dbc:	eb01 0402 	add.w	r4, r1, r2
 8007dc0:	d902      	bls.n	8007dc8 <memmove+0x10>
 8007dc2:	4284      	cmp	r4, r0
 8007dc4:	4623      	mov	r3, r4
 8007dc6:	d807      	bhi.n	8007dd8 <memmove+0x20>
 8007dc8:	1e43      	subs	r3, r0, #1
 8007dca:	42a1      	cmp	r1, r4
 8007dcc:	d008      	beq.n	8007de0 <memmove+0x28>
 8007dce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007dd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007dd6:	e7f8      	b.n	8007dca <memmove+0x12>
 8007dd8:	4402      	add	r2, r0
 8007dda:	4601      	mov	r1, r0
 8007ddc:	428a      	cmp	r2, r1
 8007dde:	d100      	bne.n	8007de2 <memmove+0x2a>
 8007de0:	bd10      	pop	{r4, pc}
 8007de2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007de6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007dea:	e7f7      	b.n	8007ddc <memmove+0x24>

08007dec <_fstat_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4d07      	ldr	r5, [pc, #28]	@ (8007e0c <_fstat_r+0x20>)
 8007df0:	2300      	movs	r3, #0
 8007df2:	4604      	mov	r4, r0
 8007df4:	4608      	mov	r0, r1
 8007df6:	4611      	mov	r1, r2
 8007df8:	602b      	str	r3, [r5, #0]
 8007dfa:	f7fa fe7b 	bl	8002af4 <_fstat>
 8007dfe:	1c43      	adds	r3, r0, #1
 8007e00:	d102      	bne.n	8007e08 <_fstat_r+0x1c>
 8007e02:	682b      	ldr	r3, [r5, #0]
 8007e04:	b103      	cbz	r3, 8007e08 <_fstat_r+0x1c>
 8007e06:	6023      	str	r3, [r4, #0]
 8007e08:	bd38      	pop	{r3, r4, r5, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000e98 	.word	0x20000e98

08007e10 <_isatty_r>:
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4d06      	ldr	r5, [pc, #24]	@ (8007e2c <_isatty_r+0x1c>)
 8007e14:	2300      	movs	r3, #0
 8007e16:	4604      	mov	r4, r0
 8007e18:	4608      	mov	r0, r1
 8007e1a:	602b      	str	r3, [r5, #0]
 8007e1c:	f7fa fe70 	bl	8002b00 <_isatty>
 8007e20:	1c43      	adds	r3, r0, #1
 8007e22:	d102      	bne.n	8007e2a <_isatty_r+0x1a>
 8007e24:	682b      	ldr	r3, [r5, #0]
 8007e26:	b103      	cbz	r3, 8007e2a <_isatty_r+0x1a>
 8007e28:	6023      	str	r3, [r4, #0]
 8007e2a:	bd38      	pop	{r3, r4, r5, pc}
 8007e2c:	20000e98 	.word	0x20000e98

08007e30 <memcpy>:
 8007e30:	440a      	add	r2, r1
 8007e32:	4291      	cmp	r1, r2
 8007e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e38:	d100      	bne.n	8007e3c <memcpy+0xc>
 8007e3a:	4770      	bx	lr
 8007e3c:	b510      	push	{r4, lr}
 8007e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e46:	4291      	cmp	r1, r2
 8007e48:	d1f9      	bne.n	8007e3e <memcpy+0xe>
 8007e4a:	bd10      	pop	{r4, pc}

08007e4c <abort>:
 8007e4c:	b508      	push	{r3, lr}
 8007e4e:	2006      	movs	r0, #6
 8007e50:	f000 f85a 	bl	8007f08 <raise>
 8007e54:	2001      	movs	r0, #1
 8007e56:	f7fa fe35 	bl	8002ac4 <_exit>

08007e5a <_realloc_r>:
 8007e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e5e:	4680      	mov	r8, r0
 8007e60:	4615      	mov	r5, r2
 8007e62:	460c      	mov	r4, r1
 8007e64:	b921      	cbnz	r1, 8007e70 <_realloc_r+0x16>
 8007e66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	f7fe bdf0 	b.w	8006a50 <_malloc_r>
 8007e70:	b92a      	cbnz	r2, 8007e7e <_realloc_r+0x24>
 8007e72:	f7ff fa0f 	bl	8007294 <_free_r>
 8007e76:	2400      	movs	r4, #0
 8007e78:	4620      	mov	r0, r4
 8007e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e7e:	f000 f85f 	bl	8007f40 <_malloc_usable_size_r>
 8007e82:	4285      	cmp	r5, r0
 8007e84:	4606      	mov	r6, r0
 8007e86:	d802      	bhi.n	8007e8e <_realloc_r+0x34>
 8007e88:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e8c:	d8f4      	bhi.n	8007e78 <_realloc_r+0x1e>
 8007e8e:	4629      	mov	r1, r5
 8007e90:	4640      	mov	r0, r8
 8007e92:	f7fe fddd 	bl	8006a50 <_malloc_r>
 8007e96:	4607      	mov	r7, r0
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d0ec      	beq.n	8007e76 <_realloc_r+0x1c>
 8007e9c:	42b5      	cmp	r5, r6
 8007e9e:	462a      	mov	r2, r5
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	bf28      	it	cs
 8007ea4:	4632      	movcs	r2, r6
 8007ea6:	f7ff ffc3 	bl	8007e30 <memcpy>
 8007eaa:	4621      	mov	r1, r4
 8007eac:	4640      	mov	r0, r8
 8007eae:	f7ff f9f1 	bl	8007294 <_free_r>
 8007eb2:	463c      	mov	r4, r7
 8007eb4:	e7e0      	b.n	8007e78 <_realloc_r+0x1e>

08007eb6 <_raise_r>:
 8007eb6:	291f      	cmp	r1, #31
 8007eb8:	b538      	push	{r3, r4, r5, lr}
 8007eba:	4605      	mov	r5, r0
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	d904      	bls.n	8007eca <_raise_r+0x14>
 8007ec0:	2316      	movs	r3, #22
 8007ec2:	6003      	str	r3, [r0, #0]
 8007ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec8:	bd38      	pop	{r3, r4, r5, pc}
 8007eca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ecc:	b112      	cbz	r2, 8007ed4 <_raise_r+0x1e>
 8007ece:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ed2:	b94b      	cbnz	r3, 8007ee8 <_raise_r+0x32>
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	f000 f831 	bl	8007f3c <_getpid_r>
 8007eda:	4622      	mov	r2, r4
 8007edc:	4601      	mov	r1, r0
 8007ede:	4628      	mov	r0, r5
 8007ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ee4:	f000 b818 	b.w	8007f18 <_kill_r>
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d00a      	beq.n	8007f02 <_raise_r+0x4c>
 8007eec:	1c59      	adds	r1, r3, #1
 8007eee:	d103      	bne.n	8007ef8 <_raise_r+0x42>
 8007ef0:	2316      	movs	r3, #22
 8007ef2:	6003      	str	r3, [r0, #0]
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	e7e7      	b.n	8007ec8 <_raise_r+0x12>
 8007ef8:	2100      	movs	r1, #0
 8007efa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007efe:	4620      	mov	r0, r4
 8007f00:	4798      	blx	r3
 8007f02:	2000      	movs	r0, #0
 8007f04:	e7e0      	b.n	8007ec8 <_raise_r+0x12>
	...

08007f08 <raise>:
 8007f08:	4b02      	ldr	r3, [pc, #8]	@ (8007f14 <raise+0xc>)
 8007f0a:	4601      	mov	r1, r0
 8007f0c:	6818      	ldr	r0, [r3, #0]
 8007f0e:	f7ff bfd2 	b.w	8007eb6 <_raise_r>
 8007f12:	bf00      	nop
 8007f14:	20000044 	.word	0x20000044

08007f18 <_kill_r>:
 8007f18:	b538      	push	{r3, r4, r5, lr}
 8007f1a:	4d07      	ldr	r5, [pc, #28]	@ (8007f38 <_kill_r+0x20>)
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	4604      	mov	r4, r0
 8007f20:	4608      	mov	r0, r1
 8007f22:	4611      	mov	r1, r2
 8007f24:	602b      	str	r3, [r5, #0]
 8007f26:	f7fa fdc5 	bl	8002ab4 <_kill>
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	d102      	bne.n	8007f34 <_kill_r+0x1c>
 8007f2e:	682b      	ldr	r3, [r5, #0]
 8007f30:	b103      	cbz	r3, 8007f34 <_kill_r+0x1c>
 8007f32:	6023      	str	r3, [r4, #0]
 8007f34:	bd38      	pop	{r3, r4, r5, pc}
 8007f36:	bf00      	nop
 8007f38:	20000e98 	.word	0x20000e98

08007f3c <_getpid_r>:
 8007f3c:	f7fa bdb8 	b.w	8002ab0 <_getpid>

08007f40 <_malloc_usable_size_r>:
 8007f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f44:	1f18      	subs	r0, r3, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfbc      	itt	lt
 8007f4a:	580b      	ldrlt	r3, [r1, r0]
 8007f4c:	18c0      	addlt	r0, r0, r3
 8007f4e:	4770      	bx	lr

08007f50 <_init>:
 8007f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f52:	bf00      	nop
 8007f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f56:	bc08      	pop	{r3}
 8007f58:	469e      	mov	lr, r3
 8007f5a:	4770      	bx	lr

08007f5c <_fini>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	bf00      	nop
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr
