
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_032.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2876827 heartbeat IPC: 3.47605 cumulative IPC: 3.47605 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5751212 heartbeat IPC: 3.47901 cumulative IPC: 3.47753 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8624074 heartbeat IPC: 3.48085 cumulative IPC: 3.47863 (Simulation time: 0 hr 6 min 57 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11498645 heartbeat IPC: 3.47878 cumulative IPC: 3.47867 (Simulation time: 0 hr 9 min 13 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14372630 heartbeat IPC: 3.47949 cumulative IPC: 3.47883 (Simulation time: 0 hr 11 min 22 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 14372630 (Simulation time: 0 hr 11 min 22 sec) 

% increase in all ip prefetch 401.923
% increase in all ip prefetch 1.00754
Heartbeat CPU 0 instructions: 60000000 cycles: 30104529 heartbeat IPC: 0.635651 cumulative IPC: 0.635651 (Simulation time: 0 hr 13 min 53 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45808083 heartbeat IPC: 0.636799 cumulative IPC: 0.636224 (Simulation time: 0 hr 16 min 22 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 61486467 heartbeat IPC: 0.637821 cumulative IPC: 0.636756 (Simulation time: 0 hr 18 min 50 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 77069362 heartbeat IPC: 0.641729 cumulative IPC: 0.637992 (Simulation time: 0 hr 21 min 18 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 92669197 heartbeat IPC: 0.641032 cumulative IPC: 0.638598 (Simulation time: 0 hr 24 min 35 sec) 
Finished CPU 0 instructions: 50000003 cycles: 78296581 cumulative IPC: 0.638597 (Simulation time: 0 hr 24 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.638597 instructions: 50000003 cycles: 78296581

CPU 0 Average Load ROB stall cycles: 1.87159e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.9194
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.78065e+08
Issued all: 27835779
Issued LT all: 22026943
rob_not_full_when_issued_lt_all: 21988017
Issued LT one: 17052118
rob_not_full_when_issued_lt_one: 17021900
critical_ip_candidate_identification_operations: 6853376
critical_ip_candidate_identification_operation_per_cycle: 0.087531
 Total stall cycles: 66049848
 Total load stall cycles: 183661343830971
Unique Load IPs: 8589
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 8157
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.89243
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 3426688
Total Freq all stalling IPs: 3426688
Critical_IP_Detector_Accuracy_70: -nan
Critical_IP_Detector_Accuracy_80: -nan
Critical_IP_Detector_Accuracy_90: -nan
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 3084236
stat_90_percent_non_critical_ip_stalls_freq: 342452
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 42.4174
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 33.8178
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2456452
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 739898
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 176876
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 36607
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 8627
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 4364
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 3864
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0002 num IPs:  524
percent55: 55.018 num IPs: 719
percent60: 60.0117 num IPs: 915
percent65: 65.0248 num IPs: 1112
percent70: 70.0118 num IPs: 1308
percent75: 75.0175 num IPs: 1505
percent80: 80.0219 num IPs: 1704
percent85: 85.007 num IPs: 1907
percent90: 90.006 num IPs: 2124
Critical_ROB_Stalls_Percent_0_Bucket_0: 1061532
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1394920
Critical_ROB_Stalls_Percent_0_Bucket_1: 465354
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 274544
Critical_ROB_Stalls_Percent_0_Bucket_2: 138053
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 38823
Critical_ROB_Stalls_Percent_0_Bucket_3: 33299
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 3308
Critical_ROB_Stalls_Percent_0_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 619
Critical_ROB_Stalls_Percent_0_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 498
Critical_ROB_Stalls_Percent_0_Bucket_6: 3236
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 628
Critical_ROB_Stalls_Percent_1_Bucket_0: 1184759
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1271693
Critical_ROB_Stalls_Percent_1_Bucket_1: 504365
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 235533
Critical_ROB_Stalls_Percent_1_Bucket_2: 147254
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 29622
Critical_ROB_Stalls_Percent_1_Bucket_3: 33801
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 2806
Critical_ROB_Stalls_Percent_1_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 619
Critical_ROB_Stalls_Percent_1_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 498
Critical_ROB_Stalls_Percent_1_Bucket_6: 3236
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 628
Critical_ROB_Stalls_Percent_2_Bucket_0: 1299305
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1157147
Critical_ROB_Stalls_Percent_2_Bucket_1: 554179
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 185719
Critical_ROB_Stalls_Percent_2_Bucket_2: 153836
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 23040
Critical_ROB_Stalls_Percent_2_Bucket_3: 33965
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 2642
Critical_ROB_Stalls_Percent_2_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 619
Critical_ROB_Stalls_Percent_2_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 498
Critical_ROB_Stalls_Percent_2_Bucket_6: 3236
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 628
Critical_ROB_Stalls_Percent_3_Bucket_0: 1440591
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1015861
Critical_ROB_Stalls_Percent_3_Bucket_1: 582421
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 157477
Critical_ROB_Stalls_Percent_3_Bucket_2: 156089
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 20787
Critical_ROB_Stalls_Percent_3_Bucket_3: 33966
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 2641
Critical_ROB_Stalls_Percent_3_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 619
Critical_ROB_Stalls_Percent_3_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 498
Critical_ROB_Stalls_Percent_3_Bucket_6: 3238
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 626
Critical_ROB_Stalls_Percent_4_Bucket_0: 1577211
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 879241
Critical_ROB_Stalls_Percent_4_Bucket_1: 614194
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 125704
Critical_ROB_Stalls_Percent_4_Bucket_2: 158607
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 18269
Critical_ROB_Stalls_Percent_4_Bucket_3: 33967
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 2640
Critical_ROB_Stalls_Percent_4_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 619
Critical_ROB_Stalls_Percent_4_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 498
Critical_ROB_Stalls_Percent_4_Bucket_6: 3238
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 626
Critical_ROB_Stalls_Percent_5_Bucket_0: 1727010
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 729442
Critical_ROB_Stalls_Percent_5_Bucket_1: 633772
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 106126
Critical_ROB_Stalls_Percent_5_Bucket_2: 160764
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 16112
Critical_ROB_Stalls_Percent_5_Bucket_3: 33967
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 2640
Critical_ROB_Stalls_Percent_5_Bucket_4: 8008
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 619
Critical_ROB_Stalls_Percent_5_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 498
Critical_ROB_Stalls_Percent_5_Bucket_6: 3238
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 626
Critical_ROB_Stalls_Percent_6_Bucket_0: 1878063
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 578389
Critical_ROB_Stalls_Percent_6_Bucket_1: 650972
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 88926
Critical_ROB_Stalls_Percent_6_Bucket_2: 163267
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 13609
Critical_ROB_Stalls_Percent_6_Bucket_3: 34604
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 2003
Critical_ROB_Stalls_Percent_6_Bucket_4: 8100
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 527
Critical_ROB_Stalls_Percent_6_Bucket_5: 3866
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 498
Critical_ROB_Stalls_Percent_6_Bucket_6: 3238
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 626
Critical_ROB_Stalls_Percent_7_Bucket_0: 2025894
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 430558
Critical_ROB_Stalls_Percent_7_Bucket_1: 671314
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 68584
Critical_ROB_Stalls_Percent_7_Bucket_2: 165657
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 11219
Critical_ROB_Stalls_Percent_7_Bucket_3: 34854
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 1753
Critical_ROB_Stalls_Percent_7_Bucket_4: 8104
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 523
Critical_ROB_Stalls_Percent_7_Bucket_5: 3867
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 497
Critical_ROB_Stalls_Percent_7_Bucket_6: 3246
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 618
Critical_ROB_Stalls_Percent_8_Bucket_0: 2181472
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 274980
Critical_ROB_Stalls_Percent_8_Bucket_1: 685609
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 54289
Critical_ROB_Stalls_Percent_8_Bucket_2: 167039
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 9837
Critical_ROB_Stalls_Percent_8_Bucket_3: 34873
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 1734
Critical_ROB_Stalls_Percent_8_Bucket_4: 8117
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 510
Critical_ROB_Stalls_Percent_8_Bucket_5: 3880
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 484
Critical_ROB_Stalls_Percent_8_Bucket_6: 3246
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 618
Average ROB occupancy Load Stall Begin: 33.3292
Average ROB occupancy Load Stall End: 41.558
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 2730898
 ROB Load Stall End Bucket Count 0: 2456452
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 532056
 ROB Load Stall End Bucket Count 1: 739898
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 120978
 ROB Load Stall End Bucket Count 2: 176876
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 28404
 ROB Load Stall End Bucket Count 3: 36607
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 7400
 ROB Load Stall End Bucket Count 4: 8627
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 4123
 ROB Load Stall End Bucket Count 5: 4364
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 2829
 ROB Load Stall End Bucket Count 6: 3864
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 2506770
PIST Read Accesses: 1253385
PIST Tag Write Accesses: 2506770
PIST Write Accesses: 1253385
Criticality detector called times: 3426688
Max global_stall_cycles_count: 1966109
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 128
CIC Tag Read Accesses: 85557432
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10439220  HIT:    9668360  MISS:     770860  HIT %:    92.6157  MISS %:    7.38427   MPKI: 15.4172
ITLB LOAD TRANSLATION ACCESS:    8193284  HIT:    8143827  MISS:      49457  HIT %:    99.3964  MISS %:   0.603629   MPKI: 0.98914
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2245936  HIT:    1524533  MISS:     721403  HIT %:    67.8796  MISS %:    32.1204   MPKI: 14.4281
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     602280  USELESS:     119124
ITLB USEFUL LOAD PREFETCHES:     602280 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     602280 LATE PREFETCHES: 3 DROPPED PREFETCHES: 6981
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 93.4188 cycles
ITLB RQ	ACCESS:   16064445	FORWARD:          0	MERGED:    5574820	TO_CACHE:   10489625

DTLB TOTAL     ACCESS:   11647204  HIT:   11136596  MISS:     510608  HIT %:     95.616  MISS %:    4.38395   MPKI: 10.2122
DTLB LOAD TRANSLATION ACCESS:   11647204  HIT:   11136596  MISS:     510608  HIT %:     95.616  MISS %:    4.38395   MPKI: 10.2122
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.05274 cycles
DTLB RQ	ACCESS:   15256404	FORWARD:          0	MERGED:    3587493	TO_CACHE:   11668911

STLB TOTAL     ACCESS:    1288545  HIT:    1288241  MISS:        304  HIT %:    99.9764  MISS %:  0.0235925   MPKI: 0.00608
STLB LOAD TRANSLATION ACCESS:     560062  HIT:     559758  MISS:        304  HIT %:    99.9457  MISS %:  0.0542797   MPKI: 0.00608
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     728483  HIT:     728483  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 6981
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 29.0066 cycles
STLB RQ	ACCESS:    1299229	FORWARD:          0	MERGED:       3703	TO_CACHE:    1295526

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14770499  HIT:   13630241  MISS:    1140258  HIT %:    92.2802  MISS %:    7.71983   MPKI: 22.8052
L1D LOAD      ACCESS:    8066110  HIT:    7230270  MISS:     835840  HIT %:    89.6376  MISS %:    10.3624   MPKI: 16.7168
L1D RFO       ACCESS:    6694230  HIT:    6394712  MISS:     299518  HIT %:    95.5257  MISS %:    4.47427   MPKI: 5.99036
L1D PREFETCH  ACCESS:      10159  HIT:       5259  MISS:       4900  HIT %:    51.7669  MISS %:    48.2331   MPKI: 0.098
L1Dprefetch_cycle_count: 7447 prefetches_per_prefetch_cycle: 2.89633
L1D PREFETCH  REQUESTED:      21582  ISSUED:      21569  USEFUL:        954  USELESS:       3946
L1D USEFUL LOAD PREFETCHES:        954 PREFETCH ISSUED TO LOWER LEVEL:       5114  ACCURACY: 18.6547
L1D TIMELY PREFETCHES:        954 LATE PREFETCHES: 214 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 5114 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 3163.96 cycles
L1D RQ	ACCESS:   11476529	FORWARD:          0	MERGED:    3220163	TO_CACHE:    8095405
L1D WQ	ACCESS:    7236333	FORWARD:     160970	MERGED:      75334	TO_CACHE:    7160999
L1D PQ	ACCESS:      10789	FORWARD:          0	MERGED:          0	TO_CACHE:      10780

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 13580
L1D ROI Sum of L1D PQ occupancy: 140423
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15994658  HIT:   11632152  MISS:    4362506  HIT %:    72.7252  MISS %:    27.2748   MPKI: 87.2501
L1I LOAD      ACCESS:    9751384  HIT:    9723689  MISS:      27695  HIT %:     99.716  MISS %:   0.284011   MPKI: 0.5539
L1I PREFETCH  ACCESS:    6243274  HIT:    1908463  MISS:    4334811  HIT %:    30.5683  MISS %:    69.4317   MPKI: 86.6962
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    6440843  ISSUED:    6436757  USEFUL:    3252125  USELESS:    1082692
L1I USEFUL LOAD PREFETCHES:    3252125 PREFETCH ISSUED TO LOWER LEVEL:    4346763  ACCURACY: 74.8172
L1I TIMELY PREFETCHES:    3252125 LATE PREFETCHES: 11949 DROPPED PREFETCHES: 16582
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4346763 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 147527 cycles
L1I RQ	ACCESS:   13689137	FORWARD:          0	MERGED:    3932795	TO_CACHE:    9756342
L1I PQ	ACCESS:    6436757	FORWARD:          0	MERGED:     128654	TO_CACHE:    6308103

BTB TOTAL     ACCESS:    5868586  HIT:    3860324  MISS:    2008262  HIT %:    65.7795  MISS %:    34.2205   MPKI: 40.1652
BTB BRANCH_DIRECT_JUMP	ACCESS:     508368  HIT:     346588  MISS:     161780
BTB BRANCH_INDIRECT	ACCESS:     180051  HIT:     143281  MISS:      36770
BTB BRANCH_CONDITIONAL	ACCESS:    2594502  HIT:    2045018  MISS:     549484
BTB BRANCH_DIRECT_CALL	ACCESS:    1086730  HIT:     694535  MISS:     392195
BTB BRANCH_INDIRECT_CALL	ACCESS:     206109  HIT:     130934  MISS:      75175
BTB BRANCH_RETURN	ACCESS:    1292826  HIT:     499968  MISS:     792858
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    6099069  HIT:    5827731  MISS:     271338  HIT %:    95.5512  MISS %:    4.44884   MPKI: 5.42676
L2C LOAD      ACCESS:     851324  HIT:     777391  MISS:      73933  HIT %:    91.3155  MISS %:    8.68447   MPKI: 1.47866
L2C DATA LOAD MPKI: 1.47424
L2C INSTRUCTION LOAD MPKI: 0.00442
L2C RFO       ACCESS:     299518  HIT:     294662  MISS:       4856  HIT %:    98.3787  MISS %:    1.62127   MPKI: 0.09712
L2C PREFETCH  ACCESS:    4351874  HIT:    4164860  MISS:     187014  HIT %:    95.7027  MISS %:    4.29732   MPKI: 3.74028
L2C DATA PREFETCH MPKI: 0.03312
L2C INSTRUCTION PREFETCH MPKI: 3.70716
L2C WRITEBACK ACCESS:     589068  HIT:     583589  MISS:       5479  HIT %:    99.0699  MISS %:   0.930113   MPKI: 0.10958
L2C LOAD TRANSLATION ACCESS:        304  HIT:        248  MISS:         56  HIT %:    81.5789  MISS %:    18.4211   MPKI: 0.00112
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2Cprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        205  USELESS:     186619
L2C USEFUL LOAD PREFETCHES:        205 PREFETCH ISSUED TO LOWER LEVEL:     187014  ACCURACY: 0.109617
L2C TIMELY PREFETCHES:        205 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 31.2168 cycles
L2C RQ	ACCESS:    1158175	FORWARD:          0	MERGED:          0	TO_CACHE:    1158127
L2C WQ	ACCESS:     589068	FORWARD:         48	MERGED:          0	TO_CACHE:     589068
L2C PQ	ACCESS:    4351877	FORWARD:          0	MERGED:          0	TO_CACHE:    4351877

L2C Instructions Evicting Data 46602
L2C Translations Evicting Data 55
L2C Data Evicting Data 38120
L2C Instructions Evicting Instructions 138976
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 42041
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 63
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     275724  HIT:     272027  MISS:       3697  HIT %:    98.6592  MISS %:    1.34083   MPKI: 0.07394
LLC LOAD      ACCESS:      73933  HIT:      70923  MISS:       3010  HIT %:    95.9287  MISS %:    4.07125   MPKI: 0.0602
LLC RFO       ACCESS:       4856  HIT:       4855  MISS:          1  HIT %:    99.9794  MISS %:  0.0205931   MPKI: 2e-05
LLC PREFETCH  ACCESS:     187014  HIT:     186336  MISS:        678  HIT %:    99.6375  MISS %:    0.36254   MPKI: 0.01356
LLC WRITEBACK ACCESS:       9865  HIT:       9861  MISS:          4  HIT %:    99.9595  MISS %:  0.0405474   MPKI: 8e-05
LLC LOAD TRANSLATION ACCESS:         56  HIT:         52  MISS:          4  HIT %:    92.8571  MISS %:    7.14286   MPKI: 8e-05
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        114  USELESS:         20
LLC USEFUL LOAD PREFETCHES:        114 PREFETCH ISSUED TO LOWER LEVEL:        678  ACCURACY: 16.8142
LLC TIMELY PREFETCHES:        114 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 133.747 cycles
LLC RQ	ACCESS:      78845	FORWARD:          0	MERGED:          0	TO_CACHE:      78845
LLC WQ	ACCESS:       9865	FORWARD:          0	MERGED:          0	TO_CACHE:       9865
LLC PQ	ACCESS:     187014	FORWARD:          0	MERGED:          0	TO_CACHE:     187014

LLC Dense regions hint to LLC: 0

RAW hits: 1158900
Loads Generated: 12635430
Loads sent to L1D: 11476529
Stores Generated: 7236320
Stores sent to L1D: 7236333
Major fault: 0 Minor fault: 1263
Allocated PAGES: 1263
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats

total_pref_operate_instances_l1: 325102
dynamic_config_counter_instances_1: 162994
dynamic_config_counter_instances_2: 3964
dynamic_config_counter_instances_3: 5103
dynamic_config_counter_instances_4: 2758
dynamic_config_counter_instances_5: 150283
stream: 
stream:times selected: 16021
stream:pref_filled: 3755
stream:pref_useful: 624
stream:pref_late: 100
stream:misses: 58
stream:misses_by_poll: 0

CS: 
CS:times selected: 1925
CS:pref_filled: 618
CS:pref_useful: 242
CS:pref_late: 66
CS:misses: 167
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 13352
CPLX:pref_filled: 1423
CPLX:pref_useful: 206
CPLX:pref_late: 24
CPLX:misses: 879
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 2211
NL:pref_filled: 586
NL:pref_useful: 116
NL:pref_late: 16
NL:misses: 263
NL:misses_by_poll: 0

total selections: 33509
total_filled: 4900
total_useful: 954
total_late: 245
total_polluted: 0
total_misses_after_warmup: 34636
conflicts: 142435
Degree Incremented Times: 0
Degree Decremented Times: 2717

L1 IP Table Write Accesses: 175019
L1 IP Table Read Accesses: 32584
L1 RST Write Accesses: 14326
L1 RST Read Accesses: 28652
L1 CSPT Write Accesses: 14326
L1 CSPT Read Accesses: 28946
L1 RR Filter Tag Write Accesses: 10802
L1 RR Filter Tag Read Accesses: 807608
L1 IP Table Tag Write Accesses: 325102
L1 IP Table Tag Read Accesses: 325102
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 129788
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 30077
test: 2198

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1366  ROW_BUFFER_MISS:       2327
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 77934782
0banks busy for write cycles: 3
1banks busy for read cycles: 320403
1banks busy for write cycles: 450
2banks busy for read cycles: 31105
2banks busy for write cycles: 0
3banks busy for read cycles: 6908
3banks busy for write cycles: 0
4banks busy for read cycles: 1622
4banks busy for write cycles: 0
5banks busy for read cycles: 634
5banks busy for write cycles: 0
6banks busy for read cycles: 369
6banks busy for write cycles: 0
7banks busy for read cycles: 306
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 89.1916
Branch types
NOT_BRANCH: 40725940 81.4519%
BRANCH_DIRECT_JUMP: 508368 1.01674%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999625 11.9992%
BRANCH_DIRECT_CALL: 1086730 2.17346%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292826 2.58565%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 1263
