$date
	Sun Feb 02 22:25:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Data_Memory_tb $end
$var wire 32 ! Read_data [31:0] $end
$var wire 1 " busywait $end
$var reg 32 # Address [31:0] $end
$var reg 1 $ Clock $end
$var reg 3 % Func3 [2:0] $end
$var reg 1 & Read $end
$var reg 1 ' Reset $end
$var reg 1 ( Write $end
$var reg 32 ) Write_data [31:0] $end
$scope module uut $end
$var wire 32 * Address [31:0] $end
$var wire 1 + Clock $end
$var wire 3 , Func3 [2:0] $end
$var wire 1 - Read $end
$var wire 1 . Reset $end
$var wire 1 / Write $end
$var wire 32 0 Write_data [31:0] $end
$var reg 32 1 Read_data [31:0] $end
$var reg 1 2 busywait $end
$var integer 32 3 i [31:0] $end
$var reg 1 4 read_access $end
$var reg 1 5 write_access $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
b10000000000 3
02
bx 1
b0 0
0/
1.
0-
b0 ,
0+
b0 *
b0 )
0(
1'
0&
b0 %
0$
b0 #
0"
bx !
$end
#50
1$
1+
#100
15
12
1"
0$
0+
1(
1/
b10 %
b10 ,
b10010001101000101011001111000 )
b10010001101000101011001111000 0
b100 #
b100 *
0'
0.
#150
05
02
0"
1$
1+
#200
b10010001101000101011001111000 1
b10010001101000101011001111000 !
04
02
0"
0$
0+
1&
1-
0(
0/
#250
1$
1+
#300
15
12
1"
0$
0+
1(
1/
b0 %
b0 ,
b10101010 )
b10101010 0
b101 #
b101 *
0&
0-
#350
05
02
0"
1$
1+
#400
b11111111111111111111111110101010 1
b11111111111111111111111110101010 !
04
02
0"
0$
0+
1&
1-
0(
0/
#450
1$
1+
#500
15
12
1"
0$
0+
1(
1/
b1 %
b1 ,
b1011101110111011 )
b1011101110111011 0
b110 #
b110 *
0&
0-
#550
05
02
0"
1$
1+
#600
b11111111111111111011101110111011 1
b11111111111111111011101110111011 !
04
02
0"
0$
0+
1&
1-
0(
0/
#650
1$
1+
#700
15
12
1"
0$
0+
1(
1/
b10 %
b10 ,
b11011110101011011011111011101111 )
b11011110101011011011111011101111 0
b10000 #
b10000 *
0&
0-
#750
05
02
0"
1$
1+
#800
b11011110101011011011111011101111 1
b11011110101011011011111011101111 !
04
02
0"
0$
0+
1&
1-
0(
0/
#850
1$
1+
#900
0$
0+
0&
0-
#950
1$
1+
#1000
0$
0+
#1050
1$
1+
#1100
0$
0+
#1150
1$
1+
#1200
0$
0+
#1250
1$
1+
#1300
0$
0+
#1350
1$
1+
#1400
0$
0+
