
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000666                       # Number of seconds simulated
sim_ticks                                   665606000                       # Number of ticks simulated
final_tick                               2255105816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41821670                       # Simulator instruction rate (inst/s)
host_op_rate                                 41821540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              284092833                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.34                       # Real time elapsed on the host
sim_insts                                    97984118                       # Number of instructions simulated
sim_ops                                      97984118                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    167979255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344131513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512110768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    167979255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167979255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233170975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233170975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233170975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    167979255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344131513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            745281743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2425                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 339840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               85                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     665218000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.813230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.608506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.880733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          933     45.38%     45.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          524     25.49%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          195      9.48%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           85      4.13%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      3.84%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.19%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      1.36%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.97%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          147      7.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2056                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.462069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.029499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.959462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5      3.45%      3.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            45     31.03%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            33     22.76%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            18     12.41%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            13      8.97%     78.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            10      6.90%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      2.76%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      4.14%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      2.07%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      1.38%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      2.07%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.531034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              112     77.24%     77.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.69%     77.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     15.86%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.83%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.69%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74241000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173803500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13981.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32731.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       510.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85823.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7680960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4191000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19710600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9532080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            366443595                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             75813000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              526598835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            795.356886                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    125150750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     516122250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7862400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4290000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21684000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6000480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            400407615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             46020000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529492095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.726767                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     75181250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     565930750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600688000     90.31%     90.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1503000      0.23%     90.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62920000      9.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            665111000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          432650500     65.05%     65.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            232453500     34.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18290                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199729                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.920120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    26.380407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   485.619593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.051524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.948476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181730                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133256                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59009                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2248                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2248                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192265                       # number of overall hits
system.cpu.dcache.overall_hits::total          192265                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26347                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67228                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93575                       # number of overall misses
system.cpu.dcache.overall_misses::total         93575                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    699960494                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    699960494                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1804011255                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1804011255                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6868000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6868000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2503971749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2503971749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2503971749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2503971749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285840                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165078                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532554                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327368                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26566.990321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26566.990321                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26834.224653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26834.224653                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17431.472081                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17431.472081                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26758.982089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26758.982089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26758.982089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26758.982089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74721                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.271995                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13036                       # number of writebacks
system.cpu.dcache.writebacks::total             13036                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17375                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17375                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58130                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75505                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18070                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18070                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    223575506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    223575506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    248031557                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    248031557                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3952750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3952750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    471607063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471607063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    471607063                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471607063                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063217                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24919.249443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24919.249443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27262.206749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27262.206749                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17805.180180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17805.180180                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26098.896680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26098.896680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26098.896680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26098.896680                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10398                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.872170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10398                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.971918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.791271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.080899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334387                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150048                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150048                       # number of overall hits
system.cpu.icache.overall_hits::total          150048                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11946                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11946                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11946                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11946                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11946                       # number of overall misses
system.cpu.icache.overall_misses::total         11946                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    302727965                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302727965                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    302727965                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302727965                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    302727965                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302727965                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161994                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161994                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073743                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073743                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073743                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073743                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073743                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25341.366566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25341.366566                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25341.366566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25341.366566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25341.366566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25341.366566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                71                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.225352                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1547                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1547                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1547                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1547                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1547                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1547                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    244080770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    244080770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    244080770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    244080770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    244080770                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    244080770                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064194                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064194                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064194                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064194                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23471.561689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23471.561689                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23471.561689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23471.561689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23471.561689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23471.561689                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5354                       # number of replacements
system.l2.tags.tagsinuse                 16197.254998                       # Cycle average of tags in use
system.l2.tags.total_refs                       24901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5354                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.650915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7952.664697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3025.790947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3292.056244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1182.752535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   743.990576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988602                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          998                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    681985                       # Number of tag accesses
system.l2.tags.data_accesses                   681985                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7563                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16211                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13036                       # number of Writeback hits
system.l2.Writeback_hits::total                 13036                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7148                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14711                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23359                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8648                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14711                       # number of overall hits
system.l2.overall_hits::total                   23359                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1628                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3375                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1952                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5327                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1747                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3580                       # number of overall misses
system.l2.overall_misses::total                  5327                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    142608000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    137447500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       280055500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    161951500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     161951500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    142608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    299399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        442007000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    142608000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    299399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       442007000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19586                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13036                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13036                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28686                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28686                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168062                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.177130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172317                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214505                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168062                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185700                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168062                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185700                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81630.223240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84427.211302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82979.407407                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82966.956967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82966.956967                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81630.223240                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83631.005587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82974.845129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81630.223240                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83631.005587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82974.845129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2425                       # number of writebacks
system.l2.writebacks::total                      2425                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1628                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3375                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1952                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5327                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120728500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    117182000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    237910500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    137780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137780500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120728500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    254962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375691000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120728500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    254962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375691000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168062                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.177130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172317                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214505                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185700                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69106.182026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71979.115479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total        70492                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70584.272541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70584.272541                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69106.182026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71218.575419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70525.811902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69106.182026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71218.575419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70525.811902                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3375                       # Transaction distribution
system.membus.trans_dist::ReadResp               3374                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2425                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1952                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1952                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7753                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19064000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28242000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          230797                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       190400                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11114                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172442                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           82083                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.600353                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14217                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          432                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182028                       # DTB read hits
system.switch_cpus.dtb.read_misses               3106                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60160                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136418                       # DTB write hits
system.switch_cpus.dtb.write_misses              1212                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25295                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318446                       # DTB hits
system.switch_cpus.dtb.data_misses               4318                       # DTB misses
system.switch_cpus.dtb.data_acv                    77                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85455                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58259                       # ITB hits
system.switch_cpus.itb.fetch_misses              1296                       # ITB misses
system.switch_cpus.itb.fetch_acv                   21                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59555                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1331212                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1251172                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              230797                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        96300                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                767585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31948                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          444                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51484                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161996                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.051067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.396348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           956823     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14657      1.23%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28630      2.41%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17927      1.51%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44161      3.71%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10373      0.87%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18694      1.57%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8143      0.68%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            90975      7.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.173374                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939874                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276527                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        713777                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152880                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32554                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14644                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        10989                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1369                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1072500                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4362                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14644                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294401                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          199318                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       341810                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166678                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        173531                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1017936                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           992                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          26278                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11105                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         103720                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       680969                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1305323                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1302103                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2803                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493822                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           187139                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31786                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3598                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218803                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34913                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        22302                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26927                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872672                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1495                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       228997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.733102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.421181                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       835305     70.17%     70.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138752     11.66%     81.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71863      6.04%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58323      4.90%     92.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44026      3.70%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22254      1.87%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13278      1.12%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4473      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2109      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190383                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1275      4.49%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15564     54.86%     59.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11529     40.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516310     59.16%     59.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          755      0.09%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194640     22.30%     81.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139701     16.01%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872672                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655547                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28368                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032507                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2956916                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1181692                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8673                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4470                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4104                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896058                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4522                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7250                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52201                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          984                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18160                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16827                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14644                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          104069                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         58675                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976089                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190562                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146960                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21560                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         57198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          984                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10027                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13823                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859448                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186310                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13223                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19882                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324363                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117203                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138053                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645613                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839000                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831382                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403786                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            543012                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624530                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743604                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224245                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12565                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1151459                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.644296                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.628624                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       881329     76.54%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126165     10.96%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49882      4.33%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19770      1.72%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23166      2.01%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7790      0.68%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7847      0.68%     96.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6135      0.53%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29375      2.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1151459                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741880                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267161                       # Number of memory references committed
system.switch_cpus.commit.loads                138361                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98735                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712656                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433551     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142549     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129146     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741880                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29375                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2070996                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1971586                       # The number of ROB writes
system.switch_cpus.timesIdled                    4964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  140829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727205                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.830587                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.830587                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546273                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546273                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1143224                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573988                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2682                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25402                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19590                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19589                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13036                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9100                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2004872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2670152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41728    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33900500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15933727                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27999244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012938                       # Number of seconds simulated
sim_ticks                                 12937613000                       # Number of ticks simulated
final_tick                               2268640012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               21060208                       # Simulator instruction rate (inst/s)
host_op_rate                                 21060175                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2724807637                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732948                       # Number of bytes of host memory used
host_seconds                                     4.75                       # Real time elapsed on the host
sim_insts                                    99995309                       # Number of instructions simulated
sim_ops                                      99995309                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       215872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       254848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       215872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        215872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1264576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1264576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     16685613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     19698224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36383837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     16685613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16685613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        97744151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97744151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        97744151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     16685613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     19698224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134127988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38383                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38383                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 469440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1656640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  470720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2456512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12500                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           27                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1739                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12939717000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38383                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.888662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   316.121487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   435.104092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          998     25.49%     25.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          655     16.73%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          257      6.56%     48.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      3.42%     52.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      2.27%     54.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           58      1.48%     55.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      1.35%     57.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.89%     58.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1637     41.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3916                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.652174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.700902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            113     61.41%     61.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41     22.28%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17      9.24%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.63%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.17%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.54%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.54%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     140.679348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.714518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    157.439069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            85     46.20%     46.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             1      0.54%     46.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      1.09%     47.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.54%     48.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      2.17%     50.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      3.26%     53.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           15      8.15%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           19     10.33%     72.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           11      5.98%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            5      2.72%     80.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.54%     81.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.54%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.54%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      1.09%     83.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            8      4.35%     88.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      1.09%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      1.09%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      2.72%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.54%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      1.09%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.54%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.54%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.54%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      2.17%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      1.09%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     80319000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               217850250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   36675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10950.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29700.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     282909.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27987120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15270750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                57119400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              113406480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            927104880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1650568095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           7068881250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9860337975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            694.655141                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  11528095000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     431860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     977686750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 28032480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15295500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                73881600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               81038880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            927104880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1695998520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           7029030000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9850381860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            693.953739                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11499680750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     431860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1001406750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       77                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       6012                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1474     40.28%     40.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.63%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      14      0.38%     41.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2148     58.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3659                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1473     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.77%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       14      0.47%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1473     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2983                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              12442299000     96.17%     96.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                12167000      0.09%     96.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5323000      0.04%     96.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               478542500      3.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12938331500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.685754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.815250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.55%      4.55% # number of syscalls executed
system.cpu.kern.syscall::3                          1      4.55%      9.09% # number of syscalls executed
system.cpu.kern.syscall::4                          3     13.64%     22.73% # number of syscalls executed
system.cpu.kern.syscall::6                          1      4.55%     27.27% # number of syscalls executed
system.cpu.kern.syscall::17                         4     18.18%     45.45% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.55%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1      4.55%     54.55% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.55%     59.09% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.55%     63.64% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.55%     68.18% # number of syscalls executed
system.cpu.kern.syscall::71                         4     18.18%     86.36% # number of syscalls executed
system.cpu.kern.syscall::144                        1      4.55%     90.91% # number of syscalls executed
system.cpu.kern.syscall::256                        1      4.55%     95.45% # number of syscalls executed
system.cpu.kern.syscall::257                        1      4.55%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     22                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   182      4.34%      4.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.19%      4.53% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3372     80.36%     84.89% # number of callpals executed
system.cpu.kern.callpal::rdps                     124      2.96%     87.85% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     87.87% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     87.89% # number of callpals executed
system.cpu.kern.callpal::rti                      250      5.96%     93.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   47      1.12%     94.97% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.04% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      4.93%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4196                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               391                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 212                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  41                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 226                      
system.cpu.kern.mode_good::user                   212                      
system.cpu.kern.mode_good::idle                    14                      
system.cpu.kern.mode_switch_good::kernel     0.578005                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.341463                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701863                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          983098500      7.60%      7.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            238750000      1.85%      9.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          11716483000     90.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      182                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             20376                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              371678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.240970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1804020                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1804020                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       242118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          242118                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       121350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121350                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5284                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5420                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5420                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       363468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           363468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       363468                       # number of overall hits
system.cpu.dcache.overall_hits::total          363468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26476                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        44542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          721                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          721                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        71018                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        71018                       # number of overall misses
system.cpu.dcache.overall_misses::total         71018                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    646497006                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    646497006                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1522458697                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1522458697                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     12826500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12826500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2168955703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2168955703                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2168955703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2168955703                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       268594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       268594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       165892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       165892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5420                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5420                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       434486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       434486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       434486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       434486                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.098573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098573                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.268500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.268500                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.120067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.120067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.163453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.163453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.163453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.163453                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 24418.228056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24418.228056                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34180.294935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34180.294935                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17789.875173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17789.875173                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30540.929102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30540.929102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30540.929102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30540.929102                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90938                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.473945                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13263                       # number of writebacks
system.cpu.dcache.writebacks::total             13263                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        13490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13490                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        37644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37644                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        51134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        51134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51134                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12986                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6898                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6898                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          509                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          509                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        19884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        19884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19884                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          430                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          430                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          899                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          899                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    267345500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    267345500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    239937617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    239937617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    507283117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    507283117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    507283117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    507283117                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     94723500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94723500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     78345500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     78345500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    173069000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    173069000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.041581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084763                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084763                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.045764                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045764                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.045764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045764                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20587.209302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20587.209302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 34783.649899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34783.649899                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17612.966601                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17612.966601                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25512.126182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25512.126182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25512.126182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25512.126182                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201969.083156                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201969.083156                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 182198.837209                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 182198.837209                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 192512.791991                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 192512.791991                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             33584                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              274349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.169039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            574530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           574530                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       234136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234136                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       234136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       234136                       # number of overall hits
system.cpu.icache.overall_hits::total          234136                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        36329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36329                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        36329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        36329                       # number of overall misses
system.cpu.icache.overall_misses::total         36329                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    740195199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    740195199                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    740195199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    740195199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    740195199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    740195199                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       270465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       270465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       270465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270465                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.134321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134321                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.134321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.134321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134321                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20374.774946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20374.774946                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20374.774946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20374.774946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20374.774946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20374.774946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          705                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2729                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2729                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2729                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        33600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33600                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        33600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        33600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33600                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    620385546                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    620385546                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    620385546                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    620385546                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    620385546                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    620385546                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.124230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.124230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.124230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.124230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.124230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.124230                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18463.855536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18463.855536                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18463.855536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18463.855536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18463.855536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18463.855536                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19054                       # Transaction distribution
system.iobus.trans_dist::WriteResp                430                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1559                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193823                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           109044983                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1368000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18714502                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        18624                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        18624                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4959483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4959483                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3980319998                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3980319998                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4959483                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4959483                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4959483                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4959483                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       120963                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       120963                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 213719.931164                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 213719.931164                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       120963                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       120963                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       120963                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       120963                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         34420                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4738                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.264669                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           41                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           41                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2810483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2810483                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3011868002                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3011868002                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2810483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2810483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2810483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2810483                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68548.365854                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68548.365854                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 161719.716602                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 161719.716602                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68548.365854                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68548.365854                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68548.365854                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68548.365854                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3936                       # number of replacements
system.l2.tags.tagsinuse                 13540.655614                       # Cycle average of tags in use
system.l2.tags.total_refs                       15202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3936                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.862297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4271.769197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2111.514573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2090.422972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3083.944718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1983.004154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.260728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.128877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.127589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.188229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.121033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.826456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.918274                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1090188                       # Number of tag accesses
system.l2.tags.data_accesses                  1090188                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        30210                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        11892                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42102                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13263                       # number of Writeback hits
system.l2.Writeback_hits::total                 13263                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4483                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         30210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         16375                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46585                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        30210                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        16375                       # number of overall hits
system.l2.overall_hits::total                   46585                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3373                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1600                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4973                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2402                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4002                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7375                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3373                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4002                       # number of overall misses
system.l2.overall_misses::total                  7375                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    268977500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    135821000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       404798500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    184485733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     184485733                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    268977500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    320306733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        589284233                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    268977500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    320306733                       # number of overall miss cycles
system.l2.overall_miss_latency::total       589284233                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        33583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47075                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13263                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13263                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         6885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6885                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        33583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        20377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53960                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        33583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        20377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53960                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.100438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.118589                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.105640                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.348874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348874                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.100438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.196398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.136675                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.100438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.196398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.136675                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79744.292914                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84888.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81399.255982                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 76805.051207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76805.051207                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79744.292914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80036.664918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79902.946847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79744.292914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80036.664918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79902.946847                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1135                       # number of writebacks
system.l2.writebacks::total                      1135                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4973                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2402                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          469                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          430                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          430                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          899                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          899                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    226781000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    115921500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    342702500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       183007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       183007                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    154718267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    154718267                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    226781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    270639767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    497420767                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    226781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    270639767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    497420767                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88157500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     88157500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     72755500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     72755500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    160913000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    160913000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.100438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.118589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.105640                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.348874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348874                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.100438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.196398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.136675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.100438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.196398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.136675                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67234.212867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72450.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68912.628192                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18300.700000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18300.700000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64412.267694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64412.267694                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67234.212867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67626.128686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67446.883661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67234.212867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67626.128686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67446.883661                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187969.083156                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187969.083156                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 169198.837209                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 169198.837209                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178991.101224                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178991.101224                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5483                       # Transaction distribution
system.membus.trans_dist::ReadResp               5482                       # Transaction distribution
system.membus.trans_dist::WriteReq                430                       # Transaction distribution
system.membus.trans_dist::WriteResp               430                       # Transaction distribution
system.membus.trans_dist::Writeback             19759                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        18624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               27                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              27                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2385                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2385                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       543360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       544919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2928791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoop_fanout::samples             46733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   46733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46733                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1562500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           201437282                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18839498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40449226                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          358009                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       269831                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17683                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       233338                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          139280                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.690235                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34883                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1202                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               297946                       # DTB read hits
system.switch_cpus.dtb.read_misses               3121                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            43929                       # DTB read accesses
system.switch_cpus.dtb.write_hits              181645                       # DTB write hits
system.switch_cpus.dtb.write_misses               973                       # DTB write misses
system.switch_cpus.dtb.write_acv                   58                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           23036                       # DTB write accesses
system.switch_cpus.dtb.data_hits               479591                       # DTB hits
system.switch_cpus.dtb.data_misses               4094                       # DTB misses
system.switch_cpus.dtb.data_acv                    87                       # DTB access violations
system.switch_cpus.dtb.data_accesses            66965                       # DTB accesses
system.switch_cpus.itb.fetch_hits               56873                       # ITB hits
system.switch_cpus.itb.fetch_misses              5648                       # ITB misses
system.switch_cpus.itb.fetch_acv                  103                       # ITB acv
system.switch_cpus.itb.fetch_accesses           62521                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2720788                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       910943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1959182                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              358009                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       174163                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                990593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           53912                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 21                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1450                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       396990                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10802                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            270466                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         12117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2337786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.838050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.162184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1962457     83.95%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            29941      1.28%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            45152      1.93%     87.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            30984      1.33%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            63751      2.73%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23324      1.00%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32553      1.39%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            17949      0.77%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           131675      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2337786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.131583                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.720079                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           799333                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1195488                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            288324                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30495                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          24146                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        24583                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2851                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1751035                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          9354                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          24146                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           821395                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          304595                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       754808                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            296335                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        136507                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1676190                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1267                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          10755                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8467                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          65113                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1157247                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2065115                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2063364                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1453                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        928832                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           228419                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        54218                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7155                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            239443                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       316346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       194520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66478                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        37582                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1530788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        60938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1474136                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1700                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       294762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       144078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        39858                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2337786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.630569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.362030                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1742796     74.55%     74.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       234777     10.04%     84.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       121367      5.19%     89.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        91428      3.91%     93.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        73594      3.15%     96.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35728      1.53%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        23064      0.99%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9315      0.40%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5717      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2337786                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3810      9.76%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20939     53.66%     63.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14272     36.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        933307     63.31%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2484      0.17%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          565      0.04%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       318781     21.62%     85.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       185570     12.59%     97.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        33384      2.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1474136                       # Type of FU issued
system.switch_cpus.iq.rate                   0.541805                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               39021                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026470                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5319825                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1884426                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1424005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6954                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3734                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         3194                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1509427                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3709                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        13279                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65241                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1716                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22528                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          514                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        13030                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          24146                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          214018                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         71736                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1623375                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         7259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        316346                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       194520                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        48084                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         69632                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1716                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        22339                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1456193                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        303055                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17943                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 31649                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               486305                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           215215                       # Number of branches executed
system.switch_cpus.iew.exec_stores             183250                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.535210                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1435776                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1427199                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            683474                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            886237                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.524554                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.771209                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       298850                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        21080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20885                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2284783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.577302                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.570340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1810529     79.24%     79.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       220168      9.64%     88.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        86535      3.79%     92.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        42076      1.84%     94.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        30144      1.32%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        16604      0.73%     96.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11388      0.50%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11093      0.49%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        56246      2.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2284783                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1319009                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1319009                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 423096                       # Number of memory references committed
system.switch_cpus.commit.loads                251104                       # Number of loads committed
system.switch_cpus.commit.membars               10122                       # Number of memory barriers committed
system.switch_cpus.commit.branches             193451                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3110                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1266326                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        23683                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        22068      1.67%      1.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       826712     62.68%     64.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2365      0.18%     64.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          527      0.04%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       261226     19.80%     84.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       172705     13.09%     97.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        33384      2.53%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1319009                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         56246                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3822751                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3288991                       # The number of ROB writes
system.switch_cpus.timesIdled                   19716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  383002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             23154438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1296962                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1296962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.097816                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.097816                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.476686                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.476686                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1879587                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1031884                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1411                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1418                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           65485                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          28538                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              47602                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             47577                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               430                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              430                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13263                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        18646                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6885                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6885                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        67183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2149312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2155543                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4304855                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18721                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            86842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.215184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.410952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68155     78.48%     78.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18687     21.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51057454                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31822273                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.206948                       # Number of seconds simulated
sim_ticks                                3206948409000                       # Number of ticks simulated
final_tick                               5475588421000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375716                       # Simulator instruction rate (inst/s)
host_op_rate                                   375716                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              236382601                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757524                       # Number of bytes of host memory used
host_seconds                                 13566.77                       # Real time elapsed on the host
sim_insts                                  5097256915                       # Number of instructions simulated
sim_ops                                    5097256915                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       993792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    123468288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          124462080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       993792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        993792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     67405568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67405568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        15528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1929192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1944720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1053212                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1053212                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       309887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     38500241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38810129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       309887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21018601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21018601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21018601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       309887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     38500241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59828729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1944720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1181852                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1944720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1181852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              124428736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70160640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               124462080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75638528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    521                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85592                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          845                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            117504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           128849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             69697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70112                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       219                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3206776917500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1944720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1181852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1261526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  321302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  188409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  172876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  62581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    539                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       857784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.851403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.051304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.058512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       452587     52.76%     52.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169834     19.80%     72.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        73775      8.60%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40729      4.75%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25149      2.93%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13166      1.53%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13929      1.62%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7274      0.85%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61341      7.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       857784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.334899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.521312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         55934     98.78%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          213      0.38%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          106      0.19%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           82      0.14%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           64      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           61      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           37      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           37      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           23      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           15      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.360684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.067707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.571954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         56055     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            15      0.03%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             5      0.01%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.01%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             5      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.00%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            7      0.01%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           29      0.05%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          100      0.18%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           55      0.10%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           21      0.04%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           33      0.06%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            7      0.01%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            5      0.01%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            5      0.01%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            6      0.01%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            9      0.02%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            9      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           52      0.09%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           18      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           16      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           50      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            7      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            7      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            8      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            9      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527           17      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           15      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           18      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687           13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56623                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  36630335624                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             73084066874                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9720995000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18840.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37590.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1418719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  763957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1025652.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3204661320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1748575125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7562201400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3637891440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         210389237760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         389818917090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1590738017250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2207099501385                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            685.191890                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 2632405372154                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  107086980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  467449099846                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3336205320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1820350125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7733567400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3660318720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         210389237760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         389958819885                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1590615295500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2207513794710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            685.320507                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 2632273227468                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  107086980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  467585938782                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      540                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   42582780                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                 10399808     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      78      0.00%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3284      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                10432410     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total             20835580                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                  10399033     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       78      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3284      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                 10399034     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total              20801429                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2641487058500     82.37%     82.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                35976000      0.00%     82.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1177097500      0.04%     82.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            564247768000     17.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3206947900000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996801                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998361                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::3                       1970     96.81%     96.81% # number of syscalls executed
system.cpu.kern.syscall::4                          1      0.05%     96.86% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.05%     96.90% # number of syscalls executed
system.cpu.kern.syscall::17                         6      0.29%     97.20% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.05%     97.25% # number of syscalls executed
system.cpu.kern.syscall::71                        28      1.38%     98.62% # number of syscalls executed
system.cpu.kern.syscall::73                        28      1.38%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   2035                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   137      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl              10457893     34.09%     34.09% # number of callpals executed
system.cpu.kern.callpal::rdps                    6976      0.02%     34.11% # number of callpals executed
system.cpu.kern.callpal::rti                 10374325     33.82%     67.93% # number of callpals executed
system.cpu.kern.callpal::callsys                 2050      0.01%     67.94% # number of callpals executed
system.cpu.kern.callpal::rdunique             9835252     32.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total               30676633                       # number of callpals executed
system.cpu.kern.mode_switch::kernel          10374448                       # number of protection mode switches
system.cpu.kern.mode_switch::user            10372176                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  15                       # number of protection mode switches
system.cpu.kern.mode_good::kernel            10372182                      
system.cpu.kern.mode_good::user              10372176                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch_good::kernel     0.999782                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999890                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1392128090500     43.41%     43.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1812551659500     56.52%     99.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           2266351000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      137                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7794668                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2036232708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7795180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.216894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        8252473160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       8252473160                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1268674514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1268674514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    727996466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      727996466                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     19757753                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19757753                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     19779727                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19779727                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1996670980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1996670980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1996670980                       # number of overall hits
system.cpu.dcache.overall_hits::total      1996670980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     16047291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16047291                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      8883029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8883029                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        30842                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        30842                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     24930320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24930320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     24930320                       # number of overall misses
system.cpu.dcache.overall_misses::total      24930320                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 534252531417                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 534252531417                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 517591263472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 517591263472                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    441883000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    441883000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1051843794889                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1051843794889                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1051843794889                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1051843794889                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1284721805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1284721805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    736879495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    736879495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     19788595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19788595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     19779728                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19779728                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   2021601300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2021601300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   2021601300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2021601300                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012491                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012055                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001559                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001559                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012332                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012332                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012332                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 33292.381338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33292.381338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 58267.429215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58267.429215                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14327.313404                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14327.313404                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 42191.347519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42191.347519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 42191.347519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42191.347519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34216656                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73985                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            589881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             564                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.006032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.179078                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4367589                       # number of writebacks
system.cpu.dcache.writebacks::total           4367589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     10090636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10090636                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7067622                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7067622                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7355                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7355                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     17158258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17158258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     17158258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17158258                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5956655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5956655                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1815407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1815407                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        23487                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        23487                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7772062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7772062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7772062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7772062                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         4931                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4931                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         6102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 148173118189                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 148173118189                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  91333715205                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  91333715205                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    311831250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    311831250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 239506833394                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 239506833394                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 239506833394                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 239506833394                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    215291000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    215291000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1023437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1023437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1238728500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1238728500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001187                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001187                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003845                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003845                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24875.222451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24875.222451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50310.324464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50310.324464                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13276.759484                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13276.759484                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30816.382241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30816.382241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30816.382241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30816.382241                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183852.263023                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183852.263023                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207551.713648                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207551.713648                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 203003.687316                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 203003.687316                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           4049517                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.647346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1042527230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4050029                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.412288                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.647346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.993452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2097794299                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2097794299                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   1042521758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1042521758                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   1042521758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1042521758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   1042521758                       # number of overall hits
system.cpu.icache.overall_hits::total      1042521758                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4350186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4350186                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4350186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4350186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4350186                       # number of overall misses
system.cpu.icache.overall_misses::total       4350186                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  56018826446                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  56018826446                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  56018826446                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  56018826446                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  56018826446                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  56018826446                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   1046871944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1046871944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   1046871944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1046871944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   1046871944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1046871944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004155                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004155                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12877.340520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12877.340520                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12877.340520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12877.340520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12877.340520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12877.340520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                85                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.635294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       299774                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       299774                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       299774                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       299774                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       299774                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       299774                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      4050412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4050412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      4050412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4050412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      4050412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4050412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  47754453943                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47754453943                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  47754453943                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47754453943                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  47754453943                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47754453943                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003869                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11790.023816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11790.023816                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11790.023816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11790.023816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11790.023816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11790.023816                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1433                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1433                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133571                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4931                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        28112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31082                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8266138                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6950000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1075000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2964000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           753461467                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7273000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           129201586                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               128902                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128918                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160118                       # Number of tag accesses
system.iocache.tags.data_accesses             1160118                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          262                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              262                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       128640                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       128640                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          262                       # number of demand (read+write) misses
system.iocache.demand_misses::total               262                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          262                       # number of overall misses
system.iocache.overall_misses::total              262                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     31780423                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     31780423                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  27699593458                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  27699593458                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     31780423                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     31780423                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     31780423                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     31780423                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          262                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            262                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          262                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             262                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          262                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            262                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121299.324427                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121299.324427                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215326.441682                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215326.441682                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121299.324427                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121299.324427                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121299.324427                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121299.324427                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        243972                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                33753                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.228157                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          262                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          262                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          262                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18079425                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18079425                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  21010143628                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  21010143628                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     18079425                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     18079425                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     18079425                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     18079425                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69005.438931                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69005.438931                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163325.121486                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163325.121486                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69005.438931                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69005.438931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69005.438931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69005.438931                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1943510                       # number of replacements
system.l2.tags.tagsinuse                 16228.145585                       # Cycle average of tags in use
system.l2.tags.total_refs                    12999596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1959827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.633032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6885.926614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        103.537750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         45.639550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   563.169606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8629.872065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.420284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.034373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.526726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6493                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995911                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 263162980                       # Number of tag accesses
system.l2.tags.data_accesses                263162980                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      4033987                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4855690                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8889677                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4367589                       # number of Writeback hits
system.l2.Writeback_hits::total               4367589                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  117                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1009705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1009705                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       4033987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5865395                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9899382                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      4033987                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5865395                       # number of overall hits
system.l2.overall_hits::total                 9899382                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        15528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1124002                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1139530                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          764                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                764                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       805271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              805271                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        15528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1929273                       # number of demand (read+write) misses
system.l2.demand_misses::total                1944801                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        15528                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1929273                       # number of overall misses
system.l2.overall_misses::total               1944801                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1318793128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  91186913406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     92505706534                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  78761240516                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   78761240516                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1318793128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 169948153922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     171266947050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1318793128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 169948153922                       # number of overall miss cycles
system.l2.overall_miss_latency::total    171266947050                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      4049515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5979692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            10029207                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4367589                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4367589                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          881                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              881                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1814976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1814976                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      4049515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7794668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11844183                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      4049515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7794668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11844183                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.003835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.187970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.113621                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.867196                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867196                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.443681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.443681                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.247512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164199                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.247512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164199                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84930.005667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81127.002804                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81178.825072                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97807.123957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97807.123957                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84930.005667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88089.220096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88063.995776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84930.005667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88089.220096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88063.995776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               924572                       # number of writebacks
system.l2.writebacks::total                    924572                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        15528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1124002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1139530                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          764                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           764                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       805271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         805271                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        15528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1929273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1944801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        15528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1929273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1944801                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1171                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1171                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         4931                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4931                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         6102                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6102                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1124047872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  77126503594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  78250551466                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     14089430                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14089430                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  68808130984                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  68808130984                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1124047872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 145934634578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147058682450                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1124047872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 145934634578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 147058682450                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    198897000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    198897000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    959334500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    959334500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1158231500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1158231500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.187970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.113621                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.867196                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867196                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.443681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.443681                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.247512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.247512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164199                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72388.451314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68617.763664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68669.145583                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18441.662304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18441.662304                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85447.173665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85447.173665                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72388.451314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75642.293536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75616.313674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72388.451314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75642.293536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75616.313674                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 169852.263023                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169852.263023                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194551.713648                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194551.713648                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 189811.783022                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 189811.783022                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1140963                       # Transaction distribution
system.membus.trans_dist::ReadResp            1140963                       # Transaction distribution
system.membus.trans_dist::WriteReq               4931                       # Transaction distribution
system.membus.trans_dist::WriteResp              4931                       # Transaction distribution
system.membus.trans_dist::Writeback           1053212                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       128640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              845                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             845                       # Transaction distribution
system.membus.trans_dist::ReadExReq            805190                       # Transaction distribution
system.membus.trans_dist::ReadExResp           805190                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        12204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4815702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4827906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5214088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        31082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    183634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    183665770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200131690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              262                       # Total snoops (count)
system.membus.snoop_fanout::samples           3134000                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3134000    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3134000                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12464500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8434507707                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130073414                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        10320778120                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1241578504                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1022395233                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     16193271                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    707708937                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       573977229                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.103572                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        43932598                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20923                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1336520277                       # DTB read hits
system.switch_cpus.dtb.read_misses            5373987                       # DTB read misses
system.switch_cpus.dtb.read_acv                    38                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        731935525                       # DTB read accesses
system.switch_cpus.dtb.write_hits           849186677                       # DTB write hits
system.switch_cpus.dtb.write_misses           5278734                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       286841947                       # DTB write accesses
system.switch_cpus.dtb.data_hits           2185706954                       # DTB hits
system.switch_cpus.dtb.data_misses           10652721                       # DTB misses
system.switch_cpus.dtb.data_acv                    41                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1018777472                       # DTB accesses
system.switch_cpus.itb.fetch_hits           757161240                       # ITB hits
system.switch_cpus.itb.fetch_misses          26413718                       # ITB misses
system.switch_cpus.itb.fetch_acv                  810                       # ITB acv
system.switch_cpus.itb.fetch_accesses       783574958                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               6408529405                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1178065295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             8707820862                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1241578504                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    617909827                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            4113158007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       161489960                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1634                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        86162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles   1031390064                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        71668                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        1046871944                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      17511176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   6403517976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.359850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.701699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4811747357     75.14%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        161943994      2.53%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        162501946      2.54%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        105711501      1.65%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        223936878      3.50%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         62044529      0.97%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        126563077      1.98%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         54159698      0.85%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        694908996     10.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   6403517976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.193738                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.358786                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1020636034                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4008917705                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1138954203                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     154490057                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       80519977                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     93694798                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        225354                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7404464033                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1547566                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       80519977                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1112621461                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       217120127                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   3335560593                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1202115890                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     455579928                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     6956285213                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1142877                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9204942                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       16018679                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       71135304                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4540214062                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8464207357                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8452620376                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1112891                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3418954045                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1121260017                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    382808594                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     40022652                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts        1268013681                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1464528689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    932291261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    164797370                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     85788614                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6239939281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    228465210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5952758606                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2226013                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1471142892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    680694445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved    137399988                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   6403517976                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.929608                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.570123                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4037945272     63.06%     63.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    913550924     14.27%     77.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    513135340      8.01%     85.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    262111789      4.09%     89.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    339796269      5.31%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    209943552      3.28%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     79133618      1.24%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     40312605      0.63%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7588607      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   6403517976                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10411219      4.52%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      122752459     53.25%     57.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      97371847     42.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       199347      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3409119203     57.27%     57.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4016299      0.07%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1354082      0.02%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          528      0.00%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       299019      0.01%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            8      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        99673      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1403516562     23.58%     80.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    870024216     14.62%     95.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    264129669      4.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5952758606                       # Type of FU issued
system.switch_cpus.iq.rate                   0.928881                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           230535525                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038728                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  18536961394                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   7946605601                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5809525141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4835333                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3077759                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2371086                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     6180675741                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2419043                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     41418604                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    356735008                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       333245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation     10227808                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    165252434                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         6280                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       898464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       80519977                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       153889755                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      35667102                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6803147994                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      9148710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1464528689                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    932291261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    198741587                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1242601                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      34519932                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents     10227808                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     13287620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     54240098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     67527718                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5887952039                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1367455277                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     64806568                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             334743503                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           2231885291                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        776928327                       # Number of branches executed
system.switch_cpus.iew.exec_stores          864430014                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.918768                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5867547963                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5811896227                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2564616572                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3412326249                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.906900                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.751574                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1210094446                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     91065222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     58551048                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   6220641100                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.827394                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.784572                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4319368872     69.44%     69.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    864362720     13.90%     83.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    357514141      5.75%     89.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    242127703      3.89%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     68686715      1.10%     94.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     96580992      1.55%     95.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30951381      0.50%     96.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     30604056      0.49%     96.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    210444520      3.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   6220641100                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5146918769                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5146918769                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1874832509                       # Number of memory references committed
system.switch_cpus.commit.loads            1107793682                       # Number of loads committed
system.switch_cpus.commit.membars            19844259                       # Number of memory barriers committed
system.switch_cpus.commit.branches          688621246                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1807443                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4846774791                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     23408955                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    149856510      2.91%      2.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2835799402     55.10%     58.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1239051      0.02%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       803643      0.02%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          525      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       299019      0.01%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            7      0.00%     58.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        99673      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1127637941     21.91%     79.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    767053361     14.90%     94.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    264129637      5.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5146918769                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     210444520                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          12212423098                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12897118847                       # The number of ROB writes
system.switch_cpus.timesIdled                 1092891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 5011429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              5367413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4997261606                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4997261606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.282408                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.282408                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.779783                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.779783                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7604390997                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4075554260                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1052975                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1001528                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       268996387                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      211532569                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           10031537                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10031349                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4931                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4931                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4367589                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       128806                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             881                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1814976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1814976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8099926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19970968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28070894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    259168896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    778420330                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1037589226                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          130040                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16348721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.007895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16219653     99.21%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129068      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16348721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12479881000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           112500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6082978051                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11974824208                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
