-------------------------------Clock 1-------------------------------
                         ReservationStation
+--------+-------+------+----------+------+------+------+------+-------+
|  Name  |  Busy |  Op  |    Vj    |  Vk  |  Qj  |  Qk  |  A   | State |
+--------+-------+------+----------+------+------+------+------+-------+
| Load1  |  True | fld  | Regs[x2] | None | None | None |  32  | Issue |
| Load2  | False | None |   None   | None | None | None | None |  None |
|  Add1  | False | None |   None   | None | None | None | None |  None |
|  Add2  | False | None |   None   | None | None | None | None |  None |
|  Add3  | False | None |   None   | None | None | None | None |  None |
| Mult1  | False | None |   None   | None | None | None | None |  None |
| Mult2  | False | None |   None   | None | None | None | None |  None |
| Store1 | False | None |   None   | None | None | None | None |  None |
| Store2 | False | None |   None   | None | None | None | None |  None |
|  Int1  | False | None |   None   | None | None | None | None |  None |
|  Int2  | False | None |   None   | None | None | None | None |  None |
+--------+-------+------+----------+------+------+------+------+-------+
                                   Registers
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |   f2  |   f3  |   f4  |   f5  |   f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|   Qi  |  None |  None |  None |  None |  None |  None | Load1 |  None |  None |  None |  None |  None |  None |  None |
|  Busy | False | False | False | False | False | False |  True | False | False | False | False | False | False | False |
| Value |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 2-------------------------------
                         ReservationStation
+--------+-------+------+----------+------+------+------+-------------+---------+
|  Name  |  Busy |  Op  |    Vj    |  Vk  |  Qj  |  Qk  |      A      |  State  |
+--------+-------+------+----------+------+------+------+-------------+---------+
| Load1  |  True | fld  | Regs[x2] | None | None | None | Regs[x2]+32 | Execute |
| Load2  |  True | fld  | Regs[x3] | None | None | None |      44     |  Issue  |
|  Add1  | False | None |   None   | None | None | None |     None    |   None  |
|  Add2  | False | None |   None   | None | None | None |     None    |   None  |
|  Add3  | False | None |   None   | None | None | None |     None    |   None  |
| Mult1  | False | None |   None   | None | None | None |     None    |   None  |
| Mult2  | False | None |   None   | None | None | None |     None    |   None  |
| Store1 | False | None |   None   | None | None | None |     None    |   None  |
| Store2 | False | None |   None   | None | None | None |     None    |   None  |
|  Int1  | False | None |   None   | None | None | None |     None    |   None  |
|  Int2  | False | None |   None   | None | None | None |     None    |   None  |
+--------+-------+------+----------+------+------+------+-------------+---------+
                                   Registers
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |   f2  |   f3  |   f4  |   f5  |   f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|   Qi  |  None |  None | Load2 |  None |  None |  None | Load1 |  None |  None |  None |  None |  None |  None |  None |
|  Busy | False | False |  True | False | False | False |  True | False | False | False | False | False | False | False |
| Value |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 3-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State     |
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
| Load1  |  True |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | MemoryAccess |
| Load2  |  True |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 |   Execute    |
|  Add1  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Add2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Mult1  |  True | fmul.d |   None   | Regs[f4] | Load2 | None |     None    |    Issue     |
| Mult2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
                                   Registers
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |   f2  |   f3  |   f4  |   f5  |   f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
|   Qi  | Mult1 |  None | Load2 |  None |  None |  None | Load1 |  None |  None |  None |  None |  None |  None |  None |
|  Busy |  True | False |  True | False | False | False |  True | False | False | False | False | False | False | False |
| Value |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 4-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State     |
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult  |
| Load2  |  True |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | MemoryAccess |
|  Add1  |  True | fsub.d |   None   | Regs[f6] | Load2 | None |     None    |    Issue     |
|  Add2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Mult1  |  True | fmul.d |   None   | Regs[f4] | Load2 | None |     None    |    Issue     |
| Mult2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None     |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None     |
+--------+-------+--------+----------+----------+-------+------+-------------+--------------+
                                   Registers
+-------+-------+-------+-------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |   f2  |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+-------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Qi  | Mult1 |  None | Load2 |  None |  None |  None |      Load1       |  None | Add1 |  None |  None |  None |  None |  None |
|  Busy |  True | False |  True | False | False | False |      False       | False | True | False | False | False | False | False |
| Value |   0   |   0   |   0   |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+-------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 5-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  |  True | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    |    Issue    |
|  Add2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |    Issue    |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |      Load1       |  None | Add1 |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |      False       | False | True | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 6-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  |  True | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    |   Execute   |
|  Add2  |  True | fadd.d |   None   | Regs[f2] |  Add1 | None |     None    |    Issue    |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |       Add2       |  None | Add1 |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 7-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  |  True | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    |   Execute   |
|  Add2  |  True | fadd.d |   None   | Regs[f2] |  Add1 | None |     None    |    Issue    |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |       Add2       |  None | Add1 |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 8-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    | WriteResult |
|  Add2  |  True | fadd.d | Regs[f8] | Regs[f2] |  None | None |     None    |    Issue    |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |       Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       True       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 9-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    | WriteResult |
|  Add2  |  True | fadd.d | Regs[f8] | Regs[f2] |  None | None |     None    |   Execute   |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |       Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       True       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 10-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    | WriteResult |
|  Add2  |  True | fadd.d | Regs[f8] | Regs[f2] |  None | None |     None    |   Execute   |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |       Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       True       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 11-------------------------------
                         ReservationStation
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |   Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
| Load1  | False |  fld   | Regs[x2] |   None   |  None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   | Regs[x3] |   None   |  None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d | Regs[f2] | Regs[f6] |  None | None |     None    | WriteResult |
|  Add2  | False | fadd.d | Regs[f8] | Regs[f2] |  None | None |     None    | WriteResult |
|  Add3  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Mult1  |  True | fmul.d | Regs[f2] | Regs[f4] |  None | None |     None    |   Execute   |
| Mult2  |  True | fdiv.d |   None   | Regs[f6] | Mult1 | None |     None    |    Issue    |
| Store1 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
| Store2 | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int1  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
|  Int2  | False |  None  |   None   |   None   |  None | None |     None    |     None    |
+--------+-------+--------+----------+----------+-------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 12-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |    Issue    |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 13-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 14-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 15-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 16-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 17-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 18-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 19-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 20-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 21-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 22-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 23-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 24-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  |  True | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    |   Execute   |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |   f0  |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  | Mult2 |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |  True | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value |   0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+-------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 25-------------------------------
                         ReservationStation
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
|  Name  |  Busy |   Op   |     Vj     |    Vk    |  Qj  |  Qk  |      A      |    State    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
| Load1  | False |  fld   |  Regs[x2]  |   None   | None | None | Regs[x2]+32 | WriteResult |
| Load2  | False |  fld   |  Regs[x3]  |   None   | None | None | Regs[x3]+44 | WriteResult |
|  Add1  | False | fsub.d |  Regs[f2]  | Regs[f6] | None | None |     None    | WriteResult |
|  Add2  | False | fadd.d |  Regs[f8]  | Regs[f2] | None | None |     None    | WriteResult |
|  Add3  | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Mult1  | False | fmul.d |  Regs[f2]  | Regs[f4] | None | None |     None    | WriteResult |
| Mult2  | False | fdiv.d | Regs[None] | Regs[f6] | None | None |     None    | WriteResult |
| Store1 | False |  None  |    None    |   None   | None | None |     None    |     None    |
| Store2 | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int1  | False |  None  |    None    |   None   | None | None |     None    |     None    |
|  Int2  | False |  None  |    None    |   None   | None | None |     None    |     None    |
+--------+-------+--------+------------+----------+------+------+-------------+-------------+
                                   Registers
+-------+---------------------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|  Reg  |          f0         |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |         f8        |   f9  |  f10  |   x1  |   x2  |   x3  |
+-------+---------------------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+
|   Qi  |        Mult2        |  None |      Load2       |  None |  None |  None |        Add2       |  None |        Add1       |  None |  None |  None |  None |  None |
|  Busy |        False        | False |      False       | False | False | False |       False       | False |       False       | False | False | False | False | False |
| Value | Regs[None]/Regs[f6] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Regs[f6] |   0   |   0   |   0   |   0   |   0   |
+-------+---------------------+-------+------------------+-------+-------+-------+-------------------+-------+-------------------+-------+-------+-------+-------+-------+

