set_min_delay 10 -from and1 -rise_through [get_ports clk1] -rise_to * -ignore_clock_latency -reset_path
