Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 22 21:20:31 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           21 |
| Yes          | No                    | No                     |            1564 |          542 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1055 |          208 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                         Enable Signal                         |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_4770       | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_477[15]_i_1_n_0 |                4 |              4 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_4770       | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_477[11]_i_1_n_0 |               11 |             11 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_4770       | bd_0_i/hls_inst/inst/grp_execute_fu_223/result_reg_477[31]_i_1_n_0 |               14 |             16 |         1.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                         |                                                                    |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                    |                                                                    |                4 |             19 |         4.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                         |                                                                    |               10 |             30 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0 | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0]                         |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0        |                                                                    |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_decode_fu_217/ap_CS_fsm_state1       |                                                                    |               19 |             35 |         1.84 |
|  ap_clk      |                                                               | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0]                         |               21 |             41 |         1.95 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm_reg[0]_0       |                                                                    |               18 |             48 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/ap_NS_fsm1            |                                                                    |               19 |             53 |         2.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/ap_CS_fsm_state3      |                                                                    |               30 |             66 |         2.20 |
|  ap_clk      |                                                               |                                                                    |               51 |             69 |         1.35 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/ap_CS_fsm_state2      |                                                                    |               91 |            204 |         2.24 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                         | bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm_reg[0][0]           |              170 |            992 |         5.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_execute_fu_223/ap_CS_fsm_reg_n_0_[0] |                                                                    |              326 |           1061 |         3.25 |
+--------------+---------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


