Loading plugins phase: Elapsed time ==> 0s.306ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -d CY8C5888LTI-LP097 -s F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref '1.024V' is connected to terminal 'vminus' of '\ADC:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_20\PSoC5\ADC_DelSig_v3_20.cysch (Instance:DSM)
 * F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.371ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.114ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ece3091-team29.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -dcpsoc3 ece3091-team29.v -verilog
======================================================================

======================================================================
Compiling:  ece3091-team29.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -dcpsoc3 ece3091-team29.v -verilog
======================================================================

======================================================================
Compiling:  ece3091-team29.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -dcpsoc3 -verilog ece3091-team29.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 19 20:28:19 2017


======================================================================
Compiling:  ece3091-team29.v
Program  :   vpp
Options  :    -yv2 -q10 ece3091-team29.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 19 20:28:19 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ece3091-team29.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ece3091-team29.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -dcpsoc3 -verilog ece3091-team29.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 19 20:28:20 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\codegentemp\ece3091-team29.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\codegentemp\ece3091-team29.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ece3091-team29.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -dcpsoc3 -verilog ece3091-team29.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 19 20:28:21 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\codegentemp\ece3091-team29.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\codegentemp\ece3091-team29.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_268\
	\ADC:Net_270\
	\UART:BUART:reset_sr\
	Net_292
	Net_293
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_287
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_3375
	Net_3372
	\PWM_Right_Reverse:Net_114\
	Net_3385
	Net_3382
	\PWM_Left_Forward:Net_114\
	Net_3395
	Net_3392
	\PWM_Right_Forward:Net_114\
	\QuadDec_Left:Net_1129\
	\QuadDec_Left:Cnt16:Net_82\
	\QuadDec_Left:Cnt16:Net_95\
	\QuadDec_Left:Cnt16:Net_91\
	\QuadDec_Left:Cnt16:Net_102\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Right:Net_1129\
	\QuadDec_Right:Cnt16:Net_82\
	\QuadDec_Right:Cnt16:Net_95\
	\QuadDec_Right:Cnt16:Net_91\
	\QuadDec_Right:Cnt16:Net_102\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_1199
	Net_1196
	\PWM_Left_Reverse:Net_114\
	Net_3404
	\Ultrasonic_Timer:Net_260\
	Net_4194
	\Ultrasonic_Timer:Net_53\
	\Ultrasonic_Timer:TimerUDB:ctrl_ten\
	\Ultrasonic_Timer:TimerUDB:ctrl_tmode_1\
	\Ultrasonic_Timer:TimerUDB:ctrl_tmode_0\
	Net_4193
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:lt\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:gt\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:gte\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:lte\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:neq\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\
	\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\
	\Ultrasonic_Timer:TimerUDB:zeros_3\
	\Ultrasonic_Timer:TimerUDB:zeros_2\
	\Ultrasonic_Timer:Net_102\
	\Ultrasonic_Timer:Net_266\
	\I2C:udb_clk\
	Net_3869
	\I2C:Net_973\
	Net_3870
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_3875
	\I2C:Net_975\
	Net_3873
	Net_3874
	\demux_1:tmp__demux_1_0_reg\
	\demux_1:tmp__demux_1_7_reg\
	Net_4188
	Net_4189
	\TrigReg:control_bus_7\
	\TrigReg:control_bus_6\
	\TrigReg:control_bus_5\
	\TrigReg:control_bus_4\
	\TrigReg:control_bus_3\
	\PID_Timer:Net_260\
	Net_4162
	\PID_Timer:Net_53\
	\PID_Timer:TimerUDB:ctrl_ten\
	\PID_Timer:TimerUDB:ctrl_cmode_0\
	\PID_Timer:TimerUDB:ctrl_tmode_1\
	\PID_Timer:TimerUDB:ctrl_tmode_0\
	\PID_Timer:TimerUDB:ctrl_ic_1\
	\PID_Timer:TimerUDB:ctrl_ic_0\
	Net_4161
	\PID_Timer:TimerUDB:zeros_3\
	\PID_Timer:TimerUDB:zeros_2\
	\PID_Timer:Net_102\
	\PID_Timer:Net_266\


Deleted 124 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__LED_Front_Green_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__LED_Front_Red_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__PSoC_Button_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_Front_Blue_net_0
Aliasing Net_2936 to zero
Aliasing \PWM_Right_Reverse:Net_113\ to tmpOE__LED_Front_Blue_net_0
Aliasing Net_2930 to zero
Aliasing Net_185 to zero
Aliasing Net_4130 to zero
Aliasing \PWM_Left_Forward:Net_113\ to tmpOE__LED_Front_Blue_net_0
Aliasing Net_2908 to zero
Aliasing Net_2914 to zero
Aliasing \PWM_Right_Forward:Net_113\ to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__RightMotor_Reverse_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__ShaftLeft_B_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__ShaftLeft_A_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:underflow\ to \QuadDec_Left:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Left:Cnt16:CounterUDB:tc_i\ to \QuadDec_Left:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Left:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Left:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Left:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Left:Net_1229\ to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__ShaftRight_B_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__ShaftRight_A_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__RightMotor_Forward_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__LeftMotor_Reverse_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__LeftMotor_Forward_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__RightLaserSensorXShutPin_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Photodiode_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Trig_BackRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Trig_SideRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:underflow\ to \QuadDec_Right:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Right:Cnt16:CounterUDB:tc_i\ to \QuadDec_Right:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Right:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Right:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Right:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Right:Net_1229\ to tmpOE__LED_Front_Blue_net_0
Aliasing Net_1088 to zero
Aliasing tmpOE__Trig_FrontRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing Net_3866 to zero
Aliasing \PWM_Left_Reverse:Net_113\ to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Trig_FrontLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Trig_SideLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Echo_BackRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Ext_Button_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Echo_SideRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Echo_FrontRight_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Echo_FrontLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Echo_SideLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \Ultrasonic_Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__LED_Front_Blue_net_0
Aliasing \Ultrasonic_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Ultrasonic_Timer:TimerUDB:trigger_enable\ to tmpOE__LED_Front_Blue_net_0
Aliasing \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_Front_Blue_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_Front_Blue_net_0
Aliasing \Ultrasonic_Timer:TimerUDB:status_6\ to zero
Aliasing \Ultrasonic_Timer:TimerUDB:status_5\ to zero
Aliasing \Ultrasonic_Timer:TimerUDB:status_4\ to zero
Aliasing \Ultrasonic_Timer:TimerUDB:status_0\ to \Ultrasonic_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Echo_BackLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__Trig_BackLeft_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \I2C:Net_969\ to tmpOE__LED_Front_Blue_net_0
Aliasing \I2C:Net_968\ to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing Net_3993 to tmpOE__LED_Front_Blue_net_0
Aliasing \TrigReg:clk\ to zero
Aliasing \TrigReg:rst\ to zero
Aliasing Net_4164 to zero
Aliasing \PID_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PID_Timer:TimerUDB:trigger_enable\ to tmpOE__LED_Front_Blue_net_0
Aliasing \PID_Timer:TimerUDB:status_6\ to zero
Aliasing \PID_Timer:TimerUDB:status_5\ to zero
Aliasing \PID_Timer:TimerUDB:status_4\ to zero
Aliasing \PID_Timer:TimerUDB:status_0\ to \PID_Timer:TimerUDB:tc_i\
Aliasing tmpOE__LaserGPIO1Pins_net_1 to tmpOE__LED_Front_Blue_net_0
Aliasing tmpOE__LaserGPIO1Pins_net_0 to tmpOE__LED_Front_Blue_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Left:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Right:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Right:Cnt16:CounterUDB:prevCompare\\D\
Aliasing Net_3405D to zero
Aliasing Net_3406D to zero
Aliasing \PID_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \PID_Timer:TimerUDB:hwEnable_reg\\D\ to \PID_Timer:TimerUDB:run_mode\
Aliasing \PID_Timer:TimerUDB:capture_out_reg_i\\D\ to \PID_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[7] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__LED_Front_Green_net_0[10] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__LED_Front_Red_net_0[17] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__PSoC_Button_net_0[34] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Tx_net_0[39] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \TIA:Net_37\[47] = zero[2]
Removing Lhs of wire \TIA:Net_52\[48] = zero[2]
Removing Lhs of wire \TIA:Net_38\[49] = zero[2]
Removing Lhs of wire \TIA:Net_39\[50] = zero[2]
Removing Rhs of wire \ADC:Net_488\[63] = \ADC:Net_250\[98]
Removing Lhs of wire \ADC:Net_481\[65] = zero[2]
Removing Lhs of wire \ADC:Net_482\[66] = zero[2]
Removing Lhs of wire \ADC:Net_252\[100] = zero[2]
Removing Lhs of wire \ADC:soc\[102] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Rx_net_0[106] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:Net_61\[113] = \UART:Net_9\[112]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[117] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[118] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[119] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[120] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[121] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[122] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[123] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[124] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[135] = \UART:BUART:tx_bitclk_dp\[171]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[181] = \UART:BUART:tx_counter_dp\[172]
Removing Lhs of wire \UART:BUART:tx_status_6\[182] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[183] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[184] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[186] = \UART:BUART:tx_fifo_empty\[149]
Removing Lhs of wire \UART:BUART:tx_status_3\[188] = \UART:BUART:tx_fifo_notfull\[148]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[248] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[255] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[266]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[257] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[267]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[258] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[283]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[259] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[297]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[260] = \UART:BUART:sRX:s23Poll:MODIN1_1\[261]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[261] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[262] = \UART:BUART:sRX:s23Poll:MODIN1_0\[263]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[263] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[269] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[270] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[271] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[272] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[273] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[274] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[275] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[276] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[277] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[278] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[279] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[280] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[285] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[286] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[287] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[288] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[289] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[290] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[291] = \UART:BUART:pollcount_1\[254]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[292] = \UART:BUART:pollcount_0\[256]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[293] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[294] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[301] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[302] = \UART:BUART:rx_parity_error_status\[303]
Removing Rhs of wire \UART:BUART:rx_status_3\[304] = \UART:BUART:rx_stop_bit_error\[305]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[315] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[364]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[319] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[386]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[320] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[321] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[322] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[323] = \UART:BUART:sRX:MODIN4_6\[324]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[324] = \UART:BUART:rx_count_6\[243]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[325] = \UART:BUART:sRX:MODIN4_5\[326]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[326] = \UART:BUART:rx_count_5\[244]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[327] = \UART:BUART:sRX:MODIN4_4\[328]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[328] = \UART:BUART:rx_count_4\[245]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[329] = \UART:BUART:sRX:MODIN4_3\[330]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[330] = \UART:BUART:rx_count_3\[246]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[331] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[332] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[333] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[334] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[335] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[336] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[337] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[338] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[339] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[340] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[341] = \UART:BUART:rx_count_6\[243]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[342] = \UART:BUART:rx_count_5\[244]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[343] = \UART:BUART:rx_count_4\[245]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[344] = \UART:BUART:rx_count_3\[246]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[345] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[346] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[347] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[348] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[349] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[350] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[351] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[366] = \UART:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[367] = \UART:BUART:rx_parity_bit\[318]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[368] = \UART:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[369] = \UART:BUART:rx_parity_bit\[318]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[370] = \UART:BUART:rx_postpoll\[202]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[371] = \UART:BUART:rx_parity_bit\[318]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[373] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[374] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[375] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[372]
Removing Lhs of wire Net_2936[396] = zero[2]
Removing Lhs of wire \PWM_Right_Reverse:Net_107\[399] = zero[2]
Removing Lhs of wire \PWM_Right_Reverse:Net_113\[400] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire Net_2930[401] = zero[2]
Removing Rhs of wire Net_1034[405] = \PWM_Right_Reverse:Net_57\[403]
Removing Lhs of wire Net_185[409] = zero[2]
Removing Lhs of wire Net_4130[410] = zero[2]
Removing Lhs of wire \PWM_Left_Forward:Net_107\[414] = zero[2]
Removing Lhs of wire \PWM_Left_Forward:Net_113\[415] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_184[419] = \PWM_Left_Forward:Net_57\[417]
Removing Lhs of wire Net_2908[423] = zero[2]
Removing Lhs of wire Net_2914[424] = zero[2]
Removing Lhs of wire \PWM_Right_Forward:Net_107\[427] = zero[2]
Removing Lhs of wire \PWM_Right_Forward:Net_113\[428] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_174[432] = \PWM_Right_Forward:Net_57\[430]
Removing Lhs of wire tmpOE__RightMotor_Reverse_net_0[437] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__ShaftLeft_B_net_0[445] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__ShaftLeft_A_net_0[451] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire \QuadDec_Left:Net_1275\[460] = \QuadDec_Left:Cnt16:Net_49\[461]
Removing Rhs of wire \QuadDec_Left:Net_1275\[460] = \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\[517]
Removing Lhs of wire \QuadDec_Left:Cnt16:Net_89\[463] = \QuadDec_Left:Net_1251\[464]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_1\[473] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_0\[474] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_enable\[486] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[478]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:capt_rising\[488] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:capt_falling\[489] = \QuadDec_Left:Cnt16:CounterUDB:prevCapture\[487]
Removing Rhs of wire \QuadDec_Left:Net_1260\[493] = \QuadDec_Left:bQuadDec:state_2\[629]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:final_enable\[495] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[478]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:counter_enable\[496] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[478]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_0\[497] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_status\[498]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_1\[499] = \QuadDec_Left:Cnt16:CounterUDB:per_zero\[500]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_2\[501] = \QuadDec_Left:Cnt16:CounterUDB:overflow_status\[502]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_3\[503] = \QuadDec_Left:Cnt16:CounterUDB:underflow_status\[504]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_4\[505] = \QuadDec_Left:Cnt16:CounterUDB:hwCapture\[491]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_5\[506] = \QuadDec_Left:Cnt16:CounterUDB:fifo_full\[507]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_6\[508] = \QuadDec_Left:Cnt16:CounterUDB:fifo_nempty\[509]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:overflow\[511] = \QuadDec_Left:Cnt16:CounterUDB:per_FF\[512]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:underflow\[513] = \QuadDec_Left:Cnt16:CounterUDB:status_1\[499]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:tc_i\[516] = \QuadDec_Left:Cnt16:CounterUDB:reload_tc\[494]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[518] = \QuadDec_Left:Cnt16:CounterUDB:cmp_equal\[519]
Removing Rhs of wire \QuadDec_Left:Net_1264\[522] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\[521]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:dp_dir\[526] = \QuadDec_Left:Net_1251\[464]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_2\[527] = \QuadDec_Left:Net_1251\[464]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_1\[528] = \QuadDec_Left:Cnt16:CounterUDB:count_enable\[525]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_0\[529] = \QuadDec_Left:Cnt16:CounterUDB:reload\[492]
Removing Lhs of wire \QuadDec_Left:Net_1290\[606] = \QuadDec_Left:Net_1275\[460]
Removing Lhs of wire \QuadDec_Left:bQuadDec:index_filt\[627] = \QuadDec_Left:Net_1232\[628]
Removing Lhs of wire \QuadDec_Left:Net_1232\[628] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire \QuadDec_Left:bQuadDec:error\[630] = \QuadDec_Left:bQuadDec:state_3\[631]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_0\[634] = \QuadDec_Left:Net_530\[635]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_1\[636] = \QuadDec_Left:Net_611\[637]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_2\[638] = \QuadDec_Left:Net_1260\[493]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_3\[639] = \QuadDec_Left:bQuadDec:error\[630]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_4\[640] = zero[2]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_5\[641] = zero[2]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_6\[642] = zero[2]
Removing Lhs of wire \QuadDec_Left:Net_1229\[646] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \QuadDec_Left:Net_1272\[647] = \QuadDec_Left:Net_1264\[522]
Removing Lhs of wire tmpOE__ShaftRight_B_net_0[650] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__ShaftRight_A_net_0[656] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__RightMotor_Forward_net_0[662] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__LeftMotor_Reverse_net_0[668] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_4026[669] = \PWM_Left_Reverse:Net_57\[922]
Removing Lhs of wire tmpOE__LeftMotor_Forward_net_0[675] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__RightLaserSensorXShutPin_net_0[683] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Photodiode_net_0[688] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Trig_BackRight_net_0[703] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3963[704] = \demux_1:tmp__demux_1_3_reg\[1256]
Removing Lhs of wire tmpOE__Trig_SideRight_net_0[710] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3961[711] = \demux_1:tmp__demux_1_5_reg\[1258]
Removing Rhs of wire \QuadDec_Right:Net_1275\[720] = \QuadDec_Right:Cnt16:Net_49\[721]
Removing Rhs of wire \QuadDec_Right:Net_1275\[720] = \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\[777]
Removing Lhs of wire \QuadDec_Right:Cnt16:Net_89\[723] = \QuadDec_Right:Net_1251\[724]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_1\[733] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_0\[734] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_enable\[746] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[738]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:capt_rising\[748] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:capt_falling\[749] = \QuadDec_Right:Cnt16:CounterUDB:prevCapture\[747]
Removing Rhs of wire \QuadDec_Right:Net_1260\[753] = \QuadDec_Right:bQuadDec:state_2\[889]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:final_enable\[755] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[738]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:counter_enable\[756] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[738]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_0\[757] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_status\[758]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_1\[759] = \QuadDec_Right:Cnt16:CounterUDB:per_zero\[760]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_2\[761] = \QuadDec_Right:Cnt16:CounterUDB:overflow_status\[762]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_3\[763] = \QuadDec_Right:Cnt16:CounterUDB:underflow_status\[764]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_4\[765] = \QuadDec_Right:Cnt16:CounterUDB:hwCapture\[751]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_5\[766] = \QuadDec_Right:Cnt16:CounterUDB:fifo_full\[767]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_6\[768] = \QuadDec_Right:Cnt16:CounterUDB:fifo_nempty\[769]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:overflow\[771] = \QuadDec_Right:Cnt16:CounterUDB:per_FF\[772]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:underflow\[773] = \QuadDec_Right:Cnt16:CounterUDB:status_1\[759]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:tc_i\[776] = \QuadDec_Right:Cnt16:CounterUDB:reload_tc\[754]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[778] = \QuadDec_Right:Cnt16:CounterUDB:cmp_equal\[779]
Removing Rhs of wire \QuadDec_Right:Net_1264\[782] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\[781]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:dp_dir\[786] = \QuadDec_Right:Net_1251\[724]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_2\[787] = \QuadDec_Right:Net_1251\[724]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_1\[788] = \QuadDec_Right:Cnt16:CounterUDB:count_enable\[785]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_0\[789] = \QuadDec_Right:Cnt16:CounterUDB:reload\[752]
Removing Lhs of wire \QuadDec_Right:Net_1290\[866] = \QuadDec_Right:Net_1275\[720]
Removing Lhs of wire \QuadDec_Right:bQuadDec:index_filt\[887] = \QuadDec_Right:Net_1232\[888]
Removing Lhs of wire \QuadDec_Right:Net_1232\[888] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire \QuadDec_Right:bQuadDec:error\[890] = \QuadDec_Right:bQuadDec:state_3\[891]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_0\[894] = \QuadDec_Right:Net_530\[895]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_1\[896] = \QuadDec_Right:Net_611\[897]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_2\[898] = \QuadDec_Right:Net_1260\[753]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_3\[899] = \QuadDec_Right:bQuadDec:error\[890]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_4\[900] = zero[2]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_5\[901] = zero[2]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_6\[902] = zero[2]
Removing Lhs of wire \QuadDec_Right:Net_1229\[906] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \QuadDec_Right:Net_1272\[907] = \QuadDec_Right:Net_1264\[782]
Removing Lhs of wire Net_1088[909] = zero[2]
Removing Lhs of wire tmpOE__Trig_FrontRight_net_0[911] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3965[912] = \demux_1:tmp__demux_1_1_reg\[1254]
Removing Lhs of wire Net_3866[917] = zero[2]
Removing Lhs of wire \PWM_Left_Reverse:Net_107\[919] = zero[2]
Removing Lhs of wire \PWM_Left_Reverse:Net_113\[920] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Trig_FrontLeft_net_0[928] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3964[929] = \demux_1:tmp__demux_1_2_reg\[1255]
Removing Lhs of wire tmpOE__Trig_SideLeft_net_0[935] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3949[936] = \demux_1:tmp__demux_1_6_reg\[1259]
Removing Lhs of wire tmpOE__Echo_BackRight_net_0[942] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Ext_Button_net_0[958] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Echo_SideRight_net_0[966] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Echo_FrontRight_net_0[972] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Echo_FrontLeft_net_0[978] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Echo_SideLeft_net_0[984] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_4190[992] = \Ultrasonic_Timer:Net_55\[993]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:ctrl_enable\[1010] = \Ultrasonic_Timer:TimerUDB:control_7\[1002]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:ctrl_cmode_1\[1012] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:ctrl_cmode_0\[1013] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:ctrl_ic_1\[1016] = \Ultrasonic_Timer:TimerUDB:control_1\[1008]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:ctrl_ic_0\[1017] = \Ultrasonic_Timer:TimerUDB:control_0\[1009]
Removing Rhs of wire \Ultrasonic_Timer:TimerUDB:timer_enable\[1021] = \Ultrasonic_Timer:TimerUDB:runmode_enable\[1095]
Removing Rhs of wire \Ultrasonic_Timer:TimerUDB:run_mode\[1022] = \Ultrasonic_Timer:TimerUDB:hwEnable_reg\[1023]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:trigger_enable\[1025] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:tc_i\[1027] = \Ultrasonic_Timer:TimerUDB:status_tc\[1024]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1034] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1073]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[1035] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\[1090]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[1037] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\[1091]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:capt_fifo_load_int\[1039] = \Ultrasonic_Timer:TimerUDB:capt_int_temp\[1038]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\[1040] = MODIN5_1[1041]
Removing Rhs of wire MODIN5_1[1041] = \Ultrasonic_Timer:TimerUDB:int_capt_count_1\[1032]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\[1042] = MODIN5_0[1043]
Removing Rhs of wire MODIN5_0[1043] = \Ultrasonic_Timer:TimerUDB:int_capt_count_0\[1036]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\[1044] = MODIN6_1[1045]
Removing Rhs of wire MODIN6_1[1045] = \Ultrasonic_Timer:TimerUDB:control_1\[1008]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\[1046] = MODIN6_0[1047]
Removing Rhs of wire MODIN6_0[1047] = \Ultrasonic_Timer:TimerUDB:control_0\[1009]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\[1048] = MODIN5_1[1041]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\[1049] = MODIN5_0[1043]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\[1050] = MODIN6_1[1045]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\[1051] = MODIN6_0[1047]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\[1052] = MODIN5_1[1041]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\[1053] = MODIN5_0[1043]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\[1054] = MODIN6_1[1045]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\[1055] = MODIN6_0[1047]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\[1058] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\[1059] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1057]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\[1061] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\[1060]
Removing Rhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[1073] = \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\[1062]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\[1084] = MODIN5_1[1041]
Removing Lhs of wire MODIN7_1[1085] = MODIN5_1[1041]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\[1086] = MODIN5_0[1043]
Removing Lhs of wire MODIN7_0[1087] = MODIN5_0[1043]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1093] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1094] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:status_6\[1098] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:status_5\[1099] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:status_4\[1100] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:status_0\[1101] = \Ultrasonic_Timer:TimerUDB:status_tc\[1024]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:status_1\[1102] = \Ultrasonic_Timer:TimerUDB:capt_int_temp\[1038]
Removing Rhs of wire \Ultrasonic_Timer:TimerUDB:status_2\[1103] = \Ultrasonic_Timer:TimerUDB:fifo_full\[1104]
Removing Rhs of wire \Ultrasonic_Timer:TimerUDB:status_3\[1105] = \Ultrasonic_Timer:TimerUDB:fifo_nempty\[1106]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:cs_addr_2\[1108] = Net_3973[1033]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:cs_addr_1\[1109] = \Ultrasonic_Timer:TimerUDB:trig_reg\[1097]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:cs_addr_0\[1110] = \Ultrasonic_Timer:TimerUDB:per_zero\[1026]
Removing Lhs of wire tmpOE__Echo_BackLeft_net_0[1194] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__Trig_BackLeft_net_0[1200] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_3962[1201] = \demux_1:tmp__demux_1_4_reg\[1257]
Removing Rhs of wire \I2C:sda_x_wire\[1209] = \I2C:Net_643_1\[1210]
Removing Rhs of wire \I2C:Net_697\[1212] = \I2C:Net_643_2\[1218]
Removing Rhs of wire \I2C:Net_1109_0\[1215] = \I2C:scl_yfb\[1228]
Removing Rhs of wire \I2C:Net_1109_1\[1216] = \I2C:sda_yfb\[1229]
Removing Lhs of wire \I2C:scl_x_wire\[1219] = \I2C:Net_643_0\[1217]
Removing Lhs of wire \I2C:Net_969\[1220] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \I2C:Net_968\[1221] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1231] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1234] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[1242] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[1246] = tmpOE__LED_Front_Blue_net_0[1]
Removing Rhs of wire Net_4066_2[1250] = \TrigReg:control_out_2\[1275]
Removing Rhs of wire Net_4066_2[1250] = \TrigReg:control_2\[1284]
Removing Rhs of wire Net_4066_1[1251] = \TrigReg:control_out_1\[1276]
Removing Rhs of wire Net_4066_1[1251] = \TrigReg:control_1\[1285]
Removing Rhs of wire Net_4066_0[1252] = \TrigReg:control_out_0\[1277]
Removing Rhs of wire Net_4066_0[1252] = \TrigReg:control_0\[1286]
Removing Lhs of wire Net_3993[1253] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \TrigReg:clk\[1263] = zero[2]
Removing Lhs of wire \TrigReg:rst\[1264] = zero[2]
Removing Lhs of wire Net_4164[1289] = zero[2]
Removing Rhs of wire Net_4157[1291] = \PID_Timer:Net_55\[1293]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_enable\[1309] = \PID_Timer:TimerUDB:control_7\[1301]
Removing Lhs of wire \PID_Timer:TimerUDB:ctrl_cmode_1\[1311] = zero[2]
Removing Rhs of wire \PID_Timer:TimerUDB:timer_enable\[1320] = \PID_Timer:TimerUDB:runmode_enable\[1332]
Removing Rhs of wire \PID_Timer:TimerUDB:run_mode\[1321] = \PID_Timer:TimerUDB:hwEnable\[1322]
Removing Lhs of wire \PID_Timer:TimerUDB:run_mode\[1321] = \PID_Timer:TimerUDB:control_7\[1301]
Removing Lhs of wire \PID_Timer:TimerUDB:trigger_enable\[1324] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_i\[1326] = \PID_Timer:TimerUDB:status_tc\[1323]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load_int\[1331] = \PID_Timer:TimerUDB:capt_fifo_load\[1319]
Removing Lhs of wire \PID_Timer:TimerUDB:status_6\[1334] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:status_5\[1335] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:status_4\[1336] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:status_0\[1337] = \PID_Timer:TimerUDB:status_tc\[1323]
Removing Lhs of wire \PID_Timer:TimerUDB:status_1\[1338] = \PID_Timer:TimerUDB:capt_fifo_load\[1319]
Removing Rhs of wire \PID_Timer:TimerUDB:status_2\[1339] = \PID_Timer:TimerUDB:fifo_full\[1340]
Removing Rhs of wire \PID_Timer:TimerUDB:status_3\[1341] = \PID_Timer:TimerUDB:fifo_nempty\[1342]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_2\[1344] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_1\[1345] = \PID_Timer:TimerUDB:trig_reg\[1333]
Removing Lhs of wire \PID_Timer:TimerUDB:cs_addr_0\[1346] = \PID_Timer:TimerUDB:per_zero\[1325]
Removing Lhs of wire tmpOE__LaserGPIO1Pins_net_1[1430] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire tmpOE__LaserGPIO1Pins_net_0[1431] = tmpOE__LED_Front_Blue_net_0[1]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1442] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1457] = \UART:BUART:rx_bitclk_pre\[237]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1466] = \UART:BUART:rx_parity_error_pre\[313]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1467] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:prevCapture\\D\[1472] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\\D\[1473] = \QuadDec_Left:Cnt16:CounterUDB:overflow\[511]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\\D\[1474] = \QuadDec_Left:Cnt16:CounterUDB:status_1\[499]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\\D\[1475] = \QuadDec_Left:Cnt16:CounterUDB:reload_tc\[494]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:prevCompare\\D\[1476] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[518]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1477] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[518]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\\D\[1478] = \QuadDec_Left:Net_1203\[524]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:prevCapture\\D\[1487] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\\D\[1488] = \QuadDec_Right:Cnt16:CounterUDB:overflow\[771]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\\D\[1489] = \QuadDec_Right:Cnt16:CounterUDB:status_1\[759]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\\D\[1490] = \QuadDec_Right:Cnt16:CounterUDB:reload_tc\[754]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:prevCompare\\D\[1491] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[778]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1492] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[778]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\\D\[1493] = \QuadDec_Right:Net_1203\[784]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_0\\D\[1501] = Net_3402[951]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_1\\D\[1502] = \Debouncer:DEBOUNCER[0]:d_sync_0\[950]
Removing Lhs of wire Net_3405D[1504] = zero[2]
Removing Lhs of wire Net_3406D[1505] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:capture_last\\D\[1506] = Net_3921[989]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:hwEnable_reg\\D\[1507] = \Ultrasonic_Timer:TimerUDB:hwEnable\[1029]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:tc_reg_i\\D\[1508] = \Ultrasonic_Timer:TimerUDB:status_tc\[1024]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:capture_out_reg_i\\D\[1509] = \Ultrasonic_Timer:TimerUDB:capt_fifo_load\[1020]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_last\\D\[1515] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:tc_reg_i\\D\[1516] = \PID_Timer:TimerUDB:status_tc\[1323]
Removing Lhs of wire \PID_Timer:TimerUDB:hwEnable_reg\\D\[1517] = \PID_Timer:TimerUDB:control_7\[1301]
Removing Lhs of wire \PID_Timer:TimerUDB:capture_out_reg_i\\D\[1518] = \PID_Timer:TimerUDB:capt_fifo_load\[1319]

------------------------------------------------------
Aliased 0 equations, 359 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_Front_Blue_net_0' (cost = 0):
tmpOE__LED_Front_Blue_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_Left:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Left:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Left:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Left:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Left:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Left:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Left:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:A_j\' (cost = 1):
\QuadDec_Left:bQuadDec:A_j\ <= ((\QuadDec_Left:bQuadDec:quad_A_delayed_0\ and \QuadDec_Left:bQuadDec:quad_A_delayed_1\ and \QuadDec_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:A_k\' (cost = 3):
\QuadDec_Left:bQuadDec:A_k\ <= ((not \QuadDec_Left:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Left:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:B_j\' (cost = 1):
\QuadDec_Left:bQuadDec:B_j\ <= ((\QuadDec_Left:bQuadDec:quad_B_delayed_0\ and \QuadDec_Left:bQuadDec:quad_B_delayed_1\ and \QuadDec_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:B_k\' (cost = 3):
\QuadDec_Left:bQuadDec:B_k\ <= ((not \QuadDec_Left:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Left:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1151\' (cost = 0):
\QuadDec_Left:Net_1151\ <= (not \QuadDec_Left:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1287\' (cost = 0):
\QuadDec_Left:Net_1287\ <= (not \QuadDec_Left:Net_1264\);

Note:  Expanding virtual equation for 'Net_3963' (cost = 1):
Net_3963 <= ((not Net_4066_2 and Net_4066_1 and Net_4066_0));

Note:  Expanding virtual equation for 'Net_3961' (cost = 1):
Net_3961 <= ((not Net_4066_1 and Net_4066_2 and Net_4066_0));

Note:  Expanding virtual equation for '\QuadDec_Right:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Right:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Right:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Right:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Right:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Right:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Right:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:A_j\' (cost = 1):
\QuadDec_Right:bQuadDec:A_j\ <= ((\QuadDec_Right:bQuadDec:quad_A_delayed_0\ and \QuadDec_Right:bQuadDec:quad_A_delayed_1\ and \QuadDec_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:A_k\' (cost = 3):
\QuadDec_Right:bQuadDec:A_k\ <= ((not \QuadDec_Right:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Right:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:B_j\' (cost = 1):
\QuadDec_Right:bQuadDec:B_j\ <= ((\QuadDec_Right:bQuadDec:quad_B_delayed_0\ and \QuadDec_Right:bQuadDec:quad_B_delayed_1\ and \QuadDec_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:B_k\' (cost = 3):
\QuadDec_Right:bQuadDec:B_k\ <= ((not \QuadDec_Right:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Right:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1151\' (cost = 0):
\QuadDec_Right:Net_1151\ <= (not \QuadDec_Right:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1287\' (cost = 0):
\QuadDec_Right:Net_1287\ <= (not \QuadDec_Right:Net_1264\);

Note:  Expanding virtual equation for 'Net_3965' (cost = 1):
Net_3965 <= ((not Net_4066_2 and not Net_4066_1 and Net_4066_0));

Note:  Expanding virtual equation for 'Net_3964' (cost = 1):
Net_3964 <= ((not Net_4066_2 and not Net_4066_0 and Net_4066_1));

Note:  Expanding virtual equation for 'Net_3949' (cost = 1):
Net_3949 <= ((not Net_4066_0 and Net_4066_2 and Net_4066_1));

Note:  Expanding virtual equation for 'Net_3921' (cost = 7):
Net_3921 <= (Net_3913
	OR Net_3908
	OR Net_3922
	OR Net_3918
	OR Net_3912
	OR Net_3907);

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Ultrasonic_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_3907 and not Net_3912 and not Net_3918 and not Net_3922 and not Net_3908 and not Net_3913 and \Ultrasonic_Timer:TimerUDB:capture_last\));

Note:  Virtual signal \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ with ( cost: 114 or cost_inv: 8)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Ultrasonic_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_3907 and not Net_3912 and not Net_3918 and not Net_3922 and not Net_3908 and not Net_3913 and \Ultrasonic_Timer:TimerUDB:capture_last\ and \Ultrasonic_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:hwEnable\' (cost = 24):
\Ultrasonic_Timer:TimerUDB:hwEnable\ <= ((Net_3913 and \Ultrasonic_Timer:TimerUDB:control_7\)
	OR (Net_3908 and \Ultrasonic_Timer:TimerUDB:control_7\)
	OR (Net_3922 and \Ultrasonic_Timer:TimerUDB:control_7\)
	OR (Net_3918 and \Ultrasonic_Timer:TimerUDB:control_7\)
	OR (Net_3912 and \Ultrasonic_Timer:TimerUDB:control_7\)
	OR (Net_3907 and \Ultrasonic_Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:status_tc\' (cost = 52):
\Ultrasonic_Timer:TimerUDB:status_tc\ <= ((\Ultrasonic_Timer:TimerUDB:run_mode\ and \Ultrasonic_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for 'Net_3962' (cost = 1):
Net_3962 <= ((not Net_4066_1 and not Net_4066_0 and Net_4066_2));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN5_1 and not MODIN6_1)
	OR (MODIN5_1 and MODIN6_1));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN5_0 and not MODIN6_0)
	OR (MODIN5_0 and MODIN6_0));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 4):
\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\' (cost = 60):
\Ultrasonic_Timer:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ <= ((not MODIN5_1 and not MODIN5_0 and not MODIN6_1 and not MODIN6_0)
	OR (not MODIN5_1 and not MODIN6_1 and MODIN5_0 and MODIN6_0)
	OR (not MODIN5_0 and not MODIN6_0 and MODIN5_1 and MODIN6_1)
	OR (MODIN5_1 and MODIN5_0 and MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PID_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PID_Timer:TimerUDB:timer_enable\' (cost = 0):
\PID_Timer:TimerUDB:timer_enable\ <= (\PID_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1248\' (cost = 2):
\QuadDec_Left:Net_1248\ <= ((not \QuadDec_Left:Net_1264\ and \QuadDec_Left:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1248\' (cost = 2):
\QuadDec_Right:Net_1248\ <= ((not \QuadDec_Right:Net_1264\ and \QuadDec_Right:Net_1275\));

Note:  Virtual signal Net_3973 with ( cost: 528 or cost_inv: 2)  > 90 or with size: 5 > 102 has been made a (soft) node.
Net_3973 <= ((not Net_4066_0 and Net_4066_2)
	OR (not Net_4066_0 and Net_4066_1)
	OR (not Net_4066_2 and Net_4066_1)
	OR (not Net_4066_1 and Net_4066_0)
	OR (not Net_4066_2 and Net_4066_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 8):
add_vv_vv_MODGEN_7_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_291 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_291 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_291 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_291 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_291 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 70 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PID_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[201] = \UART:BUART:rx_bitclk\[249]
Removing Lhs of wire \UART:BUART:rx_status_0\[299] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[308] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:hwCapture\[491] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:hwCapture\[751] = zero[2]
Removing Lhs of wire \Ultrasonic_Timer:TimerUDB:trig_reg\[1097] = \Ultrasonic_Timer:TimerUDB:timer_enable\[1021]
Removing Lhs of wire \PID_Timer:TimerUDB:capt_fifo_load\[1319] = zero[2]
Removing Lhs of wire \PID_Timer:TimerUDB:trig_reg\[1333] = \PID_Timer:TimerUDB:control_7\[1301]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1449] = \UART:BUART:tx_ctrl_mark_last\[192]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1461] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1462] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1464] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1465] = \UART:BUART:rx_markspace_pre\[312]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1470] = \UART:BUART:rx_parity_bit\[318]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_291 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_291 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj" -dcpsoc3 ece3091-team29.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.334ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 19 September 2017 20:28:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Users\elija\Documents\University Work\Bachelor of Engineering\Semester 2 2017\ECE3091 - Engineering Design\Project\PSOC\ece3091-team29-master\ece3091-team29.cydsn\ece3091-team29.cyprj -d CY8C5888LTI-LP097 ece3091-team29.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Left:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Right:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: Net_3405 from registered to combinatorial
    Converted constant MacroCell: Net_3406 from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PID_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_2386
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_164
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_1747
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_3978
    Digital Clock 5: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 6: Automatic-assigning  clock 'Clock_6'. Fanout=2, Signal=Net_4165
    Digital Clock 7: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_3403
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Right:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Right:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Ultrasonic_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Ultrasonic_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Right:Net_1264\, Duplicate of \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Right:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Net_1264\ (fanout=2)

    Removing \QuadDec_Left:Net_1264\, Duplicate of \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Left:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_Front_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Front_Blue(0)__PA ,
            annotation => Net_244 ,
            pad => LED_Front_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Front_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Front_Green(0)__PA ,
            annotation => Net_245 ,
            pad => LED_Front_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Front_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Front_Red(0)__PA ,
            annotation => Net_246 ,
            pad => LED_Front_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSoC_Button(0)__PA ,
            pad => PSoC_Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            input => Net_286 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_291 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightMotor_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightMotor_Reverse(0)__PA ,
            input => Net_1034 ,
            pad => RightMotor_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ShaftLeft_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShaftLeft_B(0)__PA ,
            fb => Net_2947 ,
            pad => ShaftLeft_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ShaftLeft_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShaftLeft_A(0)__PA ,
            fb => Net_2946 ,
            pad => ShaftLeft_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ShaftRight_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShaftRight_B(0)__PA ,
            fb => Net_2943 ,
            pad => ShaftRight_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ShaftRight_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShaftRight_A(0)__PA ,
            fb => Net_2942 ,
            pad => ShaftRight_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightMotor_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightMotor_Forward(0)__PA ,
            input => Net_174 ,
            pad => RightMotor_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftMotor_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftMotor_Reverse(0)__PA ,
            input => Net_4026 ,
            pad => LeftMotor_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftMotor_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftMotor_Forward(0)__PA ,
            input => Net_184 ,
            pad => LeftMotor_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightLaserSensorXShutPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightLaserSensorXShutPin(0)__PA ,
            pad => RightLaserSensorXShutPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Photodiode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Photodiode(0)__PA ,
            analog_term => Net_252 ,
            annotation => Net_217 ,
            pad => Photodiode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_BackRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_BackRight(0)__PA ,
            input => Net_3963 ,
            pad => Trig_BackRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_SideRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_SideRight(0)__PA ,
            input => Net_3961 ,
            pad => Trig_SideRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_FrontRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_FrontRight(0)__PA ,
            input => Net_3965 ,
            pad => Trig_FrontRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_FrontLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_FrontLeft(0)__PA ,
            input => Net_3964 ,
            pad => Trig_FrontLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_SideLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_SideLeft(0)__PA ,
            input => Net_3949 ,
            pad => Trig_SideLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_BackRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_BackRight(0)__PA ,
            fb => Net_3907 ,
            pad => Echo_BackRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ext_Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Ext_Button(0)__PA ,
            fb => Net_3410 ,
            pad => Ext_Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_SideRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_SideRight(0)__PA ,
            fb => Net_3912 ,
            pad => Echo_SideRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_FrontRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_FrontRight(0)__PA ,
            fb => Net_3918 ,
            pad => Echo_FrontRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_FrontLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_FrontLeft(0)__PA ,
            fb => Net_3922 ,
            pad => Echo_FrontLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_SideLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_SideLeft(0)__PA ,
            fb => Net_3908 ,
            pad => Echo_SideLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_BackLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_BackLeft(0)__PA ,
            fb => Net_3913 ,
            pad => Echo_BackLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_BackLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_BackLeft(0)__PA ,
            input => Net_3962 ,
            pad => Trig_BackLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LaserGPIO1Pins(0)
        Attributes:
            Alias: Left
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, SIO, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LaserGPIO1Pins(0)__PA ,
            pad => LaserGPIO1Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LaserGPIO1Pins(1)
        Attributes:
            Alias: Right
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, SIO, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LaserGPIO1Pins(1)__PA ,
            pad => LaserGPIO1Pins(1)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_Right:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_286, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_286 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_291 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * \QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * !\QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * !\QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_611\ (fanout=1)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913 * \Ultrasonic_Timer:TimerUDB:capture_last\ * 
              \Ultrasonic_Timer:TimerUDB:timer_enable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\
        );
        Output = \Ultrasonic_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3973, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4066_2 * !Net_4066_1 * !Net_4066_0
            + Net_4066_2 * Net_4066_1 * Net_4066_0
        );
        Output = Net_3973 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3965, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * !Net_4066_1 * Net_4066_0
        );
        Output = Net_3965 (fanout=1)

    MacroCell: Name=Net_3964, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * Net_4066_1 * !Net_4066_0
        );
        Output = Net_3964 (fanout=1)

    MacroCell: Name=Net_3963, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * Net_4066_1 * Net_4066_0
        );
        Output = Net_3963 (fanout=1)

    MacroCell: Name=Net_3962, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * !Net_4066_1 * !Net_4066_0
        );
        Output = Net_3962 (fanout=1)

    MacroCell: Name=Net_3961, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * !Net_4066_1 * Net_4066_0
        );
        Output = Net_3961 (fanout=1)

    MacroCell: Name=Net_3949, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * Net_4066_1 * !Net_4066_0
        );
        Output = Net_3949 (fanout=1)

    MacroCell: Name=\PID_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = \PID_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2946
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2947
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2942
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2943
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_Right:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Right:Net_1260\ * \QuadDec_Right:Net_1203\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_291
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251_split\
        );
        Output = \QuadDec_Left:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Left:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1203_split\
        );
        Output = \QuadDec_Left:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\
            + \QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\
            + \QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:error\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Left:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Left:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251_split\
        );
        Output = \QuadDec_Right:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Left:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:Net_1203\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1203_split\
        );
        Output = \QuadDec_Right:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\
            + \QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\
            + \QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:error\
            + !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Right:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Right:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3410
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_3407, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_3407 (fanout=1)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
        );
        Output = \Ultrasonic_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
            + !\Ultrasonic_Timer:TimerUDB:control_7\
        );
        Output = \Ultrasonic_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * !MODIN6_0
            + !Net_3973 * MODIN5_1 * !MODIN5_0 * !MODIN6_1
            + !Net_3973 * MODIN5_1 * !MODIN5_0 * MODIN6_0
        );
        Output = MODIN5_1 (fanout=3)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * !MODIN5_0 * MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * !MODIN5_0 * !MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_0 * MODIN6_0
        );
        Output = MODIN5_0 (fanout=3)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * !MODIN5_0 * !MODIN6_1 * !MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * !MODIN6_1 * MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * !MODIN5_0 * MODIN6_1 * !MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * MODIN5_0 * MODIN6_1 * MODIN6_0
        );
        Output = \Ultrasonic_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
            + !\Ultrasonic_Timer:TimerUDB:control_7\
            + \Ultrasonic_Timer:TimerUDB:timer_enable\ * 
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\
            + Net_3973
            + \Ultrasonic_Timer:TimerUDB:trig_disable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Ultrasonic_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Ultrasonic_Timer:TimerUDB:timer_enable\ * 
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\ * !Net_3973
            + !Net_3973 * \Ultrasonic_Timer:TimerUDB:trig_disable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2386 ,
            cs_addr_2 => \QuadDec_Left:Net_1251\ ,
            cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2386 ,
            cs_addr_2 => \QuadDec_Left:Net_1251\ ,
            cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Left:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2386 ,
            cs_addr_2 => \QuadDec_Right:Net_1251\ ,
            cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2386 ,
            cs_addr_2 => \QuadDec_Right:Net_1251\ ,
            cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Right:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Ultrasonic_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3978 ,
            cs_addr_2 => Net_3973 ,
            cs_addr_1 => \Ultrasonic_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
            f0_load => \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Ultrasonic_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Ultrasonic_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Ultrasonic_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3978 ,
            cs_addr_2 => Net_3973 ,
            cs_addr_1 => \Ultrasonic_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
            f0_load => \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Ultrasonic_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Ultrasonic_Timer:TimerUDB:status_2\ ,
            chain_in => \Ultrasonic_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ultrasonic_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PID_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_4165 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            chain_out => \PID_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PID_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\PID_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_4165 ,
            cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
            z0_comb => \PID_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PID_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PID_Timer:TimerUDB:status_2\ ,
            chain_in => \PID_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PID_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Left:Net_1260\ ,
            clock => Net_2386 ,
            status_6 => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Left:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Left:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Left:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Left:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_2386 ,
            status_3 => \QuadDec_Left:bQuadDec:error\ ,
            status_2 => \QuadDec_Left:Net_1260\ ,
            status_1 => \QuadDec_Left:Net_611\ ,
            status_0 => \QuadDec_Left:Net_530\ ,
            interrupt => Net_2949 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Right:Net_1260\ ,
            clock => Net_2386 ,
            status_6 => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Right:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Right:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Right:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Right:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_2386 ,
            status_3 => \QuadDec_Right:bQuadDec:error\ ,
            status_2 => \QuadDec_Right:Net_1260\ ,
            status_1 => \QuadDec_Right:Net_611\ ,
            status_0 => \QuadDec_Right:Net_530\ ,
            interrupt => Net_2945 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Ultrasonic_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3973 ,
            clock => Net_3978 ,
            status_3 => \Ultrasonic_Timer:TimerUDB:status_3\ ,
            status_2 => \Ultrasonic_Timer:TimerUDB:status_2\ ,
            status_1 => \Ultrasonic_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Ultrasonic_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_4190 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PID_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_4165 ,
            status_3 => \PID_Timer:TimerUDB:status_3\ ,
            status_2 => \PID_Timer:TimerUDB:status_2\ ,
            status_0 => \PID_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_4157 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2386 ,
            control_7 => \QuadDec_Left:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Left:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Left:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Left:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Left:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Left:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Left:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Left:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2386 ,
            control_7 => \QuadDec_Right:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Right:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Right:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Right:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Right:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Right:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Right:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Right:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Ultrasonic_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3978 ,
            control_7 => \Ultrasonic_Timer:TimerUDB:control_7\ ,
            control_6 => \Ultrasonic_Timer:TimerUDB:control_6\ ,
            control_5 => \Ultrasonic_Timer:TimerUDB:control_5\ ,
            control_4 => \Ultrasonic_Timer:TimerUDB:control_4\ ,
            control_3 => \Ultrasonic_Timer:TimerUDB:control_3\ ,
            control_2 => \Ultrasonic_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN6_1 ,
            control_0 => MODIN6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TrigReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TrigReg:control_7\ ,
            control_6 => \TrigReg:control_6\ ,
            control_5 => \TrigReg:control_5\ ,
            control_4 => \TrigReg:control_4\ ,
            control_3 => \TrigReg:control_3\ ,
            control_2 => Net_4066_2 ,
            control_1 => Net_4066_1 ,
            control_0 => Net_4066_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_4165 ,
            control_7 => \PID_Timer:TimerUDB:control_7\ ,
            control_6 => \PID_Timer:TimerUDB:control_6\ ,
            control_5 => \PID_Timer:TimerUDB:control_5\ ,
            control_4 => \PID_Timer:TimerUDB:control_4\ ,
            control_3 => \PID_Timer:TimerUDB:control_3\ ,
            control_2 => \PID_Timer:TimerUDB:control_2\ ,
            control_1 => \PID_Timer:TimerUDB:control_1\ ,
            control_0 => \PID_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =PSoC_Button_Int
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_211 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Left:isr\
        PORT MAP (
            interrupt => Net_2949 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Right:isr\
        PORT MAP (
            interrupt => Net_2945 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Ext_Button_Int
        PORT MAP (
            interrupt => Net_3407 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Ultrasonic_Int
        PORT MAP (
            interrupt => Net_4190 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =PID_Timer_Int
        PORT MAP (
            interrupt => Net_4157 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =Laser_Int
        PORT MAP (
            interrupt => Net_4212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   36 :   12 :   48 : 75.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  101 :   91 :  192 : 52.60 %
  Unique P-terms              :  184 :  200 :  384 : 47.92 %
  Total P-terms               :  208 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.139ms
Tech Mapping phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : Echo_BackLeft(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_BackRight(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Echo_FrontLeft(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Echo_FrontRight(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Echo_SideLeft(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo_SideRight(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Ext_Button(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_Front_Blue(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_Front_Green(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LED_Front_Red(0) (fixed)
[IOP=(12)][IoId=(2)] : LaserGPIO1Pins(0) (fixed)
[IOP=(12)][IoId=(3)] : LaserGPIO1Pins(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LaserGPIO1Pins_SIOREF_0 (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LaserGPIO1Pins_SIOREF_1 (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LeftMotor_Forward(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LeftMotor_Reverse(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PSoC_Button(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Photodiode(0) (fixed)
[IOP=(12)][IoId=(4)] : RightLaserSensorXShutPin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RightLaserSensorXShutPin_SIOREF_0 (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RightMotor_Forward(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RightMotor_Reverse(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1_SIOREF_0 (fixed)
[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1_SIOREF_0 (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ShaftLeft_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ShaftLeft_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : ShaftRight_A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ShaftRight_B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trig_BackLeft(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Trig_BackRight(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Trig_FrontLeft(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Trig_FrontRight(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Trig_SideLeft(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Trig_SideRight(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SC[3]@[FFB(SC,3)] : \TIA:SC\
Comparator[0]@[FFB(Comparator,0)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Vref[7]@[FFB(Vref,7)] : vRef_3
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : Echo_BackLeft(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_BackRight(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Echo_FrontLeft(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Echo_FrontRight(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Echo_SideLeft(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo_SideRight(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Ext_Button(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_Front_Blue(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_Front_Green(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LED_Front_Red(0) (fixed)
[IOP=(12)][IoId=(2)] : LaserGPIO1Pins(0) (fixed)
[IOP=(12)][IoId=(3)] : LaserGPIO1Pins(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LaserGPIO1Pins_SIOREF_0 (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LaserGPIO1Pins_SIOREF_1 (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LeftMotor_Forward(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LeftMotor_Reverse(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PSoC_Button(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Photodiode(0) (fixed)
[IOP=(12)][IoId=(4)] : RightLaserSensorXShutPin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RightLaserSensorXShutPin_SIOREF_0 (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RightMotor_Forward(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RightMotor_Reverse(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1_SIOREF_0 (fixed)
[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1_SIOREF_0 (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ShaftLeft_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ShaftLeft_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : ShaftRight_A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ShaftRight_B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trig_BackLeft(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Trig_BackRight(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Trig_FrontLeft(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Trig_FrontRight(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Trig_SideLeft(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Trig_SideRight(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
SC[2]@[FFB(SC,2)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Vref[7]@[FFB(Vref,7)] : vRef_3

Analog Placement phase: Elapsed time ==> 0s.986ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[2]@[FFB(Comparator,2)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3629 {
    common_vref_vccd
    common_vref_vccd_x_sio_p12_45
    sio_p12_45
    common_vref_vccd_x_sio_p12_23
    sio_p12_23
    common_vref_vccd_x_sio_p12_01
    sio_p12_01
  }
  Net: Net_252 {
    sc_2_vin
    agl0_x_sc_2_vin
    agl0
    agl0_x_p2_0
    p2_0
  }
  Net: Net_1 {
    sc_2_vout
    agl4_x_sc_2_vout
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_2 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: Net_215 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
    sc_2_bgref
    sc_2_bgref_x_sc_2_vref
    sc_2_vref
  }
  Net: __vref_1024_master__ {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
    sc_2_bgref
    sc_2_bgref_x_sc_2_vref
    sc_2_vref
  }
}
Map of item to net {
  common_vref_vccd                                 -> Net_3629
  common_vref_vccd_x_sio_p12_45                    -> Net_3629
  sio_p12_45                                       -> Net_3629
  common_vref_vccd_x_sio_p12_23                    -> Net_3629
  sio_p12_23                                       -> Net_3629
  common_vref_vccd_x_sio_p12_01                    -> Net_3629
  sio_p12_01                                       -> Net_3629
  sc_2_vin                                         -> Net_252
  agl0_x_sc_2_vin                                  -> Net_252
  agl0                                             -> Net_252
  agl0_x_p2_0                                      -> Net_252
  p2_0                                             -> Net_252
  sc_2_vout                                        -> Net_1
  agl4_x_sc_2_vout                                 -> Net_1
  agl4                                             -> Net_1
  agl4_x_dsm_0_vplus                               -> Net_1
  dsm_0_vplus                                      -> Net_1
  common_vref_1024                                 -> Net_2
  comp_02_vref_1024                                -> Net_2
  comp_02_vref_1024_x_comp_2_vminus                -> Net_2
  comp_2_vminus                                    -> Net_2
  agl5_x_comp_2_vminus                             -> Net_2
  agl5                                             -> Net_2
  agl5_x_dsm_0_vminus                              -> Net_2
  dsm_0_vminus                                     -> Net_2
  sc_2_bgref                                       -> Net_215
  sc_2_bgref_x_sc_2_vref                           -> Net_215
  sc_2_vref                                        -> Net_215
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.47
                   Pterms :            4.65
               Macrocells :            2.35
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      11.41 :       4.59
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:error\
            + !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_286, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_286 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251_split\
        );
        Output = \QuadDec_Right:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2386 ,
        cs_addr_2 => \QuadDec_Right:Net_1251\ ,
        cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Right:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Right:Net_1260\ ,
        clock => Net_2386 ,
        status_6 => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Right:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Right:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Right:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1203\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1203_split\
        );
        Output = \QuadDec_Right:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2942
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Right:Net_1260\ * \QuadDec_Right:Net_1203\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_1260\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:error\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251_split\
        );
        Output = \QuadDec_Left:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2947
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2386 ,
        cs_addr_2 => \QuadDec_Left:Net_1251\ ,
        cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Left:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Left:Net_1260\ ,
        clock => Net_2386 ,
        status_6 => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Left:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Left:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Left:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_530\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * \QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_1275\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Net_611\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * !\QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Left:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_2386 ,
        status_3 => \QuadDec_Left:bQuadDec:error\ ,
        status_2 => \QuadDec_Left:Net_1260\ ,
        status_1 => \QuadDec_Left:Net_611\ ,
        status_0 => \QuadDec_Left:Net_530\ ,
        interrupt => Net_2949 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_291
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Net_611\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * !\QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_291 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Net_1275\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_291 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2386 ,
        cs_addr_2 => \QuadDec_Right:Net_1251\ ,
        cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_530\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\
            + \QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2946
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Right:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_2386 ,
        status_3 => \QuadDec_Right:bQuadDec:error\ ,
        status_2 => \QuadDec_Right:Net_1260\ ,
        status_1 => \QuadDec_Right:Net_611\ ,
        status_0 => \QuadDec_Right:Net_530\ ,
        interrupt => Net_2945 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2386 ,
        control_7 => \QuadDec_Left:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Left:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Left:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Left:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Left:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Left:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Left:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Left:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\
            + \QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2943
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\
            + \QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:Net_1203\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2386 ,
        cs_addr_2 => \QuadDec_Left:Net_1251\ ,
        cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Net_1203\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1203_split\
        );
        Output = \QuadDec_Left:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\
            + \QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_291 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3963, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * Net_4066_1 * Net_4066_0
        );
        Output = Net_3963 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Ultrasonic_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3978 ,
        cs_addr_2 => Net_3973 ,
        cs_addr_1 => \Ultrasonic_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
        f0_load => \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Ultrasonic_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Ultrasonic_Timer:TimerUDB:status_2\ ,
        chain_in => \Ultrasonic_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ultrasonic_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2386 ,
        control_7 => \QuadDec_Right:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Right:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Right:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Right:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Right:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Right:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Right:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Right:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PID_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PID_Timer:TimerUDB:control_7\ * \PID_Timer:TimerUDB:per_zero\
        );
        Output = \PID_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PID_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_4165 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        chain_out => \PID_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PID_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\PID_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_4165 ,
        status_3 => \PID_Timer:TimerUDB:status_3\ ,
        status_2 => \PID_Timer:TimerUDB:status_2\ ,
        status_0 => \PID_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_4157 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_4165 ,
        control_7 => \PID_Timer:TimerUDB:control_7\ ,
        control_6 => \PID_Timer:TimerUDB:control_6\ ,
        control_5 => \PID_Timer:TimerUDB:control_5\ ,
        control_4 => \PID_Timer:TimerUDB:control_4\ ,
        control_3 => \PID_Timer:TimerUDB:control_3\ ,
        control_2 => \PID_Timer:TimerUDB:control_2\ ,
        control_1 => \PID_Timer:TimerUDB:control_1\ ,
        control_0 => \PID_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3407, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_3407 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3403) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3410
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Ultrasonic_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3973 ,
        clock => Net_3978 ,
        status_3 => \Ultrasonic_Timer:TimerUDB:status_3\ ,
        status_2 => \Ultrasonic_Timer:TimerUDB:status_2\ ,
        status_1 => \Ultrasonic_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Ultrasonic_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_4190 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3964, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * Net_4066_1 * !Net_4066_0
        );
        Output = Net_3964 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * !MODIN6_0
            + !Net_3973 * MODIN5_1 * !MODIN5_0 * !MODIN6_1
            + !Net_3973 * MODIN5_1 * !MODIN5_0 * MODIN6_0
        );
        Output = MODIN5_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
            + !\Ultrasonic_Timer:TimerUDB:control_7\
            + \Ultrasonic_Timer:TimerUDB:timer_enable\ * 
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\
            + Net_3973
            + \Ultrasonic_Timer:TimerUDB:trig_disable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
            + !\Ultrasonic_Timer:TimerUDB:control_7\
        );
        Output = \Ultrasonic_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_3949, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * Net_4066_1 * !Net_4066_0
        );
        Output = Net_3949 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3962, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * !Net_4066_1 * !Net_4066_0
        );
        Output = Net_3962 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * !MODIN5_0 * MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * !MODIN5_0 * !MODIN6_1
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_0 * MODIN6_0
        );
        Output = MODIN5_0 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\Ultrasonic_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3978 ,
        control_7 => \Ultrasonic_Timer:TimerUDB:control_7\ ,
        control_6 => \Ultrasonic_Timer:TimerUDB:control_6\ ,
        control_5 => \Ultrasonic_Timer:TimerUDB:control_5\ ,
        control_4 => \Ultrasonic_Timer:TimerUDB:control_4\ ,
        control_3 => \Ultrasonic_Timer:TimerUDB:control_3\ ,
        control_2 => \Ultrasonic_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN6_1 ,
        control_0 => MODIN6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\
        );
        Output = \Ultrasonic_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913 * \Ultrasonic_Timer:TimerUDB:capture_last\ * 
              \Ultrasonic_Timer:TimerUDB:timer_enable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * !MODIN5_0 * !MODIN6_1 * !MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              !MODIN5_1 * MODIN5_0 * !MODIN6_1 * MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * !MODIN5_0 * MODIN6_1 * !MODIN6_0
            + \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ * !Net_3973 * 
              MODIN5_1 * MODIN5_0 * MODIN6_1 * MODIN6_0
        );
        Output = \Ultrasonic_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Ultrasonic_Timer:TimerUDB:timer_enable\ * 
              \Ultrasonic_Timer:TimerUDB:run_mode\ * 
              \Ultrasonic_Timer:TimerUDB:per_zero\ * !Net_3973
            + !Net_3973 * \Ultrasonic_Timer:TimerUDB:trig_disable\
        );
        Output = \Ultrasonic_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ultrasonic_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3978 ,
        cs_addr_2 => Net_3973 ,
        cs_addr_1 => \Ultrasonic_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Ultrasonic_Timer:TimerUDB:per_zero\ ,
        f0_load => \Ultrasonic_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Ultrasonic_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Ultrasonic_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\TrigReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TrigReg:control_7\ ,
        control_6 => \TrigReg:control_6\ ,
        control_5 => \TrigReg:control_5\ ,
        control_4 => \TrigReg:control_4\ ,
        control_3 => \TrigReg:control_3\ ,
        control_2 => Net_4066_2 ,
        control_1 => Net_4066_1 ,
        control_0 => Net_4066_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=11, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Ultrasonic_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3978) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3907 * !Net_3912 * !Net_3918 * !Net_3922 * !Net_3908 * 
              !Net_3913
        );
        Output = \Ultrasonic_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3973, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4066_2 * !Net_4066_1 * !Net_4066_0
            + Net_4066_2 * Net_4066_1 * Net_4066_0
        );
        Output = Net_3973 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3961, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4066_2 * !Net_4066_1 * Net_4066_0
        );
        Output = Net_3961 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PID_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_4165 ,
        cs_addr_1 => \PID_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PID_Timer:TimerUDB:per_zero\ ,
        z0_comb => \PID_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PID_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PID_Timer:TimerUDB:status_2\ ,
        chain_in => \PID_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PID_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3965, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4066_2 * !Net_4066_1 * Net_4066_0
        );
        Output = Net_3965 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Ext_Button_Int
        PORT MAP (
            interrupt => Net_3407 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =PID_Timer_Int
        PORT MAP (
            interrupt => Net_4157 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Ultrasonic_Int
        PORT MAP (
            interrupt => Net_4190 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\QuadDec_Left:isr\
        PORT MAP (
            interrupt => Net_2949 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\QuadDec_Right:isr\
        PORT MAP (
            interrupt => Net_2945 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =PSoC_Button_Int
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =Laser_Int
        PORT MAP (
            interrupt => Net_4212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_211 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =Ext_Button
        PORT MAP (
            in_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            out_reset => zero );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "7e31d426-8d67-4066-8483-1840e8e27169"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo_SideRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_SideRight(0)__PA ,
        fb => Net_3912 ,
        pad => Echo_SideRight(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_BackRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_BackRight(0)__PA ,
        fb => Net_3907 ,
        pad => Echo_BackRight(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Ext_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Ext_Button(0)__PA ,
        fb => Net_3410 ,
        pad => Ext_Button(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RightMotor_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightMotor_Forward(0)__PA ,
        input => Net_174 ,
        pad => RightMotor_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RightMotor_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightMotor_Reverse(0)__PA ,
        input => Net_1034 ,
        pad => RightMotor_Reverse(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = ShaftRight_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShaftRight_A(0)__PA ,
        fb => Net_2942 ,
        pad => ShaftRight_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ShaftRight_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShaftRight_B(0)__PA ,
        fb => Net_2943 ,
        pad => ShaftRight_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ShaftLeft_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShaftLeft_A(0)__PA ,
        fb => Net_2946 ,
        pad => ShaftLeft_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ShaftLeft_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShaftLeft_B(0)__PA ,
        fb => Net_2947 ,
        pad => ShaftLeft_B(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =PSoC_Button
        PORT MAP (
            in_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            out_reset => zero ,
            interrupt => Net_76 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Photodiode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Photodiode(0)__PA ,
        analog_term => Net_252 ,
        annotation => Net_217 ,
        pad => Photodiode(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PSoC_Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSoC_Button(0)__PA ,
        pad => PSoC_Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LeftMotor_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftMotor_Forward(0)__PA ,
        input => Net_184 ,
        pad => LeftMotor_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LeftMotor_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftMotor_Reverse(0)__PA ,
        input => Net_4026 ,
        pad => LeftMotor_Reverse(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_Front_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Front_Blue(0)__PA ,
        annotation => Net_244 ,
        pad => LED_Front_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_Front_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Front_Green(0)__PA ,
        annotation => Net_245 ,
        pad => LED_Front_Green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_Front_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Front_Red(0)__PA ,
        annotation => Net_246 ,
        pad => LED_Front_Red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trig_BackLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_BackLeft(0)__PA ,
        input => Net_3962 ,
        pad => Trig_BackLeft(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Trig_SideLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_SideLeft(0)__PA ,
        input => Net_3949 ,
        pad => Trig_SideLeft(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Trig_FrontLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_FrontLeft(0)__PA ,
        input => Net_3964 ,
        pad => Trig_FrontLeft(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Trig_FrontRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_FrontRight(0)__PA ,
        input => Net_3965 ,
        pad => Trig_FrontRight(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trig_SideRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_SideRight(0)__PA ,
        input => Net_3961 ,
        pad => Trig_SideRight(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trig_BackRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_BackRight(0)__PA ,
        input => Net_3963 ,
        pad => Trig_BackRight(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Echo_BackLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_BackLeft(0)__PA ,
        fb => Net_3913 ,
        pad => Echo_BackLeft(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =LaserGPIO1Pins
        PORT MAP (
            siovref_1 => Net_3629 ,
            siovref_0 => Net_3629 ,
            in_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_Front_Blue_net_0 ,
            out_reset => zero ,
            interrupt => Net_4212 );
        Properties:
        {
            drive_mode = "001001"
            ibuf_enabled = "11"
            id = "59ec62d3-3464-472d-8f78-27bd19c70158"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "1010"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "Left,Right"
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 2
            sio_hifreq = "11"
            sio_hyst = "00"
            sio_ibuf = "11"
            sio_info = "0101"
            sio_obuf = "00"
            sio_refsel = "11"
            sio_vohsel = "000000"
            sio_vtrip = "00"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LaserGPIO1Pins(0)
    Attributes:
        Alias: Left
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, SIO, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LaserGPIO1Pins(0)__PA ,
        pad => LaserGPIO1Pins(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LaserGPIO1Pins(1)
    Attributes:
        Alias: Right
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, SIO, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LaserGPIO1Pins(1)__PA ,
        pad => LaserGPIO1Pins(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RightLaserSensorXShutPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightLaserSensorXShutPin(0)__PA ,
        pad => RightLaserSensorXShutPin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_291 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        input => Net_286 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo_SideLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_SideLeft(0)__PA ,
        fb => Net_3908 ,
        pad => Echo_SideLeft(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_FrontLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_FrontLeft(0)__PA ,
        fb => Net_3922 ,
        pad => Echo_FrontLeft(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Echo_FrontRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_FrontRight(0)__PA ,
        fb => Net_3918 ,
        pad => Echo_FrontRight(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_2386 ,
            dclk_1 => Net_2386_local ,
            dclk_glb_2 => Net_164 ,
            dclk_2 => Net_164_local ,
            dclk_glb_3 => Net_1747 ,
            dclk_3 => Net_1747_local ,
            dclk_glb_4 => Net_3978 ,
            dclk_4 => Net_3978_local ,
            dclk_glb_5 => \UART:Net_9\ ,
            dclk_5 => \UART:Net_9_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_6 => Net_4165 ,
            dclk_6 => Net_4165_local ,
            dclk_glb_7 => Net_3403 ,
            dclk_7 => Net_3403_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_2 );
        Properties:
        {
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_1 ,
            vminus => Net_2 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_211 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_215 ,
            vin => Net_252 ,
            modout => \TIA:Net_60\ ,
            vout => Net_1 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Left_Forward:PWMHW\
        PORT MAP (
            clock => Net_1747 ,
            enable => __ONE__ ,
            tc => \PWM_Left_Forward:Net_63\ ,
            cmp => Net_184 ,
            irq => \PWM_Left_Forward:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Left_Reverse:PWMHW\
        PORT MAP (
            clock => Net_1747 ,
            enable => __ONE__ ,
            tc => \PWM_Left_Reverse:Net_63\ ,
            cmp => Net_4026 ,
            irq => \PWM_Left_Reverse:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_Right_Forward:PWMHW\
        PORT MAP (
            clock => Net_164 ,
            enable => __ONE__ ,
            tc => \PWM_Right_Forward:Net_63\ ,
            cmp => Net_174 ,
            irq => \PWM_Right_Forward:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\PWM_Right_Reverse:PWMHW\
        PORT MAP (
            clock => Net_164 ,
            enable => __ONE__ ,
            tc => \PWM_Right_Reverse:Net_63\ ,
            cmp => Net_1034 ,
            irq => \PWM_Right_Reverse:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_215 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,7): 
    vrefcell: Name =vRef_3
        PORT MAP (
            vout => Net_3629 );
        Properties:
        {
            autoenable = 1
            guid = "817FE833-8E9C-4913-A993-4CBE25101301"
            ignoresleep = 0
            name = "Vccd (1.8V SIO Only)"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |           Echo_SideRight(0) | FB(Net_3912)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           Echo_BackRight(0) | FB(Net_3907)
     |   5 |     * |   FALLING |      RES_PULL_UP |               Ext_Button(0) | FB(Net_3410)
     |   6 |     * |      NONE |         CMOS_OUT |       RightMotor_Forward(0) | In(Net_174)
     |   7 |     * |      NONE |         CMOS_OUT |       RightMotor_Reverse(0) | In(Net_1034)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |             ShaftRight_A(0) | FB(Net_2942)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |             ShaftRight_B(0) | FB(Net_2943)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              ShaftLeft_A(0) | FB(Net_2946)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |              ShaftLeft_B(0) | FB(Net_2947)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |               Photodiode(0) | Analog(Net_252)
     |   2 |     * |   FALLING |      RES_PULL_UP |              PSoC_Button(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        LeftMotor_Forward(0) | In(Net_184)
     |   4 |     * |      NONE |         CMOS_OUT |        LeftMotor_Reverse(0) | In(Net_4026)
     |   5 |     * |      NONE |         CMOS_OUT |           LED_Front_Blue(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          LED_Front_Green(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            LED_Front_Red(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |            Trig_BackLeft(0) | In(Net_3962)
     |   1 |     * |      NONE |         CMOS_OUT |            Trig_SideLeft(0) | In(Net_3949)
     |   3 |     * |      NONE |         CMOS_OUT |           Trig_FrontLeft(0) | In(Net_3964)
     |   4 |     * |      NONE |         CMOS_OUT |          Trig_FrontRight(0) | In(Net_3965)
     |   5 |     * |      NONE |         CMOS_OUT |           Trig_SideRight(0) | In(Net_3961)
     |   6 |     * |      NONE |         CMOS_OUT |           Trig_BackRight(0) | In(Net_3963)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            Echo_BackLeft(0) | FB(Net_3913)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                    SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                    SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |   FALLING |     HI_Z_DIGITAL |           LaserGPIO1Pins(0) | 
     |   3 |     * |   FALLING |     HI_Z_DIGITAL |           LaserGPIO1Pins(1) | 
     |   4 |     * |      NONE |         CMOS_OUT | RightLaserSensorXShutPin(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                       Rx(0) | FB(Net_291)
     |   7 |     * |      NONE |         CMOS_OUT |                       Tx(0) | In(Net_286)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |            Echo_SideLeft(0) | FB(Net_3908)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           Echo_FrontLeft(0) | FB(Net_3922)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          Echo_FrontRight(0) | FB(Net_3918)
----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.034ms
Digital Placement phase: Elapsed time ==> 6s.996ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.524ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ece3091-team29_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.772ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.344ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.345ms
API generation phase: Elapsed time ==> 2s.372ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
