
---------- Begin Simulation Statistics ----------
final_tick                               1977537647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702152                       # Number of bytes of host memory used
host_op_rate                                    75115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31455.47                       # Real time elapsed on the host
host_tick_rate                               62867838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355156749                       # Number of instructions simulated
sim_ops                                    2362765649                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.977538                       # Number of seconds simulated
sim_ticks                                1977537647500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.812857                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              298501649                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339929321                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         27049509                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        464358677                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40226659                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40901026                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          674367                       # Number of indirect misses.
system.cpu0.branchPred.lookups              591233522                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3957957                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17532551                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555091932                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62037184                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      101844127                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225068637                       # Number of instructions committed
system.cpu0.commit.committedOps            2228875778                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3663580163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.608387                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380018                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2600366770     70.98%     70.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    628485342     17.15%     88.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    149346518      4.08%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145185309      3.96%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45443623      1.24%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16123930      0.44%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8690550      0.24%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7900937      0.22%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62037184      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3663580163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169101                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151162927                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691592539                       # Number of loads committed
system.cpu0.commit.membars                    7608867                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608873      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238958092     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695394392     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264794889     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228875778                       # Class of committed instruction
system.cpu0.commit.refs                     960189309                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225068637                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228875778                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.773944                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.773944                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            730037334                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9529846                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           295226236                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2370115381                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1319418464                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1611283025                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17548531                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24048797                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11606529                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  591233522                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                402243886                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2369757256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10815399                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2414493831                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               54130992                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149788                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1293070979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338728308                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.611706                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3689893883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.655385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1999281798     54.18%     54.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1244314635     33.72%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               232703045      6.31%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               169366497      4.59%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33190289      0.90%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6119966      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1110239      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806991      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3689893883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      257254369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17797464                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567921966                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586941                       # Inst execution rate
system.cpu0.iew.exec_refs                  1012690951                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278386491                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              591728578                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            730980820                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810809                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10125648                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280677124                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2330667303                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734304460                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10484987                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2316743953                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3789116                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9196791                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17548531                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17269859                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       455881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        38162044                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       162363                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16209                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9114699                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39388281                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12080354                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16209                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2022660                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15774804                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1049340471                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2298839430                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838535                       # average fanout of values written-back
system.cpu0.iew.wb_producers                879909131                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582405                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2299019224                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2832829666                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1469347298                       # number of integer regfile writes
system.cpu0.ipc                              0.563715                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.563715                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611749      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1280577293     55.03%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18648835      0.80%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802434      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           741461419     31.86%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          275127156     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2327228940                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5341716                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002295                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1038732     19.45%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    63      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3681709     68.92%     88.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               621208     11.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324958849                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8350095718                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2298839376                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2432473436                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2319247447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2327228940                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419856                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      101791522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           402351                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33079991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3689893883                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630703                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.861535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2074571181     56.22%     56.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1086570509     29.45%     85.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          376147434     10.19%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130563329      3.54%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17441671      0.47%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1953095      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1777578      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             476739      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             392347      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3689893883                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589598                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35681980                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8011926                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           730980820                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280677124                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3947148252                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7927233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              636507521                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421505038                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27204780                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1339584970                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22255023                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                72789                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2888621023                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2358765814                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1514865294                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1600380144                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              46556324                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17548531                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             95641340                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                93360252                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               48                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2888620975                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231377                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8845                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55883389                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5932225743                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4687809938                       # The number of ROB writes
system.cpu0.timesIdled                       40375837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.585371                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18014964                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19249765                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1781201                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32563349                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            927641                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         938028                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10387                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35830146                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47466                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1376267                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521258                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3229747                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15318242                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130088112                       # Number of instructions committed
system.cpu1.commit.committedOps             133889871                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    705599849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.861042                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    650258162     92.16%     92.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27460065      3.89%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9197945      1.30%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8673107      1.23%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2069018      0.29%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       801946      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3478196      0.49%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       431663      0.06%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3229747      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    705599849                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457665                       # Number of function calls committed.
system.cpu1.commit.int_insts                125293717                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893245                       # Number of loads committed
system.cpu1.commit.membars                    7603287                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603287      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77465995     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694822     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125623      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133889871                       # Class of committed instruction
system.cpu1.commit.refs                      48820457                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130088112                       # Number of Instructions Simulated
system.cpu1.committedOps                    133889871                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.463377                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.463377                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            624741439                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421375                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17272579                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155292297                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22717181                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50906704                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1377930                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1189161                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8723328                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35830146                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23411250                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    681312945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               354673                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157070654                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3565728                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050414                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25370772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18942605                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221002                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         708466582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.227072                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               611414407     86.30%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56819660      8.02%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24473540      3.45%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10376375      1.46%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3798924      0.54%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  721634      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  861642      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     390      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           708466582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2253874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1502617                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31610876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203558                       # Inst execution rate
system.cpu1.iew.exec_refs                    52408416                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12364134                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              528200403                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40378128                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802255                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1427569                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12783425                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149194399                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40044282                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1249515                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144673070                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3831205                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4122512                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1377930                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12573962                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       115764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1138678                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        42703                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1936                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4218                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3484883                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       856213                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1936                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       512164                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990453                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84143571                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143286400                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834033                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70178541                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201607                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143343215                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179642212                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96341270                       # number of integer regfile writes
system.cpu1.ipc                              0.183037                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183037                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85536772     58.62%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44165421     30.27%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8616859      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145922585                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4431551                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030369                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 842585     19.01%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3148328     71.04%     90.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               440634      9.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142750734                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1005178396                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143286388                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164500567                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137788718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145922585                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405681                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15304527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           435121                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6994208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    708466582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.670803                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          619284833     87.41%     87.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57847955      8.17%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17858522      2.52%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6000217      0.85%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5098647      0.72%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             932945      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1016168      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             217746      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209549      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      708466582                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205316                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23923292                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2314798                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40378128                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12783425                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       710720456                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3244335720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              565425580                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89339315                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              23572271                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25868171                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4757647                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35207                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191193193                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153049744                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102872375                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54353284                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31989280                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1377930                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61407291                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13533060                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191193181                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34326                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49654859                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           630                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   851578072                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301291185                       # The number of ROB writes
system.cpu1.timesIdled                          56845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8207248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16290544                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       731442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       145708                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92954988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6253838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185896636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6399546                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2971622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5500931                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2582230                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            242                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5235033                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5235032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2971622                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           153                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24497198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24497198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    877285440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               877285440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8207383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8207383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8207383                       # Request fanout histogram
system.membus.respLayer1.occupancy        44444547250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40840789000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       660603250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   863937155.502109                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2110736500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1973574028000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3963619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348754876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348754876                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348754876                       # number of overall hits
system.cpu0.icache.overall_hits::total      348754876                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53489010                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53489010                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53489010                       # number of overall misses
system.cpu0.icache.overall_misses::total     53489010                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 680327200996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 680327200996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 680327200996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 680327200996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    402243886                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    402243886                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    402243886                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    402243886                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132977                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132977                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132977                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132977                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12719.009026                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12719.009026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12719.009026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12719.009026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1938                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.925373                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47811560                       # number of writebacks
system.cpu0.icache.writebacks::total         47811560                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5677415                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5677415                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5677415                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5677415                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47811595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47811595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47811595                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47811595                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 584967176996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 584967176996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 584967176996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 584967176996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.118862                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.118862                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.118862                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.118862                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12234.839206                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12234.839206                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12234.839206                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12234.839206                       # average overall mshr miss latency
system.cpu0.icache.replacements              47811560                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348754876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348754876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53489010                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53489010                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 680327200996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 680327200996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    402243886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    402243886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132977                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132977                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12719.009026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12719.009026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5677415                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5677415                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47811595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47811595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 584967176996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 584967176996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.118862                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.118862                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12234.839206                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12234.839206                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.985303                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          396565054                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47811562                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.294334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.985303                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999541                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999541                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        852299366                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       852299366                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    889061302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       889061302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    889061302                       # number of overall hits
system.cpu0.dcache.overall_hits::total      889061302                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     60486966                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      60486966                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     60486966                       # number of overall misses
system.cpu0.dcache.overall_misses::total     60486966                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2284361613606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2284361613606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2284361613606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2284361613606                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949548268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949548268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949548268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949548268                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063701                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063701                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063701                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063701                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37766.179471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37766.179471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37766.179471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37766.179471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     30159789                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2406143                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           459230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          26850                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.674692                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.614264                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41427655                       # number of writebacks
system.cpu0.dcache.writebacks::total         41427655                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20517299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20517299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20517299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20517299                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39969667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39969667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39969667                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39969667                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 887676395614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 887676395614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 887676395614                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 887676395614                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042093                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22208.751342                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22208.751342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22208.751342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22208.751342                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41427655                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    637803246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      637803246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46955974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46955974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1424172370000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1424172370000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    684759220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    684759220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30329.950562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30329.950562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11931743                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11931743                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35024231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35024231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 660391541500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 660391541500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18855.275980                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18855.275980                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251258056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     251258056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13530992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13530992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 860189243606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 860189243606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264789048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264789048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051101                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051101                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63571.779778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63571.779778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8585556                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8585556                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4945436                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4945436                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 227284854114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 227284854114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45958.506816                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45958.506816                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2693                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2693                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16569000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16569000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.453214                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.453214                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6152.617898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6152.617898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2679                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2679                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002356                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66321.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66321.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       618000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       618000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024578                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024578                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4291.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4291.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024578                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024578                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3305.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3305.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133537282500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133537282500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91139.410851                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91139.410851                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132072084500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132072084500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385390                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385390                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90139.410851                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90139.410851                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994869                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          932841999                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41434634                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.513581                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994869                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1948158526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1948158526                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47710054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36543824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               51563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              427691                       # number of demand (read+write) hits
system.l2.demand_hits::total                 84733132                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47710054                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36543824                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              51563                       # number of overall hits
system.l2.overall_hits::.cpu1.data             427691                       # number of overall hits
system.l2.overall_hits::total                84733132                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            101538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4883529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3208511                       # number of demand (read+write) misses
system.l2.demand_misses::total                8207678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           101538                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4883529                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14100                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3208511                       # number of overall misses
system.l2.overall_misses::total               8207678                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8863412500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 495251547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1342786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 342980183000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     848437928500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8863412500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 495251547000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1342786000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 342980183000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    848437928500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47811592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41427353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3636202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92940810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47811592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41427353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3636202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92940810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.117882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.214733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882380                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.117882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.214733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882380                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87291.580492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101412.635617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95233.049645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106896.994587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103371.249274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87291.580492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101412.635617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95233.049645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106896.994587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103371.249274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5500934                       # number of writebacks
system.l2.writebacks::total                   5500934                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1020                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1020                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       101396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4883285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3208087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8206658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       101396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4883285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3208087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8206658                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7840156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 446405181001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1191581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 310875626502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 766312545503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7840156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 446405181001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1191581500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 310875626502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 766312545503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.117876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.211535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.882263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.117876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.211535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.882263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77322.147816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91414.935029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85787.005040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96903.739363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93376.931938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77322.147816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91414.935029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85787.005040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96903.739363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93376.931938                       # average overall mshr miss latency
system.l2.replacements                       14480281                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9449581                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9449581                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9449581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9449581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83132786                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83132786                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83132786                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83132786                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       447500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       507500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16574.074074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3529.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11534.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       537500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       327500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       865000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19907.407407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19264.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19659.090909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3386990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           252204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3639194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3016590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2218445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5235035                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 310577722500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 235413816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  545991539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6403580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8874229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.471079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.589914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102956.557736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106116.589097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104295.680736                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3016590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2218445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5235035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 280411822001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 213229366001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 493641188002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.471079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.589914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92956.557570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96116.588872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94295.680545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47710054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         51563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47761617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       101538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8863412500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1342786000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10206198500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47811592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47877255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.214733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87291.580492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95233.049645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88259.901589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          142                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       101396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7840156500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1191581500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9031738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.211535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77322.147816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85787.005040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78342.018979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33156834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       175487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33332321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1866939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       990066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2857005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 184673824500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107566366500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 292240191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35023773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1165553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36189326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.053305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.849439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98917.974556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108645.652411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102289.002294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          424                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1866695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       989642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2856337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 165993359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97646260501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 263639619501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.053298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.849075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88923.664016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98668.266404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92299.900012                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data          137                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             153                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          137                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          153                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2687500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       316000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3003500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19616.788321                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19630.718954                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                   185522126                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14480281                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.812053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.211802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.319745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.185749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.255651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.424777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1498667513                       # Number of tag accesses
system.l2.tags.data_accesses               1498667513                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6489280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     312530048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        888960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     205317568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          525225856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6489280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       888960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7378240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    352059584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       352059584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         101395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4883282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3208087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8206654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5500931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5500931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3281495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        158039999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           449529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103824859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             265595882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3281495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       449529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3731024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178029270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178029270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178029270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3281495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       158039999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          449529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103824859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            443625152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5492432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    101395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4838368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3145591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019842712250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336124                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336124                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19099829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5168120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8206654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5500931                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8206654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5500931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8499                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            414676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            425807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            529918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            755524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            569179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            540794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            563551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            520510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            497431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            504687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           585281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           440452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           452542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           428644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            342867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            421603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            412579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            368170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            380029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           314074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 274153640750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40496220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            426014465750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33849.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52599.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3283241                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2895752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8206654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5500931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4689750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2219079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  543699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  310017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  209348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   98441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 142044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 342480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 341980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 351221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 348711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 354593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 344664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 339664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 335398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7412658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.348417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.518807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.922593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5185272     69.95%     69.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1669745     22.53%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       240815      3.25%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83855      1.13%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45716      0.62%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28139      0.38%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18910      0.26%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15361      0.21%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124845      1.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7412658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.095985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.781955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336119    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336124                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           281804     83.84%     83.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8346      2.48%     86.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34248     10.19%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9721      2.89%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1668      0.50%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              281      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               49      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336124                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              518351616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6874240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351514304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               525225856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            352059584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       262.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    265.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1977537633500                       # Total gap between requests
system.mem_ctrls.avgGap                     144265.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6489280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    309655552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       888960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    201317824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351514304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3281495.049261761364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 156586425.745909869671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 449528.736468720017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101802271.251071095467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177753533.261115849018                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       101395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4883282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3208087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5500931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3639838000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 243860165500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    607932000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 177906530250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47487306452250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35897.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49937.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43767.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55455.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8632594.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25508970900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13558328190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26984094900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13709437380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156105037920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     432240742440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     395382252480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1063488864210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.784383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1021964672250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66034280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 889538695250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27417435780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14572708920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30844507260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14960948040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156105037920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     732285189060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     142713244800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1118899071780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.804182                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 362242073750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66034280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1549261293750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18429982323.863636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   88626962140.998779                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 695057135500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   355699203000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1621838444500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23339049                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23339049                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23339049                       # number of overall hits
system.cpu1.icache.overall_hits::total       23339049                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72201                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72201                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72201                       # number of overall misses
system.cpu1.icache.overall_misses::total        72201                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2225663000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2225663000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2225663000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2225663000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23411250                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23411250                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23411250                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23411250                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30825.930389                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30825.930389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30825.930389                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30825.930389                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65631                       # number of writebacks
system.cpu1.icache.writebacks::total            65631                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6538                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6538                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65663                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65663                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65663                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65663                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2022629000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2022629000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2022629000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2022629000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002805                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002805                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30803.176827                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30803.176827                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30803.176827                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30803.176827                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65631                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23339049                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23339049                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2225663000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2225663000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23411250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23411250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30825.930389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30825.930389                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65663                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65663                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2022629000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2022629000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30803.176827                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30803.176827                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216849                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23155001                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65631                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           352.805854                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339033000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216849                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975527                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975527                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46888163                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46888163                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36586839                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36586839                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36586839                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36586839                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10032471                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10032471                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10032471                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10032471                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1060819354057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1060819354057                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1060819354057                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1060819354057                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46619310                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46619310                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46619310                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46619310                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215200                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215200                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215200                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215200                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105738.591625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105738.591625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105738.591625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105738.591625                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11336552                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1124207                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           111494                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13989                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.678584                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.363643                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3636048                       # number of writebacks
system.cpu1.dcache.writebacks::total          3636048                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7735351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7735351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7735351                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7735351                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2297120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2297120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2297120                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2297120                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236325603848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236325603848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236325603848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236325603848                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049274                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049274                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049274                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049274                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102879.085049                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102879.085049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102879.085049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102879.085049                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3636048                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32475044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32475044                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6019084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6019084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 501256564500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 501256564500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38494128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38494128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83277.881568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83277.881568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4853310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4853310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1165774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1165774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 112067435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 112067435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030284                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030284                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96131.355649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96131.355649                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4111795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4111795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4013387                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4013387                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 559562789557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 559562789557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.493944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.493944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 139424.079850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139424.079850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2882041                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2882041                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131346                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131346                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124258168848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124258168848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109832.154662                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109832.154662                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8084500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8084500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47277.777778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47277.777778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095918                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095918                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 68776.595745                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68776.595745                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       567000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       567000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.234513                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.234513                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5349.056604                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5349.056604                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       462000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       462000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.232301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.232301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4400                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4400                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455382                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455382                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346195                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346195                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120103425000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120103425000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89216.959653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89216.959653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346195                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346195                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118757230000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118757230000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354115                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354115                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88216.959653                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88216.959653                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.918201                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42684033                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3643210                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.716051                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339044500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.918201                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104486894                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104486894                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1977537647500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84067281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14950515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83491306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8979347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            589                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8887723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8887723                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47877258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36190024                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          153                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          153                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143434746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124290200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10915761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278837664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6119881664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5302720256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8402816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465423808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11896428544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14495001                       # Total snoops (count)
system.tol2bus.snoopTraffic                 352968384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        107436030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              100291024     93.35%     93.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6999297      6.51%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 145708      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          107436030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185889206497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62154367816                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71812926545                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5466333727                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98685117                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2197988697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 657328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709904                       # Number of bytes of host memory used
host_op_rate                                   659405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4125.26                       # Real time elapsed on the host
host_tick_rate                               53439373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711645162                       # Number of instructions simulated
sim_ops                                    2720214367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.220451                       # Number of seconds simulated
sim_ticks                                220451049500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.313063                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39672243                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42515208                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7141607                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         72532922                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49152                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          64319                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15167                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78274382                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11448                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9809                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5395036                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38594227                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11542892                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116376941                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181840298                       # Number of instructions committed
system.cpu0.commit.committedOps             182521342                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    405516408                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.450096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.530409                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    346067663     85.34%     85.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31371682      7.74%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6374007      1.57%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4523317      1.12%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1419932      0.35%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       743689      0.18%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1222196      0.30%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2251030      0.56%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11542892      2.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    405516408                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               90072                       # Number of function calls committed.
system.cpu0.commit.int_insts                178957314                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42105962                       # Number of loads committed
system.cpu0.commit.membars                    1024639                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025404      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133687912     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7658      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42115143     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5679384      3.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182521342                       # Class of committed instruction
system.cpu0.commit.refs                      47795491                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181840298                       # Number of Instructions Simulated
system.cpu0.committedOps                    182521342                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.408461                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.408461                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            222415301                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1754814                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34620769                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             326572953                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32280105                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                159509108                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5397257                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5367961                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6640305                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78274382                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22092653                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    390861828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               263808                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          603                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     371008189                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14287656                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.178727                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28235754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39721395                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.847137                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         426242076                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.875639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               191956308     45.03%     45.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               131921190     30.95%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                74893156     17.57%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23042784      5.41%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1734814      0.41%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1688605      0.40%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  473215      0.11%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   79400      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  452604      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           426242076                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3094                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       11713269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5879081                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                53154796                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595595                       # Inst execution rate
system.cpu0.iew.exec_refs                    74152399                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5807802                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              123293136                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69639415                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            569498                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3546542                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6066861                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          298741353                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68344597                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6088968                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            260844145                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1200246                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13272292                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5397257                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15507970                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1484389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           84466                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          312                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27533453                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       377332                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           449                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1907653                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3971428                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                198169622                       # num instructions consuming a value
system.cpu0.iew.wb_count                    247505580                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794407                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157427380                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.565139                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     248137992                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               334403454                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188591309                       # number of integer regfile writes
system.cpu0.ipc                              0.415203                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.415203                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027247      0.38%      0.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189551336     71.01%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8162      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2268      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1543      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            70537642     26.43%     97.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5802766      2.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            695      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266933113                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3716                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7408                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3625                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3741                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3499362                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013110                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2148978     61.41%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    67      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      4      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1314742     37.57%     98.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35547      1.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             269401512                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         964636300                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    247501955                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        414958059                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 296892394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266933113                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1848959                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116220013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1036044                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        472640                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     59208880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    426242076                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.626248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.208629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          292122181     68.53%     68.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69096150     16.21%     84.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31403313      7.37%     92.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15231591      3.57%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10544794      2.47%     98.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2567566      0.60%     98.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2909198      0.68%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2074894      0.49%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             292389      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      426242076                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.609498                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1230271                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          122384                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69639415                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6066861                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5794                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       437955345                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2946756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160842237                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137610887                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4212503                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40501742                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23489651                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1455919                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            404774346                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             314442538                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          241601967                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155448289                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1136461                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5397257                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32435759                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103991084                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3172                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       404771174                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      31616792                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            560735                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22453914                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        560831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   692851064                       # The number of ROB reads
system.cpu0.rob.rob_writes                  618580753                       # The number of ROB writes
system.cpu0.timesIdled                         123628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1843                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.982334                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               38041107                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39224780                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6781960                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68552105                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26311                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33608                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7297                       # Number of indirect misses.
system.cpu1.branchPred.lookups               74205984                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5198266                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36930957                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11366832                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570254                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      115834214                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174648115                       # Number of instructions committed
system.cpu1.commit.committedOps             174927376                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    372831946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.469186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.572889                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    317238713     85.09%     85.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29076735      7.80%     92.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5451096      1.46%     94.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4319103      1.16%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1337041      0.36%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       701508      0.19%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1185646      0.32%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2155272      0.58%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11366832      3.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    372831946                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37235                       # Number of function calls committed.
system.cpu1.commit.int_insts                171988626                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40434742                       # Number of loads committed
system.cpu1.commit.membars                     422247                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422247      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129265626     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40443669     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4795135      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174927376                       # Class of committed instruction
system.cpu1.commit.refs                      45238804                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174648115                       # Number of Instructions Simulated
system.cpu1.committedOps                    174927376                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.266288                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.266288                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            196179814                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1591707                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33944282                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             317838922                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29134584                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156613659                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5199313                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5087888                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6294099                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   74205984                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20260406                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    362547399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               240817                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     356022243                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13566014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.187482                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24091046                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          38067418                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.899494                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         393421469                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.906694                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.979947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167051336     42.46%     42.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               128145598     32.57%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                72320677     18.38%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22251162      5.66%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1716791      0.44%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1591398      0.40%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  176704      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   54163      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  113640      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           393421469                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2381509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5682738                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51565629                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.639717                       # Inst execution rate
system.cpu1.iew.exec_refs                    71237679                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4915125                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              122736500                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67758529                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            183274                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3555849                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4988402                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          290611131                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66322554                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6163778                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            253201944                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1188578                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10681094                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5199313                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12907799                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1399350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           77926                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     27323787                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       184340                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1858120                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3824618                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                194189009                       # num instructions consuming a value
system.cpu1.iew.wb_count                    240192071                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.793249                       # average fanout of values written-back
system.cpu1.iew.wb_producers                154040208                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.606848                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240821294                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               324277637                       # number of integer regfile reads
system.cpu1.int_regfile_writes              184131304                       # number of integer regfile writes
system.cpu1.ipc                              0.441250                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.441250                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423149      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            185518374     71.53%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68514359     26.42%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4909138      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             259365722                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3399870                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013108                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2141164     62.98%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1255920     36.94%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2786      0.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             262342443                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         916584309                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    240192071                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        406295059                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 289954153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                259365722                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             656978                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      115683755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1031526                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         86724                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     58500022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    393421469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.659257                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.236151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          264336699     67.19%     67.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65137667     16.56%     83.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31082809      7.90%     91.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14923845      3.79%     95.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10274293      2.61%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2435491      0.62%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2888891      0.73%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2051263      0.52%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             290511      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      393421469                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.655290                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           791707                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           58301                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67758529                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4988402                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    902                       # number of misc regfile reads
system.cpu1.numCycles                       395802978                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    45011546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              157864173                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132939672                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4189679                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37072898                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              22624030                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1454461                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            393970960                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             306295510                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          236767227                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152493978                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                160053                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5199313                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30369993                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               103827555                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       393970960                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10421114                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            166077                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21271370                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        166100                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   652220750                       # The number of ROB reads
system.cpu1.rob.rob_writes                  602171572                       # The number of ROB writes
system.cpu1.timesIdled                          24538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8504338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16444696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1305240                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       390443                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11258098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6385712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22514437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6776155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8079327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       834369                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7106236                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           111487                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3491                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           309363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8079328                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24833386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24833386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    590275776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               590275776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           103440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8504091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8504091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8504091                       # Request fanout histogram
system.membus.respLayer1.occupancy        44246829500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21683088042                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   220451049500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   220451049500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                494                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5965593.117409                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14500507.935294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          247    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    130539000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   218977548000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1473501500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21962357                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21962357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21962357                       # number of overall hits
system.cpu0.icache.overall_hits::total       21962357                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130295                       # number of overall misses
system.cpu0.icache.overall_misses::total       130295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9035033485                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9035033485                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9035033485                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9035033485                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22092652                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22092652                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22092652                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22092652                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005898                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005898                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005898                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005898                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69342.902529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69342.902529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69342.902529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69342.902529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        41108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              496                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    82.879032                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120362                       # number of writebacks
system.cpu0.icache.writebacks::total           120362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9932                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9932                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9932                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9932                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120363                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120363                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8362658985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8362658985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8362658985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8362658985                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005448                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005448                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005448                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005448                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69478.651953                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69478.651953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69478.651953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69478.651953                       # average overall mshr miss latency
system.cpu0.icache.replacements                120362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21962357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21962357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9035033485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9035033485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22092652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22092652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005898                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005898                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69342.902529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69342.902529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9932                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9932                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8362658985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8362658985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69478.651953                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69478.651953                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22084135                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120394                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.432189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44305666                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44305666                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44297695                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44297695                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44297695                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44297695                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21815791                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21815791                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21815791                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21815791                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1490242236296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1490242236296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1490242236296                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1490242236296                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     66113486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66113486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     66113486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66113486                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.329975                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329975                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.329975                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329975                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68310.254544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68310.254544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68310.254544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68310.254544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     64504940                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59127                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1575938                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            985                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.931141                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.027411                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5605505                       # number of writebacks
system.cpu0.dcache.writebacks::total          5605505                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16074432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16074432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16074432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16074432                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5741359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5741359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5741359                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5741359                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 407013080720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 407013080720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 407013080720                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 407013080720                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086841                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086841                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086841                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086841                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70891.417994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70891.417994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70891.417994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70891.417994                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5605419                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40569239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40569239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20203789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20203789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1358042235000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1358042235000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60773028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60773028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.332447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.332447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67217.205396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67217.205396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14754402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14754402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5449387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5449387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 387357558000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 387357558000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71082.776466                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71082.776466                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3728456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3728456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1612002                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1612002                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132200001296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132200001296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5340458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5340458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.301847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.301847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82009.824613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82009.824613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1320030                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1320030                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       291972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       291972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19655522720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19655522720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054672                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054672                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67319.889304                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67319.889304                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45552000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45552000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34121.348315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34121.348315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1039                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1039                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20060.810811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20060.810811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336977                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336977                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18841500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18841500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339219                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339219                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006609                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006609                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8403.880464                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8403.880464                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16639500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006533                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006533                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7508.799639                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7508.799639                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       225500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       225500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       211500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       211500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2542                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2542                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7267                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7267                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    344796500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    344796500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9809                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9809                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.740850                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.740850                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47446.883170                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47446.883170                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7267                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7267                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    337529500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    337529500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.740850                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.740850                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46446.883170                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46446.883170                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.940021                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50737107                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5689739                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.917300                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.940021                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        139294863                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       139294863                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1322871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1326299                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2678167                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23214                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1322871                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5783                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1326299                       # number of overall hits
system.l2.overall_hits::total                 2678167                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             97148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4280582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4032727                       # number of demand (read+write) misses
system.l2.demand_misses::total                8429044                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            97148                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4280582                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18587                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4032727                       # number of overall misses
system.l2.overall_misses::total               8429044                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7914714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 378496403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1587148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 357448067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     745446332000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7914714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 378496403000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1587148000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 357448067000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    745446332000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5603453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5359026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11107211                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5603453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5359026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11107211                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.807132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.763919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.762700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.752511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758880                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.807132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.763919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.762700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.752511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758880                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81470.683905                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88421.715318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85390.218970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88636.812509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88437.826638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81470.683905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88421.715318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85390.218970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88636.812509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88437.826638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              834366                       # number of writebacks
system.l2.writebacks::total                    834366                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          18607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               40173                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         18607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18953                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              40173                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4261975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      4013774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8388871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4261975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      4013774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8388871                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6826764501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 334893533571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1375298003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 316293645073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 659389241148                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6826764501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 334893533571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1375298003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 316293645073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 659389241148                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.790067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.760598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.739762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.755263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.790067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.760598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.739762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.755263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71789.644993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78577.076020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76286.776292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78802.056387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78602.858614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71789.644993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78577.076020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76286.776292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78802.056387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78602.858614                       # average overall mshr miss latency
system.l2.replacements                       14712815                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1228135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1228135                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1228135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1228135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8729343                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8729343                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8729343                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8729343                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            5820                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5967                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11787                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              11380                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11709500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      9951500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21661000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.492014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.490436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.491216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2077.257406                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1732.805154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1903.427065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5743                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         11380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    113094968                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    115020964                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    228115932                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.492014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.490436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.491216                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.971084                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20028.027860                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20045.336731                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           349                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                438                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          227                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          150                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              377                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3888000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1128000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5016000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          576                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            815                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.394097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.627615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.462577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17127.753304                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         7520                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13305.039788                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          227                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          150                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          377                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4594500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3016500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7611000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.394097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.627615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.462577                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20240.088106                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20110                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20188.328912                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            29044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         188718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         120827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              309545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18449245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12238399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30687645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       217762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.866625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.813053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97760.921057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101288.615127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99137.912097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       188718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       120826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         309544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  16562065001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11030088501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27592153502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.866625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87760.918413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91289.031343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89138.066000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28997                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        97148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7914714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1587148000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9501862000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         144732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.807132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.762700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.799650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81470.683905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85390.218970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82100.159848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2054                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          559                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2613                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6826764501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1375298003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8202062504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.790067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.739762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.781596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71789.644993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76286.776292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72506.342745                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1293827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1298517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2592344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4091864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3911900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8003764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 360047157500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 345209667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 705256825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5385691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5210417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10596108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.759766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.750784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.755349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87990.988337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88246.035814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88115.644714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4073257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3892948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7966205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 318331468570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 305263556572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 623595025142                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.756311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.751805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78151.579576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78414.496308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78280.062482                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                85                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           94                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.106383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.205607                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       198000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       226500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       424500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.106383                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.205607                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19295.454545                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999829                       # Cycle average of tags in use
system.l2.tags.total_refs                    21037788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14712964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.429881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.573444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.925896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.764004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.131125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       16.605360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.415210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.308813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.259459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 183423156                       # Number of tag accesses
system.l2.tags.data_accesses                183423156                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6086080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     272755648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1153792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     256880704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536876224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6086080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1153792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7239872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53399616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53399616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4261807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        4013761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8388691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       834369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             834369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         27607399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1237261735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5233779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1165250538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2435353450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     27607399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5233779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32841177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242228904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242228904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242228904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        27607399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1237261735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5233779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1165250538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2677582354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    804626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4234931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3990258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000983659750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49597                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49597                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16322672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             757331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8388691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     834369                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8388691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   834369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            280824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            303557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            430194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            571477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            551658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1232051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1352561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1005306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            448911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           452154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           283207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           279140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           281106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           281751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45173                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156000881750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41691560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312344231750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18708.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37458.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6434322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  732345                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8388691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               834369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2523291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2549825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1720236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  937404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  145576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  51799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  50464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1976272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.087826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.419953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.828266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       778531     39.39%     39.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       574413     29.07%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       131452      6.65%     75.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70288      3.56%     78.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47126      2.38%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35063      1.77%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28723      1.45%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24590      1.24%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       286086     14.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1976272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.120491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     88.704062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.099412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         47116     95.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2311      4.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          106      0.21%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           12      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44223     89.16%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              913      1.84%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3442      6.94%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              843      1.70%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              145      0.29%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49597                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              533651968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3224256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51496000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536876224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53399616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2420.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2435.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  220451017000                       # Total gap between requests
system.mem_ctrls.avgGap                      23902.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6086080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    271035584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1153792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    255376512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51496000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 27607398.621161930263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1229459259.163109540939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5233778.667041456327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1158427290.680691480637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233593807.408932298422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4261807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      4013761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       834369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2897958000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 158587015500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    628579750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150230678500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5455336696000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30474.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37211.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34866.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37428.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6538278.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4917268020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2613597525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18640283760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2002778280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17402302320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93407707470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5994081120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       144978018495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.642678                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14008169500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7361380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199081500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9193299780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4886354715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         40895263920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2197364220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17402302320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95283851070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4414170720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       174272606745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        790.527453                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9857891250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7361380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203231778250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                888                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          445                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50673668.539326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   189457686.305915                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          445    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1925309000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            445                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197901267000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22549782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20234450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20234450                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20234450                       # number of overall hits
system.cpu1.icache.overall_hits::total       20234450                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25956                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25956                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25956                       # number of overall misses
system.cpu1.icache.overall_misses::total        25956                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1808574999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1808574999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1808574999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1808574999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20260406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20260406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20260406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20260406                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001281                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001281                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001281                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001281                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69678.494337                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69678.494337                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69678.494337                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69678.494337                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          777                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24370                       # number of writebacks
system.cpu1.icache.writebacks::total            24370                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1586                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1586                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1586                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1586                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24370                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24370                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1692127000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1692127000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1692127000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1692127000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69434.837915                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69434.837915                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69434.837915                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69434.837915                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24370                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20234450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20234450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25956                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1808574999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1808574999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20260406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20260406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001281                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001281                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69678.494337                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69678.494337                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1586                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1586                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1692127000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1692127000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69434.837915                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69434.837915                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20508531                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24402                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           840.444677                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40545182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40545182                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42766018                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42766018                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42766018                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42766018                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     21165390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      21165390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     21165390                       # number of overall misses
system.cpu1.dcache.overall_misses::total     21165390                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1440852022854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1440852022854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1440852022854                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1440852022854                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63931408                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63931408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63931408                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63931408                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.331064                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.331064                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.331064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.331064                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68075.855104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68075.855104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68075.855104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68075.855104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     59997763                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        62589                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1483641                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            891                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.439542                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.245791                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5358511                       # number of writebacks
system.cpu1.dcache.writebacks::total          5358511                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15669528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15669528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15669528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15669528                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5495862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5495862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5495862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5495862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 385672364315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 385672364315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 385672364315                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 385672364315                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.085965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.085965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.085965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085965                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70175.045209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70175.045209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70175.045209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70175.045209                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5358430                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39344112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39344112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19930339                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19930339                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1337485962000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1337485962000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     59274451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     59274451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.336238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.336238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67108.038754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67108.038754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14656984                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14656984                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5273355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5273355                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 372347934000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 372347934000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70609.305461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70609.305461                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3421906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3421906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1235051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1235051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 103366060854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 103366060854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4656957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4656957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.265206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.265206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83693.759087                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83693.759087                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1012544                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1012544                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       222507                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       222507                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13324430315                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13324430315                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59883.196102                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59883.196102                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          794                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          794                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43999000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43999000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005734                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005734                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55414.357683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55414.357683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          330                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          464                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          464                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52172.413793                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52172.413793                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1769                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1769                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12106500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12106500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.012806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6843.697004                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6843.697004                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10379500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10379500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.012632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5948.137536                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5948.137536                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       224500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       224500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7204                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7204                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    344495500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    344495500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.806990                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.806990                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 47820.030539                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 47820.030539                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7204                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7204                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    337291500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    337291500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.806990                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.806990                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 46820.030539                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 46820.030539                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.579100                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48559144                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5444334                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.919207                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.579100                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133878188                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133878188                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 220451049500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10868448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2062501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9880366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13878449                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          123093                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3929                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         127022                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           410327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          410327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144732                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10723716                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       361086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16974517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16237024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33645737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15406336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    717365824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3119360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    685914048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1421805568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14987451                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64381568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26118751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329988                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17890326     68.50%     68.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7837982     30.01%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 390443      1.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26118751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22371778358                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8586948770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181585909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8218614308                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36868372                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
