{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 16:27:39 2024 " "Info: Processing started: Thu Jun 06 16:27:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Muti_Cycle_Processor_FPGA -c Muti_Cycle_Processor_FPGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Muti_Cycle_Processor_FPGA -c Muti_Cycle_Processor_FPGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\] register Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] 112.54 MHz 8.886 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 112.54 MHz between source register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\]\" and destination register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]\" (period= 8.886 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.969 ns + Longest register register " "Info: + Longest register to register delay is 8.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\] 1 REG LCFF_X49_Y22_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.150 ns) 0.889 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[0\]~36 2 COMB LCCOMB_X46_Y22_N4 345 " "Info: 2: + IC(0.739 ns) + CELL(0.150 ns) = 0.889 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 345; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[0\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.413 ns) 2.460 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2784 3 COMB LCCOMB_X42_Y24_N30 1 " "Info: 3: + IC(1.158 ns) + CELL(0.413 ns) = 2.460 ns; Loc. = LCCOMB_X42_Y24_N30; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2784'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.150 ns) 3.007 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2785 4 COMB LCCOMB_X41_Y24_N6 1 " "Info: 4: + IC(0.397 ns) + CELL(0.150 ns) = 3.007 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2785'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.275 ns) 4.200 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2788 5 COMB LCCOMB_X47_Y24_N18 1 " "Info: 5: + IC(0.918 ns) + CELL(0.275 ns) = 4.200 ns; Loc. = LCCOMB_X47_Y24_N18; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2788'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.271 ns) 5.450 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2791 6 COMB LCCOMB_X49_Y26_N20 1 " "Info: 6: + IC(0.979 ns) + CELL(0.271 ns) = 5.450 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2791'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.977 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2792 7 COMB LCCOMB_X49_Y26_N30 1 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 5.977 ns; Loc. = LCCOMB_X49_Y26_N30; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2792'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.275 ns) 7.430 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2803 8 COMB LCCOMB_X50_Y20_N30 3 " "Info: 8: + IC(1.178 ns) + CELL(0.275 ns) = 7.430 ns; Loc. = LCCOMB_X50_Y20_N30; Fanout = 3; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2803'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.149 ns) 8.885 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]~feeder 9 COMB LCCOMB_X55_Y19_N10 1 " "Info: 9: + IC(1.306 ns) + CELL(0.149 ns) = 8.885 ns; Loc. = LCCOMB_X55_Y19_N10; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.969 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] 10 REG LCFF_X55_Y19_N11 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 8.969 ns; Loc. = LCFF_X55_Y19_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 22.77 % ) " "Info: Total cell delay = 2.042 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.927 ns ( 77.23 % ) " "Info: Total interconnect delay = 6.927 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.739ns 1.158ns 0.397ns 0.918ns 0.979ns 0.252ns 1.178ns 1.306ns 0.000ns } { 0.000ns 0.150ns 0.413ns 0.150ns 0.275ns 0.271ns 0.275ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.297 ns - Smallest " "Info: - Smallest clock skew is 0.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.514 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.537 ns) 3.514 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] 2 REG LCFF_X55_Y19_N11 1 " "Info: 2: + IC(2.115 ns) + CELL(0.537 ns) = 3.514 ns; Loc. = LCFF_X55_Y19_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 39.81 % ) " "Info: Total cell delay = 1.399 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 60.19 % ) " "Info: Total interconnect delay = 2.115 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.217 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.537 ns) 3.217 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\] 2 REG LCFF_X49_Y22_N9 3 " "Info: 2: + IC(1.818 ns) + CELL(0.537 ns) = 3.217 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.49 % ) " "Info: Total cell delay = 1.399 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.818 ns ( 56.51 % ) " "Info: Total interconnect delay = 1.818 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] {} } { 0.000ns 0.000ns 1.818ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] {} } { 0.000ns 0.000ns 1.818ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2784 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2785 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2788 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2791 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.739ns 1.158ns 0.397ns 0.918ns 0.979ns 0.252ns 1.178ns 1.306ns 0.000ns } { 0.000ns 0.150ns 0.413ns 0.150ns 0.275ns 0.271ns 0.275ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[0] {} } { 0.000ns 0.000ns 1.818ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] SW\[15\] KEY\[0\] 12.827 ns register " "Info: tsu for register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]\" (data pin = \"SW\[15\]\", clock pin = \"KEY\[0\]\") is 12.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.377 ns + Longest pin register " "Info: + Longest pin to register delay is 16.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.361 ns) + CELL(0.437 ns) 8.630 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[2\]~38 2 COMB LCCOMB_X48_Y22_N16 345 " "Info: 2: + IC(7.361 ns) + CELL(0.437 ns) = 8.630 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 345; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[2\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.420 ns) 9.859 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2774 3 COMB LCCOMB_X49_Y20_N8 1 " "Info: 3: + IC(0.809 ns) + CELL(0.420 ns) = 9.859 ns; Loc. = LCCOMB_X49_Y20_N8; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2774'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 11.010 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2775 4 COMB LCCOMB_X51_Y23_N12 1 " "Info: 4: + IC(1.001 ns) + CELL(0.150 ns) = 11.010 ns; Loc. = LCCOMB_X51_Y23_N12; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2775'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.150 ns) 12.179 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2778 5 COMB LCCOMB_X47_Y26_N28 1 " "Info: 5: + IC(1.019 ns) + CELL(0.150 ns) = 12.179 ns; Loc. = LCCOMB_X47_Y26_N28; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2778'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.150 ns) 12.995 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2781 6 COMB LCCOMB_X49_Y26_N26 1 " "Info: 6: + IC(0.666 ns) + CELL(0.150 ns) = 12.995 ns; Loc. = LCCOMB_X49_Y26_N26; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2781'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 13.385 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2792 7 COMB LCCOMB_X49_Y26_N30 1 " "Info: 7: + IC(0.240 ns) + CELL(0.150 ns) = 13.385 ns; Loc. = LCCOMB_X49_Y26_N30; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2792'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.275 ns) 14.838 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2803 8 COMB LCCOMB_X50_Y20_N30 3 " "Info: 8: + IC(1.178 ns) + CELL(0.275 ns) = 14.838 ns; Loc. = LCCOMB_X50_Y20_N30; Fanout = 3; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2803'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.149 ns) 16.293 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]~feeder 9 COMB LCCOMB_X55_Y19_N10 1 " "Info: 9: + IC(1.306 ns) + CELL(0.149 ns) = 16.293 ns; Loc. = LCCOMB_X55_Y19_N10; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.377 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] 10 REG LCFF_X55_Y19_N11 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 16.377 ns; Loc. = LCFF_X55_Y19_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 17.08 % ) " "Info: Total cell delay = 2.797 ns ( 17.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.580 ns ( 82.92 % ) " "Info: Total interconnect delay = 13.580 ns ( 82.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.377 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.377 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 7.361ns 0.809ns 1.001ns 1.019ns 0.666ns 0.240ns 1.178ns 1.306ns 0.000ns } { 0.000ns 0.832ns 0.437ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.514 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.537 ns) 3.514 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\] 2 REG LCFF_X55_Y19_N11 1 " "Info: 2: + IC(2.115 ns) + CELL(0.537 ns) = 3.514 ns; Loc. = LCFF_X55_Y19_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 39.81 % ) " "Info: Total cell delay = 1.399 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 60.19 % ) " "Info: Total interconnect delay = 2.115 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.377 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.377 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2774 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2775 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2778 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2781 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2792 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2803 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17]~feeder {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 7.361ns 0.809ns 1.001ns 1.019ns 0.666ns 0.240ns 1.178ns 1.306ns 0.000ns } { 0.000ns 0.832ns 0.437ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[17] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LEDR\[14\] Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\] 17.106 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LEDR\[14\]\" through register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\]\" is 17.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.289 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.537 ns) 3.289 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\] 2 REG LCFF_X53_Y20_N11 1 " "Info: 2: + IC(1.890 ns) + CELL(0.537 ns) = 3.289 ns; Loc. = LCFF_X53_Y20_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.54 % ) " "Info: Total cell delay = 1.399 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 57.46 % ) " "Info: Total interconnect delay = 1.890 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.289 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] {} } { 0.000ns 0.000ns 1.890ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.567 ns + Longest register pin " "Info: + Longest register to pin delay is 13.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\] 1 REG LCFF_X53_Y20_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y20_N11; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp11\|output_data\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.150 ns) 1.254 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp13\|mux_out\[3\]~37 2 COMB LCCOMB_X49_Y22_N20 10 " "Info: 2: + IC(1.104 ns) + CELL(0.150 ns) = 1.254 ns; Loc. = LCCOMB_X49_Y22_N20; Fanout = 10; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp13\|mux_out\[3\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.504 ns) 3.614 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~26 3 COMB LCCOMB_X56_Y20_N14 2 " "Info: 3: + IC(1.856 ns) + CELL(0.504 ns) = 3.614 ns; Loc. = LCCOMB_X56_Y20_N14; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.685 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~28 4 COMB LCCOMB_X56_Y20_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.685 ns; Loc. = LCCOMB_X56_Y20_N16; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.756 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~30 5 COMB LCCOMB_X56_Y20_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.756 ns; Loc. = LCCOMB_X56_Y20_N18; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.827 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~32 6 COMB LCCOMB_X56_Y20_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.827 ns; Loc. = LCCOMB_X56_Y20_N20; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.898 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~34 7 COMB LCCOMB_X56_Y20_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.898 ns; Loc. = LCCOMB_X56_Y20_N22; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.969 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~36 8 COMB LCCOMB_X56_Y20_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.969 ns; Loc. = LCCOMB_X56_Y20_N24; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.040 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~40 9 COMB LCCOMB_X56_Y20_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.040 ns; Loc. = LCCOMB_X56_Y20_N26; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.111 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~44 10 COMB LCCOMB_X56_Y20_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.111 ns; Loc. = LCCOMB_X56_Y20_N28; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.257 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~48 11 COMB LCCOMB_X56_Y20_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 4.257 ns; Loc. = LCCOMB_X56_Y20_N30; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.328 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~52 12 COMB LCCOMB_X56_Y19_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.328 ns; Loc. = LCCOMB_X56_Y19_N0; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.399 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~56 13 COMB LCCOMB_X56_Y19_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.399 ns; Loc. = LCCOMB_X56_Y19_N2; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.470 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~60 14 COMB LCCOMB_X56_Y19_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.470 ns; Loc. = LCCOMB_X56_Y19_N4; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.541 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~64 15 COMB LCCOMB_X56_Y19_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.541 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.612 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~68 16 COMB LCCOMB_X56_Y19_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.612 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.683 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~71 17 COMB LCCOMB_X56_Y19_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.683 ns; Loc. = LCCOMB_X56_Y19_N10; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.754 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~74 18 COMB LCCOMB_X56_Y19_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.754 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.913 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~77 19 COMB LCCOMB_X56_Y19_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 4.913 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.984 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~80 20 COMB LCCOMB_X56_Y19_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.984 ns; Loc. = LCCOMB_X56_Y19_N16; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.055 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~83 21 COMB LCCOMB_X56_Y19_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.055 ns; Loc. = LCCOMB_X56_Y19_N18; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.465 ns Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~85 22 COMB LCCOMB_X56_Y19_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 5.465 ns; Loc. = LCCOMB_X56_Y19_N20; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|alu:comp15\|Add0~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.150 ns) 6.586 ns Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[22\]~135 23 COMB LCCOMB_X59_Y20_N8 1 " "Info: 23: + IC(0.971 ns) + CELL(0.150 ns) = 6.586 ns; Loc. = LCCOMB_X59_Y20_N8; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[22\]~135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 7.120 ns Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[22\]~136 24 COMB LCCOMB_X59_Y20_N6 2 " "Info: 24: + IC(0.259 ns) + CELL(0.275 ns) = 7.120 ns; Loc. = LCCOMB_X59_Y20_N6; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[22\]~136'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.649 ns) + CELL(2.798 ns) 13.567 ns LEDR\[14\] 25 PIN PIN_AF13 0 " "Info: 25: + IC(3.649 ns) + CELL(2.798 ns) = 13.567 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 LEDR[14] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.728 ns ( 42.22 % ) " "Info: Total cell delay = 5.728 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.839 ns ( 57.78 % ) " "Info: Total interconnect delay = 7.839 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.567 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 LEDR[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.567 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 {} LEDR[14] {} } { 0.000ns 1.104ns 1.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.259ns 3.649ns } { 0.000ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.289 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] {} } { 0.000ns 0.000ns 1.890ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.567 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 LEDR[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.567 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp11|output_data[3] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp13|mux_out[3]~37 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~26 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~28 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~30 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~40 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~44 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~48 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~52 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~56 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~60 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~64 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~68 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~71 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~74 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~77 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~80 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~83 {} Datapath_Multi_cycle_Processor:DUT|alu:comp15|Add0~85 {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~135 {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[22]~136 {} LEDR[14] {} } { 0.000ns 1.104ns 1.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.259ns 3.649ns } { 0.000ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX0\[4\] 18.160 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX0\[4\]\" is 18.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.361 ns) + CELL(0.437 ns) 8.630 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[2\]~38 2 COMB LCCOMB_X48_Y22_N16 345 " "Info: 2: + IC(7.361 ns) + CELL(0.437 ns) = 8.630 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 345; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[2\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.798 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.150 ns) 11.304 ns hex_ssd:C0\|WideOr4~0 3 COMB LCCOMB_X58_Y21_N20 1 " "Info: 3: + IC(2.524 ns) + CELL(0.150 ns) = 11.304 ns; Loc. = LCCOMB_X58_Y21_N20; Fanout = 1; COMB Node = 'hex_ssd:C0\|WideOr4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 hex_ssd:C0|WideOr4~0 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.058 ns) + CELL(2.798 ns) 18.160 ns HEX0\[4\] 4 PIN PIN_AE11 0 " "Info: 4: + IC(4.058 ns) + CELL(2.798 ns) = 18.160 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'HEX0\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { hex_ssd:C0|WideOr4~0 HEX0[4] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.217 ns ( 23.22 % ) " "Info: Total cell delay = 4.217 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.943 ns ( 76.78 % ) " "Info: Total interconnect delay = 13.943 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.160 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 hex_ssd:C0|WideOr4~0 HEX0[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.160 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[2]~38 {} hex_ssd:C0|WideOr4~0 {} HEX0[4] {} } { 0.000ns 0.000ns 7.361ns 2.524ns 4.058ns } { 0.000ns 0.832ns 0.437ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\] SW\[2\] KEY\[0\] 1.552 ns register " "Info: th for register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\]\" (data pin = \"SW\[2\]\", clock pin = \"KEY\[0\]\") is 1.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.478 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.537 ns) 3.478 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\] 2 REG LCFF_X57_Y19_N3 2 " "Info: 2: + IC(2.079 ns) + CELL(0.537 ns) = 3.478 ns; Loc. = LCFF_X57_Y19_N3; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.22 % ) " "Info: Total cell delay = 1.399 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 59.78 % ) " "Info: Total interconnect delay = 2.079 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.478 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.478 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 28 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 28; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.150 ns) 2.108 ns Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[19\]~127 2 COMB LCCOMB_X57_Y19_N2 2 " "Info: 2: + IC(0.959 ns) + CELL(0.150 ns) = 2.108 ns; Loc. = LCCOMB_X57_Y19_N2; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[19\]~127'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.192 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\] 3 REG LCFF_X57_Y19_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.192 ns; Loc. = LCFF_X57_Y19_N3; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 56.25 % ) " "Info: Total cell delay = 1.233 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 43.75 % ) " "Info: Total interconnect delay = 0.959 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.192 ns" { SW[2] {} SW[2]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] {} } { 0.000ns 0.000ns 0.959ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.478 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.478 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.192 ns" { SW[2] {} SW[2]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[19]~127 {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[19] {} } { 0.000ns 0.000ns 0.959ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 16:27:39 2024 " "Info: Processing ended: Thu Jun 06 16:27:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
