
*** Running vivado
    with args -log design_1_axi_gpio_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_1_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_gpio_1_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1230.445 ; gain = 75.996 ; free physical = 843 ; free virtual = 11419
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_1' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/synth/design_1_axi_gpio_1_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (5#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_1' (8#1) [/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/synth/design_1_axi_gpio_1_1.vhd:89]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1271.945 ; gain = 117.496 ; free physical = 820 ; free virtual = 11396
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1271.945 ; gain = 117.496 ; free physical = 819 ; free virtual = 11396
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1607.977 ; gain = 0.000 ; free physical = 527 ; free virtual = 11104
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 563 ; free virtual = 11140
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 563 ; free virtual = 11140
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 565 ; free virtual = 11142
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 554 ; free virtual = 11131
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 538 ; free virtual = 11115
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 956 ; free virtual = 11532
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11531
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 953 ; free virtual = 11530
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     6|
|3     |LUT3 |     6|
|4     |LUT4 |     9|
|5     |LUT5 |    17|
|6     |LUT6 |    18|
|7     |FDR  |    40|
|8     |FDRE |    63|
|9     |FDSE |    10|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1607.977 ; gain = 453.527 ; free physical = 954 ; free virtual = 11530
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.984 ; gain = 466.121 ; free physical = 985 ; free virtual = 11562
