// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Dec  8 16:00:58 2021
// Host        : F211-04 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwr_rom_sim_netlist.v
// Design      : pwr_rom
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pwr_rom,blk_mem_gen_v8_4_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.503 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "pwr_rom.mem" *) 
  (* C_INIT_FILE_NAME = "pwr_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "12500" *) 
  (* C_READ_DEPTH_B = "12500" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "12500" *) 
  (* C_WRITE_DEPTH_B = "12500" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[1:0]),
        .ena(ena));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:2]),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5555555544410000000CFFFFFFFFBEEEEBAAAAAAAAA9A6659555555551110000),
    .INIT_01(256'h400AAA9995555110000333FFFFFBBAAAAA665555444000000FFFFFBBAAAAA999),
    .INIT_02(256'h99655555511144411000CCCCFFFFEEEFBBBBAEEEAAAA69A66665655555111104),
    .INIT_03(256'h410000AA9A6595545040030CF3FFFEFBBAAA9A5955451040000CFFFEEEEBAAA9),
    .INIT_04(256'hA9A999555551551110400000333FFFEFFBEFBAEBAAAAAAAAA9A6659955554544),
    .INIT_05(256'h114441100AAA9995555110000333FFFFBEEEAA9A66555551100000CFFEFBBAEA),
    .INIT_06(256'hBAAAAA665955555445111010000CCF3FFFFBFBBBBAEAEBAAAA99A66665595555),
    .INIT_07(256'h545451104000AA6665955144100CCCF3FFBFBBAEAAA996554444100030FFFEFB),
    .INIT_08(256'hFBBAEEAA999555555551444410000C333FFEFBFEFBBBBBBAAAAAAAA9A6595955),
    .INIT_09(256'h595555511110100AAAA665555110000333FFFFEEEBAAA999955544400000CFFF),
    .INIT_0A(256'hFFFBFBBAAAA6A665555451511104040030CF3FFFFBBEEEEEAAAEAAA9A669A659),
    .INIT_0B(256'h665955555151041000AA999955511100030CF3FFEFEEEAA9A665554510400000),
    .INIT_0C(256'h033FFFEEEEBAAAA599555555514441040000333FFFFBFFBFBAEEEEAAAAAAAA66),
    .INIT_0D(256'h999996555551445104000A9AA659555504030333FFFFFBBAEAAA996555511000),
    .INIT_0E(256'h0400033FBFFBBAAAA6995555551451444100000CCF3FEFFEEFAEEEBAABAAAA99),
    .INIT_0F(256'h6AA6A6659595555511110100AA99995554110000CCF3FFFEEEEAAA6665554444),
    .INIT_10(256'h51040000CFFFEEEEBAAA999995555555111040400C333FFFFEFBEFBBAEBBAAAA),
    .INIT_11(256'hAAAAA6A66665955555151104400AAAA65955144100C333FFFEFEEAEAAA999545),
    .INIT_12(256'h55511100000CFFEFBBAEAAAA6655555544451110400030CF3FFEFBFBBBBBAEAA),
    .INIT_13(256'hABAEAAA6A666659595551444410000AA999955551100030CF3FFFFBEEAAA6665),
    .INIT_14(256'h996551444100043DFFFFBBAAAA6996555555551110400000333FFFFFEEFEEEEB),
    .INIT_15(256'hBAEAEAAAAAA9A99965955555514441040AA6A659545104000333FFFFBBBBAAAA),
    .INIT_16(256'hA999995551410000CCFFE6EEE9AAAA999555555114441044000CCF3FEFEFFBBB),
    .INIT_17(256'hEFBBBAEAEAAAAAA669999555551451104000AA99995554510000CCF3FFFEFBAA),
    .INIT_18(256'hEEEAAA665555444040003FFFE6EEAAAA666555554555144440000C333FFFFFEE),
    .INIT_19(256'hEFFEEEEBBAEAAAAA66A66655995555511110400AAAA65955544100C333FFFEFE),
    .INIT_1A(256'hFFBBAAAA699655451040000CFFFBBBAEAAAA999955555111110040000C33CFFE),
    .INIT_1B(256'hFFFFFBBEEEEAEABAAAAAA699999555554451104000AA999955511100030CF3FF),
    .INIT_1C(256'hFFFEEEEEEAA9999555511000030FFFFFBBBAA999955555555544444040030CFF),
    .INIT_1D(256'h333FFBFBEFBBBBBAEAAAA6A6999965655555544410100A9AA659555110000333),
    .INIT_1E(256'hCCF3FFFFBBAAAAAA65554444100003FFEEEEEAAAAA6665555544444410400003),
    .INIT_1F(256'h0C8CFEFFFBFBEFBBAEAAEAAAA6AA69996555545114441000AA99995554441030),
    .INIT_20(256'h000333FFFFBEEEEAA659655551101000CFFFFBBBA6A9A6655555555514444000),
    .INIT_21(256'h440003333EFFFBEEEEEBAEEAAAAAA6699999595555451104100AAA6659545110),
    .INIT_22(256'h5040030CF3FFFFBBAAAAAA59551110001000FFFBE6EAAAA69965555454451100),
    .INIT_23(256'h44400000CCFFFFFBFFBEEEEBAABAAAAAA999965955551511110000AAA9995554),
    .INIT_24(256'h55511000C333FFFFBEEEEAA6665555444400033FFFFBBAEAAA99995555545144),
    .INIT_25(256'h444410400030CCCFEFFBBEEEEEEBBAAAAA99A69996595555151104400AA9A659),
    .INIT_26(256'h995554441000CCF3FFFFBBAAAAA996554511000000FFFEFBBAAAA56659555555),
    .INIT_27(256'h55454446404000333FFFEFFFBEEEBAEAAAAA6AA9A6659555555444410040A9A9),
    .INIT_28(256'hAA6659545110000333FFFFBEEBAA9999955551010000F7FEFEEBA6AA96595555),
    .INIT_29(256'h5555451111104000CCCF3FFFEEEEEEEEBABAEAAA69A66665655554514441000A),
    .INIT_2A(256'h00AA9A9955545100030CF3FFBEEEEAAAA665555111000033F7FEEEEAAAA9A655),
    .INIT_2B(256'h66555555551440400000333FF3FFFFFBBBAEBAAAAAAA69999959555455511040),
    .INIT_2C(256'h10100AAA965955510400C333FFFFFFBAEAA6996554510400003FEFFBEEEAA9A9),
    .INIT_2D(256'hAA6655555514451110440030CF3FFBEEEEFBBBAEAEAAAAAA6A66595955551111),
    .INIT_2E(256'h44441000AA9A665551110000CCF3FFFBBBBAAAA66555544404040CFF9BFBBAAA),
    .INIT_2F(256'hA6AA9999955555551111000000333FFFFFFBEEEEEBAEAAAA9A6A666659555545),
    .INIT_30(256'h55111104100A9A9995555504000333FFFFFBBAAAA6999554511000030FFFEEEE),
    .INIT_31(256'hE6BAAA9A995555555114440440008CCF3FFFBBFBBBBAEBABAAAAAA6666595955),
    .INIT_32(256'h55545554410000AAA66595511100330CF3FFFBEEEEAA99955551104000033FEF),
    .INIT_33(256'hFFFBAEEAAAA666555551551111024000333FFEF3FBEFBBBAABAAAAA99A999965),
    .INIT_34(256'h65655555104444400AA9A665554441000333FFFBFBBAAAAAA6654551100000CF),
    .INIT_35(256'h0CFFFEEEEAAAA66655555554454441100030CFCFFFBEFBEEEBBBAAAAAAAA6699),
    .INIT_36(256'h99996555555551100000AAA999555511000CCCF3FFFBEEEEAA66655551101000),
    .INIT_37(256'h00030FFFBFBBB96AA996555555514110400000CCCFFFFEFEEEEEEEABAEAA9A6A),
    .INIT_38(256'hA9999999595554444444440A9A6659554504000333FFFFFBBAAAA99965545110),
    .INIT_39(256'h44100003FFFEEEEAA669999555545151441010000233FFFBFFBFBBBABBAAAAAA),
    .INIT_3A(256'hAAAAA699995955545514410000AA9A6655451100030CF3FFFBEEBAAAA9995554),
    .INIT_3B(256'h545110040DCFDBFFBBBAAA5665955555544444100003323CFFFFB2EEEEEEAAEA),
    .INIT_3C(256'hEAAAA9A6A66659595555144440400AAA6655554441000333FFFFEEEEAAA66655),
    .INIT_3D(256'h9655511000000CFF9EEE6AAAA965955555511444440403033CFEFFBEFBEEEBAE),
    .INIT_3E(256'hEBAABAAAAAA9A6665955551511111000AAA999955511000CCCF3FFEFFBAEAAA9),
    .INIT_3F(256'hA6665555511100000FFFBEEA9AAA9A65555551545104040000C33FF3BFFBEEEE),
    .INIT_40(256'hEEEEEBBAAAAA99A66596555555454440100A9A6995554510000333FFFFBBBBAA),
    .INIT_41(256'hAAAAA999554444000033FFFFBBBAAA9A6665555554545111000030CF3FF3FBFB),
    .INIT_42(256'hFBE2EEBAEAAAAAAAA9A6659595555144411000AA9A6595451040030CF3FFFFBB),
    .INIT_43(256'hBEEEEAA66655555104000033FBEFEEBAAAA665555554544410004000333FFFFB),
    .INIT_44(256'hFBFEFBEEEEBAEBAAA9A669A665955551444440000AAA6665555110030333FFFF),
    .INIT_45(256'hFFFFBBAAAAA99654511100000CFFFFEBBA9AA9A5995555545144444000CCCF3F),
    .INIT_46(256'h3FFFFEFEFBBBBAEAAAAAAAA999659595555551111100AAA9995554441000CCF3),
    .INIT_47(256'h33FFFFBEEBAA99999554544040030FFFBBEEA9AA566555555554511040000033),
    .INIT_48(256'h0CCF3FFEF3BEFBBAEAEEAAAAA66A6965955555111040000AA9A65955511000C3),
    .INIT_49(256'h030CF3FFFEEEEAAAA66555511040000CFFFFBBBBAAA959655555445111104400),
    .INIT_4A(256'h000C333FEFFFBEEEE2BAEAAAAAA6AA59996555514545111100AAA66655545040),
    .INIT_4B(256'h10000333FFFEFFBAEAA6996555511000000FF9BEEEAAAA699955555554444640),
    .INIT_4C(256'h1010000C33CFFFBEFBEEEEBAEBAAA6A99A6659595555444440000AA699955451),
    .INIT_4D(256'h54441000CCF3FFFEEEBAAA999955444410010CFFF9BEBBAAAA66555555145144),
    .INIT_4E(256'h44441000030CFFFEFFFBEEEEEEBAAAAAAA6A66665955554514411100AA9A6595),
    .INIT_4F(256'h6555511000C333FFFFBEEEAAAA6655555110000CDFFFEEEEAAAA699995555551),
    .INIT_50(256'h45444444040003333FFEFBCBBBAEBAAEAAAA6A9A6659595555144440000AAA66),
    .INIT_51(256'hA99955545040030CF3FFFFBBAEA9A996551110100003FFFFE6EE9AA999555555),
    .INIT_52(256'h5555455110040003333FFFFEFEFFBB8AEEAAAAAA6699995955555511104400AA),
    .INIT_53(256'h0AA9A659545110000333FFFFBEEEAAAA65955551100000CFFFBBA6A9AA566655),
    .INIT_54(256'h55555555111111000080CF3CFFFFBBAEEE8AABAAAAAAA6665955555145111000),
    .INIT_55(256'h0440A9A6665555104030CCF3FFBFBBAEAA9A65554444100030FFBFEEAEAAA966),
    .INIT_56(256'h6996555545154441004003333FFCBEEFE3BBAEBBAAAA6999A666599555514441),
    .INIT_57(256'h4444000AAA9995554510000333FFFFBEEEAAA69965555110000033FFEFBBAAAA),
    .INIT_58(256'hAAA999955555551144644000033CFFFFFFBBEEEBBAABAAAAAAA6659655555551),
    .INIT_59(256'h1451100400AA9A6595514410030CF3FFFEEEAEAA9999555110100003FFFBEEE9),
    .INIT_5A(256'hBBAAAAA665955555451111000000233FFFEFBFEEEEEAAEAAAAA699A665959555),
    .INIT_5B(256'h5555144444000AAA666555511000C333FFFFFEEEAAAA66555451100400CFFFFB),
    .INIT_5C(256'hEFEEEAAA69A5955555454511044400CCCE3FBFFFBBEEEEE2AEAAAAA6A6666595),
    .INIT_5D(256'h9555545544410100A9A9995551104000CCF3FFFBBBBAAA6996555444000030FF),
    .INIT_5E(256'hCFFFEFBBB96AA66555555551444100000003CFFFB2EFEEEEBBA2AAAAAA99A665),
    .INIT_5F(256'h9965995555114441000AA9A659555510000333FFFBFFBAAAAA66555451110000),
    .INIT_60(256'h0000FFFFEEBAA95A666555545144444110000F33FFFFF3BBEEEEAEAAEAAA6AA9),
    .INIT_61(256'h0000000000000000000000AAA66655541040030CF3FFFEEEEEAA699955511000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5555555555555555555100000000000000000000000000000000000000000000),
    .INIT_01(256'h000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555),
    .INIT_02(256'h5555555555555555555511110000000000000000000000000000000000000000),
    .INIT_03(256'h000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAA6555555555555),
    .INIT_04(256'h5555555555555555555555554440000000000000000000000000000000000000),
    .INIT_05(256'h000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA6555555555),
    .INIT_06(256'h5555555555555555555555555551104000000000000000000000000000000000),
    .INIT_07(256'h000000000000FFFFFFFFFFFFFFFBBBAEAAAAAAAAAAAAAAAAAAAAAAAA9A555555),
    .INIT_08(256'h5555555555555555555555555555514440000000000000000000000000000000),
    .INIT_09(256'h000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA6555),
    .INIT_0A(256'h5555555555555555555555555555555545104000000000000000000000000000),
    .INIT_0B(256'h000000000000000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_0C(256'hA995555555555555555555555555555555554440000000000000000000000000),
    .INIT_0D(256'h000000000000000000000FFFFFFFFFFFFFFEFEEEAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_0E(256'hAAAAA99555555555555555555555555555555551104000000000000000000000),
    .INIT_0F(256'h000000000000000000000000FFFFFFFFFFFFFFFFBBAEAAAAAAAAAAAAAAAAAAAA),
    .INIT_10(256'hAAAAAAAA65555555555555555555555555555555514440000000000000000000),
    .INIT_11(256'h000000000000000000000000000FFFFFFFFFFFFFFFBEEEAAAAAAAAAAAAAAAAAA),
    .INIT_12(256'hAAAAAAAAAAA65555555555555555555555555555555545104000000000000000),
    .INIT_13(256'h000000000000000000000000000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAA),
    .INIT_14(256'hAAAAAAAAAAAAAA96555555555555555555555555555555554440000000000000),
    .INIT_15(256'h000000000000000000000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAA),
    .INIT_16(256'hAAAAAAAAAAAAAAAA665559555655555555555555555555555551104000000000),
    .INIT_17(256'h000000000000000000000000000000000000FFFFFFFFFFFFFFFFBBAEAAAAAAAA),
    .INIT_18(256'hAAAAAAAAAAAAAAAAAAAA95555955555555555555555555555555514440000000),
    .INIT_19(256'h000000000000000000000000000000000000000FFFFFFFFFFFFFFFBEEEAAAAAA),
    .INIT_1A(256'hAAAAAAAAAAAAAAAAAAAAAAA65555555555555555555555555555555551441000),
    .INIT_1B(256'h000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFBAEAA),
    .INIT_1C(256'hAAAAAAAAAAAAAAAAAAAAAAAAA9A5555555555555555555555555555555545100),
    .INIT_1D(256'h444000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFEEE),
    .INIT_1E(256'hBBAEAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555554),
    .INIT_1F(256'h511100000000000000000000000000000000000000000000FFFFFFFFFFFFFFEF),
    .INIT_20(256'hFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA65555555595555555555555555555555),
    .INIT_21(256'h555554444000000000000000000000000000000000000000000FFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAAA5555595555555555555555555555),
    .INIT_23(256'h555555551100000000000000000000000000000000000000000000FFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFBEEEAAAAAAAAAAAAAAAAAAAAAAAAA995555555555555555555555555),
    .INIT_25(256'h555555555545111000000000000000000000000000000000000000000FFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFBBAEAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555565555555555),
    .INIT_27(256'h555555545555554440000000000000000000000000000000000000000000FFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA59555555595555555555),
    .INIT_29(256'h555555555555555511104000000000000000000000000000000000000000000F),
    .INIT_2A(256'h00FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAA995955555555555555),
    .INIT_2B(256'h5555555555555555555544400400000000000000000000000000000000000000),
    .INIT_2C(256'h00000FFFFFFFFFFFFFFFBEEEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555),
    .INIT_2D(256'h5555555555555555555555451040000000000000000000000000000000000000),
    .INIT_2E(256'h00000000FFFFFFFFFFFFFFFFBBAEAAAAAAAAAAAAAAAAAAAAAAAAA65565555555),
    .INIT_2F(256'h5955555555555555555555555544400000000000000000000000000000000000),
    .INIT_30(256'h00000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAA9A5555555),
    .INIT_31(256'h5955555555555555555555555555111040000000000000000000000000000000),
    .INIT_32(256'h00000000000000FFFFFFFFFFFFFFEEFBAEAAAAAAAAAAAAAAAAAAAAAAAAA99555),
    .INIT_33(256'h5555555555555555555555555554555544400004000000000000000000000000),
    .INIT_34(256'h00000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA65),
    .INIT_35(256'hA655555555555555555555555555555555451010000000000000000000000000),
    .INIT_36(256'h00000000000000000000FFFFFFFFFFFFFFFBBBAEAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_37(256'hAAA9A55555555595555555555555555555555511100000000000000000000000),
    .INIT_38(256'h00000000000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_39(256'hAAAAAAA955555555555555555555555555555555544400000000000000000000),
    .INIT_3A(256'h00000000000000000000000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAA),
    .INIT_3B(256'hAAAAAAAAA6656555555555655555555555555555555444410000040000000000),
    .INIT_3C(256'h00000000000000000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAA),
    .INIT_3D(256'hAAAAAAAAAAAAA655655595555555555555555555555554544100000000000000),
    .INIT_3E(256'h00000000000000000000000000000000FFFFFFFFFFFFFFFBBBAEAAAAAAAAAAAA),
    .INIT_3F(256'hAAAAAAAAAAAAAAAAA55555556555555555555555555555555514400400000000),
    .INIT_40(256'h00000000000000000000000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAA),
    .INIT_41(256'hAAAAAAAAAAAAAAAAAA9955555555555555555555555555555555451040040000),
    .INIT_42(256'h00040000000000000000000000000000000000FFFFFFFFFFFFFFFEFBAEAAAAAA),
    .INIT_43(256'hAAAAAAAAAAAAAAAAAAAAAA995555555555555555555555555555555544400000),
    .INIT_44(256'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFEFEEEAAAA),
    .INIT_45(256'hAAAAAAAAAAAAAAAAAAAAAAAAA655555555655555555555555555555555111040),
    .INIT_46(256'h40000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBBAE),
    .INIT_47(256'hEEAAAAAAAAAAAAAAAAAAAAAAAAA9A55555555555655555555555555555555544),
    .INIT_48(256'h51104000040000000000000000000000000000000000000FFFFFFFFFFFFFFFBE),
    .INIT_49(256'hFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAA655555555555555555555555555555555),
    .INIT_4A(256'h55514440000000000400000000000000000000000000000000FFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAAA55655555555555555555555555455),
    .INIT_4C(256'h55555551441000000000000000000000000000000000000000000FFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFBBAEAAAAAAAAAAAAAAAAAAAAAAAAA655565555555555555555555555),
    .INIT_4E(256'h55555555545100000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFBEEEAAAAAAAAAAAAAAAAAAAAAAAAA6655555555555555555555555),
    .INIT_50(256'h55555555555554444000001000000000000000000000000000000000000FFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAA955555955655555555555),
    .INIT_52(256'h55555555555555544440000000000010000000000000000000000000000000FF),
    .INIT_53(256'h0FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA655555595555655555),
    .INIT_54(256'h5555555555555555551510410000000000100000000000000000000000000000),
    .INIT_55(256'h0000FFFFFFFFFFFFFFEFBBAEAAAAAAAAAAAAAAAAAAAAAAAA9A55555555555555),
    .INIT_56(256'h5555555555555555555554444001000004000000000000000000000000000000),
    .INIT_57(256'h0000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA995555555555),
    .INIT_58(256'h5555555555555555554555555441000000000000000000000000000000000000),
    .INIT_59(256'h0000000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAAAAA955555556),
    .INIT_5A(256'h5555555555555555555555555555444000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000FFFFFFFFFFFFFFFBEEEAAAAAAAAAAAAAAAAAAAAAAAAAA655555),
    .INIT_5C(256'h5555555555555555555555555555551110400000000000040000000000000000),
    .INIT_5D(256'h0000000000000000FFFFFFFFFFFFFFFFBBAEAAAAAAAAAAAAAAAAAAAAAAAA9A55),
    .INIT_5E(256'h6555555555955555555555555555555555541000040000000004000000000000),
    .INIT_5F(256'h0000000000000000000FFFFFFFFFFFFFFFFEEEAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_60(256'hAAAA555555555595555555555555555555555044000004000000000000000000),
    .INIT_61(256'h0000000000000000000000FFFFFFFFFFFFFFFEFBAEAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.503 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "pwr_rom.mem" *) 
(* C_INIT_FILE_NAME = "pwr_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "12500" *) (* C_READ_DEPTH_B = "12500" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "12500" *) 
(* C_WRITE_DEPTH_B = "12500" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
