#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 11 20:18:59 2022
# Process ID: 18720
# Current directory: E:/study/3.lesson_for_fpga/1.fir_low_pass
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2168 E:\study\3.lesson_for_fpga\1.fir_low_pass\1.fir_low_pass.xpr
# Log file: E:/study/3.lesson_for_fpga/1.fir_low_pass/vivado.log
# Journal file: E:/study/3.lesson_for_fpga/1.fir_low_pass\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode All [current_project]
set_property -dict [list CONFIG.Output_Selection {Cosine}] [get_ips dds_5M]
close [ open E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/new/fir1.v w ]
add_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/new/fir1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sim_1/new/tb_fir_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sim_1/new/tb_fir_top.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sim_1/new/tb_my_fir_top.v w ]
add_files -fileset sim_1 E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sim_1/new/tb_my_fir_top.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_my_fir_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_my_fir_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_my_fir_top.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_out_data}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/data_out_valid}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_1Mhz_data}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_5Mhz_data}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_sum_1M_5M_data}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_1Mhz_data_tvalid}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_5Mhz_data_tvalid}} {{/tb_my_fir_top/fir_low_pass_top_inst/dds_inst/dds_1Mhz_5Mhz_tvalid}} 
current_wave_config {Untitled 1}
add_wave {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/dds_din}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/dds_valid}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/fir_out}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/fir_out_valid}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h0}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h1}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h2}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h3}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h4}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h5}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h6}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h7}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h8}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h9}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h10}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h11}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h12}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h13}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h14}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h15}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h16}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h17}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h18}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h19}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h20}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h21}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h22}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h23}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h24}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h25}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h26}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h27}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h28}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h29}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h30}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/h31}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x0}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x1}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x2}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x3}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x4}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x5}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x6}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x7}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x8}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x9}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x10}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x11}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x12}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x13}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x14}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x15}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x16}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x17}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x18}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x19}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x20}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x21}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x22}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x23}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x24}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x25}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x26}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x27}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x28}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x29}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x30}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/x31}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul0}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul1}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul2}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul3}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul4}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul5}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul6}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul7}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul8}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul9}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul10}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul11}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul12}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul13}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul14}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul15}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul16}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul17}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul18}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul19}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul20}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul21}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul22}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul23}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul24}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul25}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul26}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul27}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul28}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul29}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul30}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_mul31}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/xh_add}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/fir_out_r}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/out_valid_r1}} {{/tb_my_fir_top/fir_low_pass_top_inst/fir1_inst/out_valid_r2}} 
run 300 us
run 300 us
relaunch_sim
run 300 us
relaunch_sim
run 300 us
set_property -dict [list CONFIG.Output_Frequency1 {0.1} CONFIG.PINC1 {1000001100010010011}] [get_ips dds_1MHz]
generate_target all [get_files  E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci]
catch { config_ip_cache -export [get_ips -all dds_1MHz] }
export_ip_user_files -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci]
export_simulation -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci] -directory E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/sim_scripts -ip_user_files_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files -ipstatic_source_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/modelsim} {questa=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/questa} {riviera=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/riviera} {activehdl=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
run 300 us
relaunch_sim
run 300 us
set_property -dict [list CONFIG.Output_Frequency1 {0.01} CONFIG.PINC1 {110100011011011}] [get_ips dds_1MHz]
generate_target all [get_files  E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci]
catch { config_ip_cache -export [get_ips -all dds_1MHz] }
export_ip_user_files -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci]
export_simulation -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/dds_1MHz.xci] -directory E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/sim_scripts -ip_user_files_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files -ipstatic_source_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/modelsim} {questa=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/questa} {riviera=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/riviera} {activehdl=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 300 us
set_property -dict [list CONFIG.Output_Frequency1 {10} CONFIG.PINC1 {1100110011001100110011001}] [get_ips dds_5M]
generate_target all [get_files  E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_5M/dds_5M.xci]
catch { config_ip_cache -export [get_ips -all dds_5M] }
export_ip_user_files -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_5M/dds_5M.xci] -no_script -sync -force -quiet
reset_run dds_5M_synth_1
launch_runs -jobs 12 dds_5M_synth_1
export_simulation -of_objects [get_files E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.srcs/sources_1/ip/dds_5M/dds_5M.xci] -directory E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/sim_scripts -ip_user_files_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files -ipstatic_source_dir E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/modelsim} {questa=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/questa} {riviera=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/riviera} {activehdl=E:/study/3.lesson_for_fpga/1.fir_low_pass/1.fir_low_pass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
run 300 us
relaunch_sim
run 300 us
close_sim
