Mapping logical library work (line 5) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 6) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 7) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 10) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 12) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 13) to current logical library
d_shared_mem_bus_v1_00_a ...
Mapping logical library work (line 14) to current logical library
d_shared_mem_bus_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit d_shared_mem_bus is vhdl
...
INFO:EDK:3391 - Create temporary xst project file:
   E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus.prj
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/ve
   rilog/spi_tr8.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/ve
   rilog/spi_fifo_send.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/ve
   rilog/spi_fifo_receive.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/ve
   rilog/spi_sf.v"
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_0
0_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1
_01_a/hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1
_01_a/hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Progs/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1
_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
psram_cntrl_core.vhd" in Library d_shared_mem_bus_v1_00_a.
Entity <psram_cntrl_core> compiled.
Entity <psram_cntrl_core> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
pflash_cntrl_core.vhd" in Library d_shared_mem_bus_v1_00_a.
Entity <pflash_cntrl_core> compiled.
Entity <pflash_cntrl_core> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
qspi_cntrl_core.vhd" in Library d_shared_mem_bus_v1_00_a.
Entity <qspi_cntrl_core> compiled.
Entity <qspi_cntrl_core> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"E:/Nexys3/Nexys3_13_3_AXI_Mem_Bus_Mux/pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
d_shared_mem_bus.vhd" in Library d_shared_mem_bus_v1_00_a.
Entity <d_shared_mem_bus> compiled.
Entity <d_shared_mem_bus> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = d_shared_mem_bus
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores\d_shared_mem_bus.prj : 13
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
Copying file spi_tr8.v to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/verilo
g/ ...
Copying file spi_fifo_send.v to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/verilo
g/ ...
Copying file spi_fifo_receive.v to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/verilo
g/ ...
Copying file spi_sf.v to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/verilo
g/ ...
Copying file qspi_cntrl_core.vhd to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
...
Copying file psram_cntrl_core.vhd to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
...
Copying file pflash_cntrl_core.vhd to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
...
Copying file d_shared_mem_bus.vhd to
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores/d_shared_mem_bus_v1_00_a/hdl/vhdl/
...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
E:\Nexys3\Nexys3_13_3_AXI_Mem_Bus_Mux\pcores\d_shared_mem_bus_v1_00_a.

Summary:

  Logical library     : d_shared_mem_bus_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - d_shared_mem_bus_v1_00_a\data
  - d_shared_mem_bus_v1_00_a\hdl
  - d_shared_mem_bus_v1_00_a\hdl\verilog
  - d_shared_mem_bus_v1_00_a\hdl\vhdl

The following HDL source files will be copied into the
d_shared_mem_bus_v1_00_a\hdl\verilog directory:

  - spi_tr8.v
  - spi_fifo_send.v
  - spi_fifo_receive.v
  - spi_sf.v

The following HDL source files will be copied into the
d_shared_mem_bus_v1_00_a\hdl\vhdl directory:

  - qspi_cntrl_core.vhd
  - psram_cntrl_core.vhd
  - pflash_cntrl_core.vhd
  - d_shared_mem_bus.vhd

The following files will be created under the d_shared_mem_bus_v1_00_a\data
directory:

  - d_shared_mem_bus_v2_1_0.mpd
  - d_shared_mem_bus_v2_1_0.pao


