I 000055 55 3662          1588077293124 RollingAverage
(_unit VHDL (rollingaverage 0 28 (rollingaverage 0 49 ))
  (_version v33)
  (_time 1588077293124 2020.04.28 15:34:53)
  (_source (\./src/RollingAverage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077292999)
    (_use )
  )
  (_component
    (Filter
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal DATA ~std_logic_vector{7~downto~0}~13 0 52 (_entity (_in ))))
        (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ANODE ~std_logic_vector{3~downto~0}~13 0 54 (_entity (_out ))))
        (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~134 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation DATAFILTER 0 61 (_component Filter )
    (_port
      ((RESET)(RESETF))
      ((DATA_CLOCK)(DATA_CLOCK))
      ((SYSTEM_CLOCK)(SYSTEM_CLOCK))
      ((DATA)(DATA_FILTER))
      ((LENGTH)(LENGTH))
      ((ANODE)(ANODE))
      ((OUTPUT)(CATODES))
    )
  )
  (_object
    (_port (_internal RESETG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal RESETF ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal CONTROL ~std_logic_vector{2~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~122 0 36 (_entity (_in ))))
    (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANODE ~std_logic_vector{3~downto~0}~12 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATODES ~std_logic_vector{7~downto~0}~12 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal DATA_FILTER ~std_logic_vector{7~downto~0}~136 0 58 (_architecture (_uni ))))
    (_signal (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000049 55 1238          1588077293174 BITADDER
(_unit VHDL (bitadder 0 28 (bitadder 0 36 ))
  (_version v33)
  (_time 1588077293174 2020.04.28 15:34:53)
  (_source (\./src/OCTAVIAN/BITADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077293134)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal CarryIN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal CarryOUT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . BITADDER 2 -1
  )
)
I 000047 55 13155         1588077293367 Filter
(_unit VHDL (filter 0 29 (filter 0 39 ))
  (_version v33)
  (_time 1588077293366 2020.04.28 15:34:53)
  (_source (\./src/OCTAVIAN/Filter.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077293319)
    (_use )
  )
  (_component
    (MainRegister
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal DATA ~std_logic_vector{7~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal OUTPUT ~std_logic_vector{127~downto~0}~13 0 52 (_entity (_inout ))))
      )
    )
    (NBitAdder
      (_object
        (_generic (_internal numberOfInputs ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 )))
        (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal inputs1 ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~1318 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal inputs2 ~std_logic_vector{{numberOfInputs-1}~downto~0}~1318 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{numberOfInputs~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal outputs ~std_logic_vector{numberOfInputs~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~13 0 57 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~13 0 58 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{10~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal SELECTION_LENGTH ~std_logic_vector{2~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{11~downto~0}~134 0 62 (_entity (_out ))))
      )
    )
    (SHIFTREGISTER
      (_object
        (_port (_internal D ~std_logic_vector{11~downto~0}~1312 0 79 (_entity (_in ))))
        (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~1314 0 80 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{11~downto~0}~1316 0 82 (_entity (_inout ))))
      )
    )
    (HEXCONVERTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal INPUTF ~std_logic_vector{7~downto~0}~136 0 69 (_entity (_in ))))
        (_port (_internal INPUTG ~std_logic_vector{7~downto~0}~138 0 70 (_entity (_in ))))
        (_port (_internal ANODE ~std_logic_vector{3~downto~0}~13 0 71 (_entity (_out ))))
        (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~1310 0 72 (_entity (_out ))))
      )
    )
  )
  (_instantiation MREGISTER 0 137 (_component MainRegister )
    (_port
      ((RESET)(RESET))
      ((CLK)(DATA_CLOCK))
      ((DATA)(DATA))
      ((OUTPUT)(FIRSTOUTPUTS))
    )
  )
  (_generate FFOR 0 140 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation BIT8ADDER 0 141 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 8)))
      )
      (_port
        ((inputs1)(FIRSTOUTPUTS(_range 3)))
        ((inputs2)(FIRSTOUTPUTS(_range 4)))
        ((outputs)(SECONDOUTPUTS(_range 5)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~7~downto~0~13 0 140 (_architecture )))
      (_type (_internal ~std_logic_vector{127{{I*16+7}~downto~{16*I}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_type (_internal ~std_logic_vector{127{{I*16+15}~downto~{16*I+8}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(c 9))))))
      (_type (_internal ~std_logic_vector{71{{I*9+8}~downto~{9*I}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
      (_subprogram
      )
    )
  )
  (_generate SFOR 0 146 (_for ~INTEGER~range~3~downto~0~13 )
    (_instantiation BIT9ADDER 0 147 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 9)))
      )
      (_port
        ((inputs1)(SECONDOUTPUTS(_range 12)))
        ((inputs2)(SECONDOUTPUTS(_range 13)))
        ((outputs)(THIRDOUTPUTS(_range 14)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~3~downto~0~13 0 146 (_architecture )))
      (_type (_internal ~std_logic_vector{71{{I*18+8}~downto~{18*I}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(c 16))))))
      (_type (_internal ~std_logic_vector{71{{I*18+17}~downto~{18*I+9}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(c 18))))))
      (_type (_internal ~std_logic_vector{39{{I*10+9}~downto~{10*I}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(c 20))))))
      (_subprogram
      )
    )
  )
  (_generate TFOR 0 152 (_for ~INTEGER~range~1~downto~0~13 )
    (_instantiation BIT10ADDER 0 153 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 10)))
      )
      (_port
        ((inputs1)(THIRDOUTPUTS(_range 21)))
        ((inputs2)(THIRDOUTPUTS(_range 22)))
        ((outputs)(FOURTHOUTPUTS(_range 23)))
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~downto~0~13 0 152 (_architecture )))
      (_type (_internal ~std_logic_vector{39{{I*20+9}~downto~{20*I}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(c 25))))))
      (_type (_internal ~std_logic_vector{39{{I*20+19}~downto~{20*I+10}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(c 27))))))
      (_type (_internal ~std_logic_vector{21{{I*11+10}~downto~{11*I}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
      (_subprogram
      )
    )
  )
  (_instantiation BIT11ADDER 0 158 (_component NBitAdder )
    (_generic
      ((numberOfInputs)((i 11)))
    )
    (_port
      ((inputs1)(FOURTHOUTPUTS(d_10_0)))
      ((inputs2)(FOURTHOUTPUTS(d_21_11)))
      ((outputs)(FINALOUTPUT))
    )
  )
  (_instantiation MUX8 0 165 (_component MUX )
    (_port
      ((A)(SECONDOUTPUTS(d_8_0)))
      ((B)(THIRDOUTPUTS(d_9_0)))
      ((C)(FOURTHOUTPUTS(d_10_0)))
      ((D)(FINALOUTPUT))
      ((SELECTION_LENGTH)(LENGTH))
      ((SUM)(SUM))
    )
  )
  (_instantiation SHIFTREG 0 168 (_component SHIFTREGISTER )
    (_port
      ((D)(SUM))
      ((LENGTH)(LENGTH))
      ((RESET)(RESET))
      ((Q)(AVERAGE))
    )
  )
  (_instantiation HEXCONV 0 171 (_component HEXCONVERTER )
    (_port
      ((CLK)(SYSTEM_CLOCK))
      ((INPUTF)(AVERAGE(d_7_0)))
      ((INPUTG)(DATA))
      ((ANODE)(ANODE))
      ((OUTPUT)(OUTPUT))
    )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DATA ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANODE ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{127~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{127~downto~0}~1320 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal FIRSTOUTPUTS ~std_logic_vector{127~downto~0}~1320 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{71~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 71)(i 0))))))
    (_signal (_internal SECONDOUTPUTS ~std_logic_vector{71~downto~0}~13 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal THIRDOUTPUTS ~std_logic_vector{39~downto~0}~13 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal FOURTHOUTPUTS ~std_logic_vector{21~downto~0}~13 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal FINALOUTPUT ~std_logic_vector{11~downto~0}~1322 0 122 (_architecture (_uni ))))
    (_signal (_internal SUM ~std_logic_vector{11~downto~0}~1322 0 123 (_architecture (_uni ))))
    (_signal (_internal AVERAGE ~std_logic_vector{11~downto~0}~1322 0 124 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 140 (_scalar (_downto (i 7)(i 0)))))
    (_type (_internal ~INTEGER~range~3~downto~0~13 0 146 (_scalar (_downto (i 3)(i 0)))))
    (_type (_internal ~INTEGER~range~1~downto~0~13 0 152 (_scalar (_downto (i 1)(i 0)))))
    (_type (_internal ~std_logic_vector{21{10~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{21{21~downto~11}~13 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 11))))))
    (_type (_internal ~std_logic_vector{71{8~downto~0}~13 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{39{9~downto~0}~13 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21{10~downto~0}~1323 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~0}~13 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . Filter 30 -1
  )
)
V 000053 55 5616          1588077293553 HEXCONVERTER
(_unit VHDL (hexconverter 0 31 (hexconverter 0 42 ))
  (_version v33)
  (_time 1588077293553 2020.04.28 15:34:53)
  (_source (\./src/OCTAVIAN/HexConverter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077293504)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal INPUTF ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal INPUTG ~std_logic_vector{7~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANODE ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~124 0 37 (_entity (_out ))))
    (_variable (_internal CLK_DIV ~extSTD.STANDARD.INTEGER 0 45 (_process 0 ((i 0)))))
    (_variable (_internal NUMBER_ANODE ~extSTD.STANDARD.BIT 0 46 (_process 0 ((i 0)))))
    (_variable (_internal TYPE_INPUT ~extSTD.STANDARD.BIT 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal TEMP_OUTPUT ~std_logic_vector{7~downto~0}~13 0 48 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(1(d_3_0))(1(d_7_4))(2(d_3_0))(2(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . HEXCONVERTER 1 -1
  )
)
V 000053 55 1721          1588077293890 MainRegister
(_unit VHDL (mainregister 0 31 (mainregister 0 39 ))
  (_version v33)
  (_time 1588077293890 2020.04.28 15:34:53)
  (_source (\./src/OCTAVIAN/MainRegister.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077293843)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DATA ~std_logic_vector{7~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{127~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{127~downto~0}~12 0 34 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{127{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3(d_7_0))(3))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_model . MainRegister 1 -1
  )
)
V 000044 55 2394          1588077294143 MUX
(_unit VHDL (mux 0 30 (mux 0 41 ))
  (_version v33)
  (_time 1588077294142 2020.04.28 15:34:54)
  (_source (\./src/OCTAVIAN/MUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077294108)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal C ~std_logic_vector{10~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal D ~std_logic_vector{11~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SELECTION_LENGTH ~std_logic_vector{2~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{11~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(0)(1)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 )
    (2 2 )
    (2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
V 000050 55 3036          1588077294482 NBITADDER
(_unit VHDL (nbitadder 0 30 (nbitadder 0 40 ))
  (_version v33)
  (_time 1588077294482 2020.04.28 15:34:54)
  (_source (\./src/OCTAVIAN/NBitAdder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077294436)
    (_use )
  )
  (_generate FORLOOP 0 49 (_for ~INTEGER~range~0~to~{numberOfInputs-1}~13 )
    (_object
      (_constant (_internal I ~INTEGER~range~0~to~{numberOfInputs-1}~13 0 49 (_architecture )))
      (_process
        (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(4(_index 4)))(_sensitivity(0(_index 5))(1(_index 6))(3(_index 7))))))
        (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(3(_index 8)))(_sensitivity(0(_index 9))(0(_index 10))(1(_index 11))(1(_index 12))(3(_index 13))(3(_index 14))))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal numberOfInputs ~extSTD.STANDARD.INTEGER 0 32 (_entity )))
    (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal inputs1 ~std_logic_vector{{numberOfInputs-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal inputs2 ~std_logic_vector{{numberOfInputs-1}~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{numberOfInputs~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal outputs ~std_logic_vector{numberOfInputs~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{numberOfInputs~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal carry ~std_logic_vector{numberOfInputs~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_signal (_internal result ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{numberOfInputs-1}~13 0 49 (_scalar (_to (i 0)(c 20)))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3(0))))))
      (line__58(_architecture 3 0 58 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 21))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . NBITADDER 22 -1
  )
)
V 000054 55 2412          1588077294659 SHIFTREGISTER
(_unit VHDL (shiftregister 0 30 (shiftregister 0 38 ))
  (_version v33)
  (_time 1588077294659 2020.04.28 15:34:54)
  (_source (\./src/OCTAVIAN/ShiftRegister.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077294623)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal D ~std_logic_vector{11~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Length ~std_logic_vector{2~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal q ~std_logic_vector{11~downto~0}~122 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~1}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 1))))))
    (_type (_internal ~std_logic_vector{11{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~3}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1(d_1_0))(1(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
  )
  (_model . SHIFTREGISTER 1 -1
  )
)
V 000048 55 1347          1588077294826 FreqDiv
(_unit VHDL (frequencydivider 0 24 (freqdiv 0 29 ))
  (_version v33)
  (_time 1588077294825 2020.04.28 15:34:54)
  (_source (\./src/RARES/FrequencyDivider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077294782)
    (_use )
  )
  (_object
    (_port (_internal SysClk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal DataClk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i 1))))))
    (_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_process
      (line__33(_architecture 0 0 33 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . FreqDiv 1 -1
  )
)
V 000044 55 3240          1588077295002 Mux
(_unit VHDL (mux_8 0 24 (mux 0 37 ))
  (_version v33)
  (_time 1588077295001 2020.04.28 15:34:55)
  (_source (\./src/RARES/Mux_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077294957)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal C ~std_logic_vector{7~downto~0}~124 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal D ~std_logic_vector{7~downto~0}~126 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal E ~std_logic_vector{7~downto~0}~128 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal F ~std_logic_vector{7~downto~0}~1210 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal G ~std_logic_vector{7~downto~0}~1212 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1214 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal H ~std_logic_vector{7~downto~0}~1214 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Sel ~std_logic_vector{2~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1216 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~1216 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(9))(_sensitivity(0)(1)(3)(4)(2)(6)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Mux 1 -1
  )
)
V 000050 55 2007          1588077295184 PseudoRNG
(_unit VHDL (pseudo0_15 0 23 (pseudorng 0 28 ))
  (_version v33)
  (_time 1588077295183 2020.04.28 15:34:55)
  (_source (\./src/RARES/Pseudo0_15.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077295147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 24 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni (_string \"00001011"\)))))
    (_signal (_internal linear_feedback ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(4(1))(4(2))))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4(0))(4(1))(4(2))(4(4))(4(5))(4(6))(4(7))(5)(1)))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 2 3 3 )
  )
  (_model . PseudoRNG 3 -1
  )
)
V 000050 55 2009          1588077295351 PseudoRNG
(_unit VHDL (pseudo0_255 0 23 (pseudorng 0 28 ))
  (_version v33)
  (_time 1588077295351 2020.04.28 15:34:55)
  (_source (\./src/RARES/Pseudo0_255.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077295312)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 24 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni (_string \"11101100"\)))))
    (_signal (_internal linear_feedback ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(4(3))(4(5))))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))(4(6))(5)(1)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 3 3 2 2 )
  )
  (_model . PseudoRNG 3 -1
  )
)
V 000044 55 1362          1588077295525 Reg
(_unit VHDL (reg 0 23 (reg 0 29 ))
  (_version v33)
  (_time 1588077295525 2020.04.28 15:34:55)
  (_source (\./src/RARES/Register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077295480)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal D ~std_logic_vector{7~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~122 0 26 (_entity (_out ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Reg 1 -1
  )
)
V 000044 55 2002          1588077295703 Seq
(_unit VHDL (sixdigit1 0 24 (seq 0 29 ))
  (_version v33)
  (_time 1588077295703 2020.04.28 15:34:55)
  (_source (\./src/RARES/SixDigit1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077295659)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 25 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal linear_feedback ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(5))(_sensitivity(4(1))(4(2))))))
      (line__35(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(4)(5)(1)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Seq 3 -1
  )
)
V 000044 55 2002          1588077295884 Seq
(_unit VHDL (sixdigit2 0 24 (seq 0 29 ))
  (_version v33)
  (_time 1588077295884 2020.04.28 15:34:55)
  (_source (\./src/RARES/SixDigit2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077295842)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal cout ~std_logic_vector{7~downto~0}~12 0 25 (_entity (_out ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal linear_feedback ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(4(0))(4(2))))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(4)(5)(1)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_alias((cout)(count)))(_target(0))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 3 3 )
  )
  (_model . Seq 3 -1
  )
)
V 000045 55 2299          1588077296049 SqWv
(_unit VHDL (squarewave 0 24 (sqwv 0 30 ))
  (_version v33)
  (_time 1588077296048 2020.04.28 15:34:56)
  (_source (\./src/RARES/SquareWave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077296009)
    (_use )
  )
  (_object
    (_port (_internal ClkIn ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal ClkOut ~extieee.std_logic_1164.std_logic 0 26 (_entity (_inout )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~12 0 27 (_entity (_out ))))
    (_signal (_internal counter ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 1))))))
    (_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal count ~std_logic_vector{7~downto~0}~13 0 33 (_architecture (_uni (_string \"10010100"\)))))
    (_signal (_internal linear_feedback ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5)(6)(3))(_sensitivity(0))(_read(5)(6)(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(7)(8)(4))(_sensitivity(3)(1))(_read(7)(8)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 3 2 3 2 2 )
  )
  (_model . SqWv 2 -1
  )
)
V 000047 55 14237         1588077296693 Filter
(_unit VHDL (filter 0 29 (filter 0 39 ))
  (_version v33)
  (_time 1588077296693 2020.04.28 15:34:56)
  (_source (\./src/OCTAVIAN/Filter.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077293319)
    (_use )
  )
  (_component
    (MainRegister
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal DATA ~std_logic_vector{7~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal OUTPUT ~std_logic_vector{127~downto~0}~13 0 52 (_entity (_inout ))))
      )
    )
    (NBitAdder
      (_object
        (_generic (_internal numberOfInputs ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 )))
        (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal inputs1 ~std_logic_vector{{numberOfInputs-1}~downto~0}~13 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{numberOfInputs-1}~downto~0}~1318 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal inputs2 ~std_logic_vector{{numberOfInputs-1}~downto~0}~1318 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{numberOfInputs~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal outputs ~std_logic_vector{numberOfInputs~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~13 0 57 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~13 0 58 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{10~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal SELECTION_LENGTH ~std_logic_vector{2~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{11~downto~0}~134 0 62 (_entity (_out ))))
      )
    )
    (SHIFTREGISTER
      (_object
        (_port (_internal D ~std_logic_vector{11~downto~0}~1312 0 79 (_entity (_in ))))
        (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~1314 0 80 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{11~downto~0}~1316 0 82 (_entity (_inout ))))
      )
    )
    (HEXCONVERTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal INPUTF ~std_logic_vector{7~downto~0}~136 0 69 (_entity (_in ))))
        (_port (_internal INPUTG ~std_logic_vector{7~downto~0}~138 0 70 (_entity (_in ))))
        (_port (_internal ANODE ~std_logic_vector{3~downto~0}~13 0 71 (_entity (_out ))))
        (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~1310 0 72 (_entity (_out ))))
      )
    )
  )
  (_instantiation MREGISTER 0 137 (_component MainRegister )
    (_port
      ((RESET)(RESET))
      ((CLK)(DATA_CLOCK))
      ((DATA)(DATA))
      ((OUTPUT)(FIRSTOUTPUTS))
    )
    (_use (_entity . mainregister)
    )
  )
  (_generate FFOR 0 140 (_for ~INTEGER~range~7~downto~0~13 )
    (_instantiation BIT8ADDER 0 141 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 8)))
      )
      (_port
        ((inputs1)(FIRSTOUTPUTS(_range 3)))
        ((inputs2)(FIRSTOUTPUTS(_range 4)))
        ((outputs)(SECONDOUTPUTS(_range 5)))
      )
      (_use (_entity . nbitadder)
        (_generic
          ((numberOfInputs)((i 8)))
        )
        (_port
          ((inputs1)(inputs1))
          ((inputs2)(inputs2))
          ((outputs)(outputs))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~7~downto~0~13 0 140 (_architecture )))
      (_type (_internal ~std_logic_vector{127{{I*16+7}~downto~{16*I}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_type (_internal ~std_logic_vector{127{{I*16+15}~downto~{16*I+8}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(c 9))))))
      (_type (_internal ~std_logic_vector{71{{I*9+8}~downto~{9*I}}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
      (_subprogram
      )
    )
  )
  (_generate SFOR 0 146 (_for ~INTEGER~range~3~downto~0~13 )
    (_instantiation BIT9ADDER 0 147 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 9)))
      )
      (_port
        ((inputs1)(SECONDOUTPUTS(_range 12)))
        ((inputs2)(SECONDOUTPUTS(_range 13)))
        ((outputs)(THIRDOUTPUTS(_range 14)))
      )
      (_use (_entity . nbitadder)
        (_generic
          ((numberOfInputs)((i 9)))
        )
        (_port
          ((inputs1)(inputs1))
          ((inputs2)(inputs2))
          ((outputs)(outputs))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~3~downto~0~13 0 146 (_architecture )))
      (_type (_internal ~std_logic_vector{71{{I*18+8}~downto~{18*I}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(c 16))))))
      (_type (_internal ~std_logic_vector{71{{I*18+17}~downto~{18*I+9}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(c 18))))))
      (_type (_internal ~std_logic_vector{39{{I*10+9}~downto~{10*I}}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(c 20))))))
      (_subprogram
      )
    )
  )
  (_generate TFOR 0 152 (_for ~INTEGER~range~1~downto~0~13 )
    (_instantiation BIT10ADDER 0 153 (_component NBitAdder )
      (_generic
        ((numberOfInputs)((i 10)))
      )
      (_port
        ((inputs1)(THIRDOUTPUTS(_range 21)))
        ((inputs2)(THIRDOUTPUTS(_range 22)))
        ((outputs)(FOURTHOUTPUTS(_range 23)))
      )
      (_use (_entity . nbitadder)
        (_generic
          ((numberOfInputs)((i 10)))
        )
        (_port
          ((inputs1)(inputs1))
          ((inputs2)(inputs2))
          ((outputs)(outputs))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~downto~0~13 0 152 (_architecture )))
      (_type (_internal ~std_logic_vector{39{{I*20+9}~downto~{20*I}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(c 25))))))
      (_type (_internal ~std_logic_vector{39{{I*20+19}~downto~{20*I+10}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(c 27))))))
      (_type (_internal ~std_logic_vector{21{{I*11+10}~downto~{11*I}}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(c 29))))))
      (_subprogram
      )
    )
  )
  (_instantiation BIT11ADDER 0 158 (_component NBitAdder )
    (_generic
      ((numberOfInputs)((i 11)))
    )
    (_port
      ((inputs1)(FOURTHOUTPUTS(d_10_0)))
      ((inputs2)(FOURTHOUTPUTS(d_21_11)))
      ((outputs)(FINALOUTPUT))
    )
    (_use (_entity . nbitadder)
      (_generic
        ((numberOfInputs)((i 11)))
      )
      (_port
        ((inputs1)(inputs1))
        ((inputs2)(inputs2))
        ((outputs)(outputs))
      )
    )
  )
  (_instantiation MUX8 0 165 (_component MUX )
    (_port
      ((A)(SECONDOUTPUTS(d_8_0)))
      ((B)(THIRDOUTPUTS(d_9_0)))
      ((C)(FOURTHOUTPUTS(d_10_0)))
      ((D)(FINALOUTPUT))
      ((SELECTION_LENGTH)(LENGTH))
      ((SUM)(SUM))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation SHIFTREG 0 168 (_component SHIFTREGISTER )
    (_port
      ((D)(SUM))
      ((LENGTH)(LENGTH))
      ((RESET)(RESET))
      ((Q)(AVERAGE))
    )
    (_use (_entity . shiftregister)
    )
  )
  (_instantiation HEXCONV 0 171 (_component HEXCONVERTER )
    (_port
      ((CLK)(SYSTEM_CLOCK))
      ((INPUTF)(AVERAGE(d_7_0)))
      ((INPUTG)(DATA))
      ((ANODE)(ANODE))
      ((OUTPUT)(OUTPUT))
    )
    (_use (_entity . hexconverter)
    )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DATA ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANODE ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{127~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{127~downto~0}~1320 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal FIRSTOUTPUTS ~std_logic_vector{127~downto~0}~1320 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{71~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 71)(i 0))))))
    (_signal (_internal SECONDOUTPUTS ~std_logic_vector{71~downto~0}~13 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_signal (_internal THIRDOUTPUTS ~std_logic_vector{39~downto~0}~13 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal FOURTHOUTPUTS ~std_logic_vector{21~downto~0}~13 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal FINALOUTPUT ~std_logic_vector{11~downto~0}~1322 0 122 (_architecture (_uni ))))
    (_signal (_internal SUM ~std_logic_vector{11~downto~0}~1322 0 123 (_architecture (_uni ))))
    (_signal (_internal AVERAGE ~std_logic_vector{11~downto~0}~1322 0 124 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~7~downto~0~13 0 140 (_scalar (_downto (i 7)(i 0)))))
    (_type (_internal ~INTEGER~range~3~downto~0~13 0 146 (_scalar (_downto (i 3)(i 0)))))
    (_type (_internal ~INTEGER~range~1~downto~0~13 0 152 (_scalar (_downto (i 1)(i 0)))))
    (_type (_internal ~std_logic_vector{21{10~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{21{21~downto~11}~13 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 11))))))
    (_type (_internal ~std_logic_vector{71{8~downto~0}~13 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{39{9~downto~0}~13 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21{10~downto~0}~1323 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~0}~13 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . Filter 30 -1
  )
)
V 000055 55 3699          1588077296899 RollingAverage
(_unit VHDL (rollingaverage 0 28 (rollingaverage 0 49 ))
  (_version v33)
  (_time 1588077296898 2020.04.28 15:34:56)
  (_source (\./src/RollingAverage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1588077292999)
    (_use )
  )
  (_component
    (Filter
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal DATA ~std_logic_vector{7~downto~0}~13 0 52 (_entity (_in ))))
        (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ANODE ~std_logic_vector{3~downto~0}~13 0 54 (_entity (_out ))))
        (_port (_internal OUTPUT ~std_logic_vector{7~downto~0}~134 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation DATAFILTER 0 61 (_component Filter )
    (_port
      ((RESET)(RESETF))
      ((DATA_CLOCK)(DATA_CLOCK))
      ((SYSTEM_CLOCK)(SYSTEM_CLOCK))
      ((DATA)(DATA_FILTER))
      ((LENGTH)(LENGTH))
      ((ANODE)(ANODE))
      ((OUTPUT)(CATODES))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal RESETG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal RESETF ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal CONTROL ~std_logic_vector{2~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LENGTH ~std_logic_vector{2~downto~0}~122 0 36 (_entity (_in ))))
    (_port (_internal SYSTEM_CLOCK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANODE ~std_logic_vector{3~downto~0}~12 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATODES ~std_logic_vector{7~downto~0}~12 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal DATA_FILTER ~std_logic_vector{7~downto~0}~136 0 58 (_architecture (_uni ))))
    (_signal (_internal DATA_CLOCK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 966           1588093273976 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093273977 2020.04.28 20:01:13)
	(_source(\./src/RARES/Mux_8_2.vhd\))
	(_parameters tan)
	(_code bdbae8e8ecebe1a8e9bea5e7b8bab8bab5b8ebbeb5)
	(_ent
		(_time 1588093273973)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 26(_ent(_in))))
		(_port(_int C -1 0 27(_ent(_in))))
		(_port(_int D -1 0 28(_ent(_in))))
		(_port(_int E -1 0 29(_ent(_in))))
		(_port(_int F -1 0 30(_ent(_in))))
		(_port(_int G -1 0 31(_ent(_in))))
		(_port(_int H -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 0 0 33(_ent(_in))))
		(_port(_int Data -1 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000044 55 966           1588093290183 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093290184 2020.04.28 20:01:30)
	(_source(\./src/RARES/Mux_8_2.vhd\))
	(_parameters tan)
	(_code 1714421115414b0243140f4d121012101f1241141f)
	(_ent
		(_time 1588093273972)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 26(_ent(_in))))
		(_port(_int C -1 0 27(_ent(_in))))
		(_port(_int D -1 0 28(_ent(_in))))
		(_port(_int E -1 0 29(_ent(_in))))
		(_port(_int F -1 0 30(_ent(_in))))
		(_port(_int G -1 0 31(_ent(_in))))
		(_port(_int H -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 0 0 33(_ent(_in))))
		(_port(_int Data -1 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000044 55 1075          1588093691476 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093691477 2020.04.28 20:08:11)
	(_source(\./src/RARES/Mux_8.vhd\))
	(_parameters tan)
	(_code 9998cd9795cfc58ccd9a81c39c9e9c9e919ccf9a91)
	(_ent
		(_time 1588093691473)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . Mux 1 -1)
)
I 000048 55 6896          1588093695667 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588093695668 2020.04.28 20:08:15)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code 040a0102015254120d02425e520201025102010306)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_implicit)
			(_port
				((SysClk)(SysClk))
				((Reset)(Reset))
				((DataClk)(DataClk))
			)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_implicit)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_implicit)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_implicit)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_implicit)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_implicit)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(E))
			((H)(_string \"00000000"\))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000055 55 2207          1588093707513 RollingAverage
(_unit VHDL(rollingaverage 0 28(rollingaverage 0 49))
	(_version ve4)
	(_time 1588093707514 2020.04.28 20:08:27)
	(_source(\./src/RollingAverage.vhd\))
	(_parameters tan)
	(_code 481e1c4a161f4f5e194b51124c4e4f4e494f4e4e4d)
	(_ent
		(_time 1588093707510)
	)
	(_comp
		(Filter
			(_object
				(_port(_int RESET -1 0 51(_ent (_in))))
				(_port(_int DATA_CLOCK -1 0 51(_ent (_in))))
				(_port(_int SYSTEM_CLOCK -1 0 51(_ent (_in))))
				(_port(_int DATA 3 0 52(_ent (_in))))
				(_port(_int LENGTH 4 0 53(_ent (_in))))
				(_port(_int ANODE 5 0 54(_ent (_out))))
				(_port(_int OUTPUT 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst DATAFILTER 0 61(_comp Filter)
		(_port
			((RESET)(RESETF))
			((DATA_CLOCK)(DATA_CLOCK))
			((SYSTEM_CLOCK)(SYSTEM_CLOCK))
			((DATA)(DATA_FILTER))
			((LENGTH)(LENGTH))
			((ANODE)(ANODE))
			((OUTPUT)(CATODES))
		)
		(_use(_implicit)
			(_port
				((RESET)(RESET))
				((DATA_CLOCK)(DATA_CLOCK))
				((SYSTEM_CLOCK)(SYSTEM_CLOCK))
				((DATA)(DATA))
				((LENGTH)(LENGTH))
				((ANODE)(ANODE))
				((OUTPUT)(OUTPUT))
			)
		)
	)
	(_object
		(_port(_int RESETG -1 0 31(_ent(_in))))
		(_port(_int RESETF -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int CONTROL 0 0 34(_ent(_in))))
		(_port(_int LENGTH 0 0 36(_ent(_in))))
		(_port(_int SYSTEM_CLOCK -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int ANODE 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int CATODES 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_FILTER 6 0 58(_arch(_uni))))
		(_sig(_int DATA_CLOCK -1 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000049 55 762           1588093707526 BITADDER
(_unit VHDL(bitadder 0 28(bitadder 0 36))
	(_version ve4)
	(_time 1588093707527 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/BITADDER.vhd\))
	(_parameters tan)
	(_code 57000354590107415607430d02515250555155515e)
	(_ent
		(_time 1588093707523)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 30(_ent(_in))))
		(_port(_int CarryIN -1 0 30(_ent(_in))))
		(_port(_int S -1 0 31(_ent(_out))))
		(_port(_int CarryOUT -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BITADDER 2 -1)
)
V 000047 55 7642          1588093707550 Filter
(_unit VHDL(filter 0 29(filter 0 39))
	(_version ve4)
	(_time 1588093707551 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/Filter.vhd\))
	(_parameters tan)
	(_code 67303767693060706a60723c346161616e61346063)
	(_ent
		(_time 1588093707547)
	)
	(_comp
		(MainRegister
			(_object
				(_port(_int RESET -1 0 50(_ent (_in))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int DATA 3 0 51(_ent (_in))))
				(_port(_int OUTPUT 4 0 52(_ent (_inout))))
			)
		)
		(NBitAdder
			(_object
				(_gen(_int numberOfInputs -2 0 93(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs-1~downto~0}~13 0 95(_array -1((_dto c 0 i 0)))))
				(_port(_int inputs1 22 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs-1~downto~0}~138 0 96(_array -1((_dto c 1 i 0)))))
				(_port(_int inputs2 23 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs~downto~0}~13 0 97(_array -1((_dto c 2 i 0)))))
				(_port(_int outputs 24 0 97(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 6 0 58(_ent (_in))))
				(_port(_int C 7 0 59(_ent (_in))))
				(_port(_int D 8 0 60(_ent (_in))))
				(_port(_int SELECTION_LENGTH 9 0 61(_ent (_in))))
				(_port(_int SUM 8 0 62(_ent (_out))))
			)
		)
		(SHIFTREGISTER
			(_object
				(_port(_int D 12 0 79(_ent (_in))))
				(_port(_int LENGTH 13 0 80(_ent (_in))))
				(_port(_int RESET -1 0 81(_ent (_in))))
				(_port(_int Q 12 0 82(_ent (_inout))))
			)
		)
		(HEXCONVERTER
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int INPUTF 10 0 69(_ent (_in))))
				(_port(_int INPUTG 10 0 70(_ent (_in))))
				(_port(_int ANODE 11 0 71(_ent (_out))))
				(_port(_int OUTPUT 10 0 72(_ent (_out))))
			)
		)
	)
	(_inst MREGISTER 0 137(_comp MainRegister)
		(_port
			((RESET)(RESET))
			((CLK)(DATA_CLOCK))
			((DATA)(DATA))
			((OUTPUT)(FIRSTOUTPUTS))
		)
		(_use(_implicit)
			(_port
				((RESET)(RESET))
				((CLK)(CLK))
				((DATA)(DATA))
				((OUTPUT)(OUTPUT))
			)
		)
	)
	(_generate FFOR 0 140(_for 19 )
		(_inst BIT8ADDER 0 141(_comp NBitAdder)
			(_gen
				((numberOfInputs)((i 8)))
			)
			(_port
				((inputs1)(FIRSTOUTPUTS(_range 3)))
				((inputs2)(FIRSTOUTPUTS(_range 4)))
				((outputs)(SECONDOUTPUTS(_range 5)))
			)
			(_use(_implicit)
				(_gen
					((numberOfInputs)((i 8)))
				)
				(_port
					((inputs1)(inputs1))
					((inputs2)(inputs2))
					((outputs)(outputs))
				)
			)
		)
		(_object
			(_cnst(_int I 19 0 140(_arch)))
		)
	)
	(_generate SFOR 0 146(_for 20 )
		(_inst BIT9ADDER 0 147(_comp NBitAdder)
			(_gen
				((numberOfInputs)((i 9)))
			)
			(_port
				((inputs1)(SECONDOUTPUTS(_range 6)))
				((inputs2)(SECONDOUTPUTS(_range 7)))
				((outputs)(THIRDOUTPUTS(_range 8)))
			)
			(_use(_implicit)
				(_gen
					((numberOfInputs)((i 9)))
				)
				(_port
					((inputs1)(inputs1))
					((inputs2)(inputs2))
					((outputs)(outputs))
				)
			)
		)
		(_object
			(_cnst(_int I 20 0 146(_arch)))
		)
	)
	(_generate TFOR 0 152(_for 21 )
		(_inst BIT10ADDER 0 153(_comp NBitAdder)
			(_gen
				((numberOfInputs)((i 10)))
			)
			(_port
				((inputs1)(THIRDOUTPUTS(_range 9)))
				((inputs2)(THIRDOUTPUTS(_range 10)))
				((outputs)(FOURTHOUTPUTS(_range 11)))
			)
			(_use(_implicit)
				(_gen
					((numberOfInputs)((i 10)))
				)
				(_port
					((inputs1)(inputs1))
					((inputs2)(inputs2))
					((outputs)(outputs))
				)
			)
		)
		(_object
			(_cnst(_int I 21 0 152(_arch)))
		)
	)
	(_inst BIT11ADDER 0 158(_comp NBitAdder)
		(_gen
			((numberOfInputs)((i 11)))
		)
		(_port
			((inputs1)(FOURTHOUTPUTS(d_10_0)))
			((inputs2)(FOURTHOUTPUTS(d_21_11)))
			((outputs)(FINALOUTPUT))
		)
		(_use(_implicit)
			(_gen
				((numberOfInputs)((i 11)))
			)
			(_port
				((inputs1)(inputs1))
				((inputs2)(inputs2))
				((outputs)(outputs))
			)
		)
	)
	(_inst MUX8 0 165(_comp MUX)
		(_port
			((A)(SECONDOUTPUTS(d_8_0)))
			((B)(THIRDOUTPUTS(d_9_0)))
			((C)(FOURTHOUTPUTS(d_10_0)))
			((D)(FINALOUTPUT))
			((SELECTION_LENGTH)(LENGTH))
			((SUM)(SUM))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((SELECTION_LENGTH)(SELECTION_LENGTH))
				((SUM)(SUM))
			)
		)
	)
	(_inst SHIFTREG 0 168(_comp SHIFTREGISTER)
		(_port
			((D)(SUM))
			((LENGTH)(LENGTH))
			((RESET)(RESET))
			((Q)(AVERAGE))
		)
		(_use(_implicit)
			(_port
				((D)(D))
				((LENGTH)(LENGTH))
				((RESET)(RESET))
				((Q)(Q))
			)
		)
	)
	(_inst HEXCONV 0 171(_comp HEXCONVERTER)
		(_port
			((CLK)(SYSTEM_CLOCK))
			((INPUTF)(AVERAGE(d_7_0)))
			((INPUTG)(DATA))
			((ANODE)(ANODE))
			((OUTPUT)(OUTPUT))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((INPUTF)(INPUTF))
				((INPUTG)(INPUTG))
				((ANODE)(ANODE))
				((OUTPUT)(OUTPUT))
			)
		)
	)
	(_object
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int DATA_CLOCK -1 0 30(_ent(_in))))
		(_port(_int SYSTEM_CLOCK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int LENGTH 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int ANODE 2 0 33(_ent(_out))))
		(_port(_int OUTPUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 52(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 57(_array -1((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 58(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 59(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 79(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 118(_array -1((_dto i 127 i 0)))))
		(_sig(_int FIRSTOUTPUTS 14 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{71~downto~0}~13 0 119(_array -1((_dto i 71 i 0)))))
		(_sig(_int SECONDOUTPUTS 15 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~13 0 120(_array -1((_dto i 39 i 0)))))
		(_sig(_int THIRDOUTPUTS 16 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{21~downto~0}~13 0 121(_array -1((_dto i 21 i 0)))))
		(_sig(_int FOURTHOUTPUTS 17 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 122(_array -1((_dto i 11 i 0)))))
		(_sig(_int FINALOUTPUT 18 0 122(_arch(_uni))))
		(_sig(_int SUM 18 0 123(_arch(_uni))))
		(_sig(_int AVERAGE 18 0 124(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 140(_scalar (_dto i 7 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 146(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~1~downto~0~13 0 152(_scalar (_dto i 1 i 0))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . Filter 12 -1)
)
V 000053 55 1793          1588093707578 HEXCONVERTER
(_unit VHDL(hexconverter 0 31(hexconverter 0 42))
	(_version ve4)
	(_time 1588093707579 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/HexConverter.vhd\))
	(_parameters tan)
	(_code 86d1d88885d0da908d88c0dc828180808381848182)
	(_ent
		(_time 1588093707574)
	)
	(_object
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int INPUTF 0 0 34(_ent(_in))))
		(_port(_int INPUTG 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int ANODE 1 0 36(_ent(_out))))
		(_port(_int OUTPUT 0 0 37(_ent(_out))))
		(_var(_int CLK_DIV -2 0 45(_prcs 0((i 0)))))
		(_var(_int NUMBER_ANODE -3 0 46(_prcs 0((i 0)))))
		(_var(_int TYPE_INPUT -3 0 47(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int TEMP_OUTPUT 2 0 48(_prcs 0(_string \"11111111"\))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3)(4))(_sens(0))(_read(1(d_3_0))(1(d_7_4))(2(d_3_0))(2(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026)
		(50528771)
		(50463491)
		(33751811)
		(33686018 50528770)
		(50463235 50529027)
		(33751554 50463490)
		(33686018 50463491)
		(50463235 50463235)
		(33686274 50463235)
		(33686274 50463234)
		(50463234 50529027)
		(33686018 50463234)
		(33686018 50463235)
		(50463234 50463234)
		(33686275 50463234)
		(33751811 50463490)
		(33686019 50463490)
		(33751810 50463234)
		(50529026 50463234)
	)
	(_model . HEXCONVERTER 1 -1)
)
V 000053 55 1509          1588093707603 MainRegister
(_unit VHDL(mainregister 0 31(mainregister 0 39))
	(_version ve4)
	(_time 1588093707604 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/MainRegister.vhd\))
	(_parameters tan)
	(_code a5f2a7f2a1f2f8b3f1f6b7fff1a3a2a3aca2a6a2a1)
	(_ent
		(_time 1588093707600)
	)
	(_object
		(_port(_int RESET -1 0 32(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int OUTPUT 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 44(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \conv_std_logic_vector{0,128}\ 2 0 0(_int gms(_code 1))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3(d_7_0))(3))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . MainRegister 2 -1)
)
V 000044 55 1240          1588093707627 MUX
(_unit VHDL(mux 0 30(mux 0 41))
	(_version ve4)
	(_time 1588093707628 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/MUX.vhd\))
	(_parameters tan)
	(_code b5e2b7e0b5e3e9a3e0e6a0eeecb3e1b2b0b2bdb3e1)
	(_ent
		(_time 1588093707625)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -1((_dto i 8 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 32(_array -1((_dto i 9 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 33(_array -1((_dto i 10 i 0)))))
		(_port(_int C 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int D 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int SELECTION_LENGTH 4 0 35(_ent(_in))))
		(_port(_int SUM 3 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(514)
		(770)
		(515)
		(771)
		(131586)
		(2)
	)
	(_model . MUX 1 -1)
)
V 000050 55 2060          1588093707650 NBITADDER
(_unit VHDL(nbitadder 0 30(nbitadder 0 40))
	(_version ve4)
	(_time 1588093707651 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/NBitAdder.vhd\))
	(_parameters tan)
	(_code d483d786d28389c3d2d3c58e81d2d0d2d1d3d6d281)
	(_ent
		(_time 1588093707647)
	)
	(_generate FORLOOP 0 49(_for 5 )
		(_object
			(_cnst(_int I 5 0 49(_arch)))
			(_prcs
				(line__51(_arch 1 0 51(_assignment(_trgt(4(_object 1)))(_sens(0(_object 1))(1(_object 1))(3(_object 1)))(_read(0(_object 1))(1(_object 1))(3(_object 1))))))
				(line__52(_arch 2 0 52(_assignment(_trgt(3(_index 4)))(_sens(0(_object 1))(0(_object 1))(1(_object 1))(1(_object 1))(3(_object 1))(3(_object 1)))(_read(0(_object 1))(0(_object 1))(1(_object 1))(1(_object 1))(3(_object 1))(3(_object 1))))))
			)
		)
		(_part (3(_object 1))(1(_object 1))(0(_object 1))
		)
	)
	(_object
		(_gen(_int numberOfInputs -1 0 32(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs-1~downto~0}~12 0 34(_array -2((_dto c 5 i 0)))))
		(_port(_int inputs1 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs-1~downto~0}~122 0 35(_array -2((_dto c 6 i 0)))))
		(_port(_int inputs2 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs~downto~0}~12 0 36(_array -2((_dto c 7 i 0)))))
		(_port(_int outputs 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs~downto~0}~13 0 42(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 3 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{numberOfInputs-1~downto~0}~13 0 43(_array -2((_dto c 9 i 0)))))
		(_sig(_int result 4 0 43(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~numberOfInputs-1~13 0 49(_scalar (_to i 0 c 10))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3(0))))))
			(line__58(_arch 3 0 58(_assignment(_trgt(2))(_sens(3(_object 0))(4))(_read(3(_object 0))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . NBITADDER 11 -1)
)
V 000054 55 984           1588093707675 SHIFTREGISTER
(_unit VHDL(shiftregister 0 30(shiftregister 0 38))
	(_version ve4)
	(_time 1588093707676 2020.04.28 20:08:27)
	(_source(\./src/OCTAVIAN/ShiftRegister.vhd\))
	(_parameters tan)
	(_code e4b2b1b7e8b3b9f2e0e2f0bfb7e2e1e2e3e2ede3e7)
	(_ent
		(_time 1588093707671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int D 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Length 1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_port(_int q 0 0 35(_ent(_inout))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(2)(3))(_read(1(d_1_0))(1(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(514)
		(770)
		(515)
		(771)
		(2)
		(131586)
		(33686018)
	)
	(_model . SHIFTREGISTER 1 -1)
)
I 000048 55 906           1588093707699 FreqDiv
(_unit VHDL(frequencydivider 0 24(freqdiv 0 29))
	(_version ve4)
	(_time 1588093707700 2020.04.28 20:08:27)
	(_source(\./src/RARES/FrequencyDivider.vhd\))
	(_parameters tan)
	(_code 0357050402545214035616595705560500040a0507)
	(_ent
		(_time 1588093707695)
	)
	(_object
		(_port(_int SysClk -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int DataClk -1 0 26(_ent(_out))))
		(_sig(_int count -2 0 30(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3)(4)(2))(_sens(0)(1))(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . FreqDiv 1 -1)
)
I 000044 55 1075          1588093707723 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093707724 2020.04.28 20:08:27)
	(_source(\./src/RARES/Mux_8.vhd\))
	(_parameters tan)
	(_code 1347471515454f0647100b49161416141b1645101b)
	(_ent
		(_time 1588093691472)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . Mux 1 -1)
)
I 000050 55 1268          1588093707752 PseudoRNG
(_unit VHDL(pseudo0_15 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093707753 2020.04.28 20:08:27)
	(_source(\./src/RARES/Pseudo0_15.vhd\))
	(_parameters tan)
	(_code 3267323633656325363c2668353132376431333137)
	(_ent
		(_time 1588093707749)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"00001011"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(7))(4(6))(4(5))(4(4))(4(2))(4(1))(4(0))(5)))))
			(line__43(_arch 2 0 43(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50528771)
	)
	(_model . PseudoRNG 3 -1)
)
I 000050 55 1270          1588093707774 PseudoRNG
(_unit VHDL(pseudo0_255 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093707775 2020.04.28 20:08:27)
	(_source(\./src/RARES/Pseudo0_255.vhd\))
	(_parameters tan)
	(_code 51045153530600465506450b565251540752535254)
	(_ent
		(_time 1588093707771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"11101100"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(3))(4(5))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33686275)
	)
	(_model . PseudoRNG 3 -1)
)
I 000044 55 760           1588093707796 Reg
(_unit VHDL(reg 0 23(reg 0 29))
	(_version ve4)
	(_time 1588093707797 2020.04.28 20:08:27)
	(_source(\./src/RARES/Register.vhd\))
	(_parameters tan)
	(_code 61346361653632766266743b376663676467666663)
	(_ent
		(_time 1588093707793)
	)
	(_object
		(_port(_int Clk -1 0 24(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 25(_ent(_in))))
		(_port(_int Q 0 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Reg 1 -1)
)
I 000044 55 1251          1588093707817 Seq
(_unit VHDL(sixdigit1 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093707818 2020.04.28 20:08:27)
	(_source(\./src/RARES/SixDigit1.vhd\))
	(_parameters tan)
	(_code 7025737179262c667527692a267679777473717773)
	(_ent
		(_time 1588093707813)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__35(_arch 1 0 35(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33751554)
	)
	(_model . Seq 3 -1)
)
I 000044 55 1251          1588093707839 Seq
(_unit VHDL(sixdigit2 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093707840 2020.04.28 20:08:27)
	(_source(\./src/RARES/SixDigit2.vhd\))
	(_parameters tan)
	(_code 90c5939f99c6cc86959f89cac69699979493929793)
	(_ent
		(_time 1588093707836)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000111"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(0))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529026)
		(33686018 50463234)
	)
	(_model . Seq 3 -1)
)
I 000045 55 1394          1588093707863 SqWv
(_unit VHDL(squarewave 0 24(sqwv 0 30))
	(_version ve4)
	(_time 1588093707864 2020.04.28 20:08:27)
	(_source(\./src/RARES/SquareWave.vhd\))
	(_parameters tan)
	(_code 9fca9c91c8c9ce899cca8dc5cb9898999e9899999a)
	(_ent
		(_time 1588093707860)
	)
	(_object
		(_port(_int ClkIn -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int ClkOut -1 0 26(_ent(_inout)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int DataOut 0 0 27(_ent(_out))))
		(_sig(_int counter -2 0 31(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 33(_arch(_uni(_string \"10010100"\)))))
		(_sig(_int linear_feedback -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(5)(6)(3))(_sens(0))(_read(5)(6)(1)))))
			(line__50(_arch 1 0 50(_prcs(_simple)(_trgt(7)(8)(4))(_sens(1)(3))(_read(7)(8)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 33686274)
	)
	(_model . SqWv 2 -1)
)
I 000048 55 6798          1588093707885 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588093707886 2020.04.28 20:08:27)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code bfebbbebe8e9efa9b6b9f9e5e9b9bab9eab9bab8bd)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_ent . FrequencyDivider)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_ent . SquareWave)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit1)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit2)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_15)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_255)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(E))
			((H)(_string \"00000000"\))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1064          1588093916533 Mux
(_unit VHDL(mux_8 0 24(mux 1 37))
	(_version ve4)
	(_time 1588093916534 2020.04.28 20:11:56)
	(_source(\./src/RARES/Mux_8.vhd\(\./src/RARES/Mux_8_2.vhd\)))
	(_parameters tan)
	(_code bfedbdeaece9e3aae8eaa7e5bab8bab8b7bae9bcb7)
	(_ent
		(_time 1588093691472)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 1 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000048 55 906           1588093936448 FreqDiv
(_unit VHDL(frequencydivider 0 24(freqdiv 0 29))
	(_version ve4)
	(_time 1588093936449 2020.04.28 20:12:16)
	(_source(\./src/RARES/FrequencyDivider.vhd\))
	(_parameters tan)
	(_code 9195c39f92c6c08691c484cbc597c4979296989795)
	(_ent
		(_time 1588093707694)
	)
	(_object
		(_port(_int SysClk -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int DataClk -1 0 26(_ent(_out))))
		(_sig(_int count -2 0 30(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3)(4)(2))(_sens(0)(1))(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . FreqDiv 1 -1)
)
I 000044 55 1075          1588093936470 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093936471 2020.04.28 20:12:16)
	(_source(\./src/RARES/Mux_8.vhd\))
	(_parameters tan)
	(_code a1a5a1f7a5f7fdb4f5a2b9fba4a6a4a6a9a4f7a2a9)
	(_ent
		(_time 1588093691472)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . Mux 1 -1)
)
I 000044 55 1064          1588093936487 Mux
(_unit VHDL(mux_8 0 24(mux 1 37))
	(_version ve4)
	(_time 1588093936488 2020.04.28 20:12:16)
	(_source(\./src/RARES/Mux_8.vhd\(\./src/RARES/Mux_8_2.vhd\)))
	(_parameters tan)
	(_code b0b4b0e5b5e6eca5e7e5a8eab5b7b5b7b8b5e6b3b8)
	(_ent
		(_time 1588093691472)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 1 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000050 55 1268          1588093936503 PseudoRNG
(_unit VHDL(pseudo0_15 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093936504 2020.04.28 20:12:16)
	(_source(\./src/RARES/Pseudo0_15.vhd\))
	(_parameters tan)
	(_code c0c59494c39791d7c4ced49ac7c3c0c596c3c1c3c5)
	(_ent
		(_time 1588093707748)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"00001011"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(7))(4(6))(4(5))(4(4))(4(2))(4(1))(4(0))(5)))))
			(line__43(_arch 2 0 43(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50528771)
	)
	(_model . PseudoRNG 3 -1)
)
I 000050 55 1270          1588093936523 PseudoRNG
(_unit VHDL(pseudo0_255 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093936524 2020.04.28 20:12:16)
	(_source(\./src/RARES/Pseudo0_255.vhd\))
	(_parameters tan)
	(_code d0d58483d38781c7d487c48ad7d3d0d586d3d2d3d5)
	(_ent
		(_time 1588093707770)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"11101100"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(3))(4(5))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33686275)
	)
	(_model . PseudoRNG 3 -1)
)
I 000044 55 760           1588093936545 Reg
(_unit VHDL(reg 0 23(reg 0 29))
	(_version ve4)
	(_time 1588093936546 2020.04.28 20:12:16)
	(_source(\./src/RARES/Register.vhd\))
	(_parameters tan)
	(_code efeab9bcbcb8bcf8ece8fab5b9e8ede9eae9e8e8ed)
	(_ent
		(_time 1588093707792)
	)
	(_object
		(_port(_int Clk -1 0 24(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 25(_ent(_in))))
		(_port(_int Q 0 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Reg 1 -1)
)
I 000044 55 1251          1588093936569 Seq
(_unit VHDL(sixdigit1 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093936570 2020.04.28 20:12:16)
	(_source(\./src/RARES/SixDigit1.vhd\))
	(_parameters tan)
	(_code fefba9aea2a8a2e8fba9e7a4a8f8f7f9fafdfff9fd)
	(_ent
		(_time 1588093707812)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__35(_arch 1 0 35(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33751554)
	)
	(_model . Seq 3 -1)
)
I 000044 55 1251          1588093936592 Seq
(_unit VHDL(sixdigit2 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093936593 2020.04.28 20:12:16)
	(_source(\./src/RARES/SixDigit2.vhd\))
	(_parameters tan)
	(_code 1e1b4819424842081b110744481817191a1d1c191d)
	(_ent
		(_time 1588093707835)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000111"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(0))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529026)
		(33686018 50463234)
	)
	(_model . Seq 3 -1)
)
I 000045 55 1394          1588093936617 SqWv
(_unit VHDL(squarewave 0 24(sqwv 0 30))
	(_version ve4)
	(_time 1588093936618 2020.04.28 20:12:16)
	(_source(\./src/RARES/SquareWave.vhd\))
	(_parameters tan)
	(_code 3d386b39686b6c2b3e682f67693a3a3b3c3a3b3b38)
	(_ent
		(_time 1588093707859)
	)
	(_object
		(_port(_int ClkIn -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int ClkOut -1 0 26(_ent(_inout)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int DataOut 0 0 27(_ent(_out))))
		(_sig(_int counter -2 0 31(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 33(_arch(_uni(_string \"10010100"\)))))
		(_sig(_int linear_feedback -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(5)(6)(3))(_sens(0))(_read(5)(6)(1)))))
			(line__50(_arch 1 0 50(_prcs(_simple)(_trgt(7)(8)(4))(_sens(1)(3))(_read(7)(8)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 33686274)
	)
	(_model . SqWv 2 -1)
)
I 000048 55 6798          1588093936642 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588093936643 2020.04.28 20:12:16)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code 4d491c4f181b1d5b444b0b171b4b484b184b484a4f)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_ent . FrequencyDivider)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_ent . SquareWave)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit1)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit2)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_15)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_255)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(E))
			((H)(_string \"00000000"\))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 976           1588093957218 Mux_8_2
(_unit VHDL(mux_8_2 0 24(mux_8_2 0 37))
	(_version ve4)
	(_time 1588093957219 2020.04.28 20:12:37)
	(_source(\./src/RARES/Mux_8_2.vhd\))
	(_parameters tan)
	(_code afaeaef9fcf9f3baf8fab7f6a8acada9fba8aaa8a7)
	(_ent
		(_time 1588093290179)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 26(_ent(_in))))
		(_port(_int C -1 0 27(_ent(_in))))
		(_port(_int D -1 0 28(_ent(_in))))
		(_port(_int E -1 0 29(_ent(_in))))
		(_port(_int F -1 0 30(_ent(_in))))
		(_port(_int G -1 0 31(_ent(_in))))
		(_port(_int H -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 0 0 33(_ent(_in))))
		(_port(_int Data -1 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux_8_2 1 -1)
)
I 000048 55 906           1588093960989 FreqDiv
(_unit VHDL(frequencydivider 0 24(freqdiv 0 29))
	(_version ve4)
	(_time 1588093960990 2020.04.28 20:12:40)
	(_source(\./src/RARES/FrequencyDivider.vhd\))
	(_parameters tan)
	(_code 646a3665623335736431713e3062316267636d6260)
	(_ent
		(_time 1588093707694)
	)
	(_object
		(_port(_int SysClk -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int DataClk -1 0 26(_ent(_out))))
		(_sig(_int count -2 0 30(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3)(4)(2))(_sens(0)(1))(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . FreqDiv 1 -1)
)
V 000044 55 1075          1588093961002 Mux
(_unit VHDL(mux_8 0 24(mux 0 37))
	(_version ve4)
	(_time 1588093961003 2020.04.28 20:12:41)
	(_source(\./src/RARES/Mux_8.vhd\))
	(_parameters tan)
	(_code 747a74747522286120776c2e717371737c7122777c)
	(_ent
		(_time 1588093691472)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 26(_ent(_in))))
		(_port(_int C 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int E 0 0 29(_ent(_in))))
		(_port(_int F 0 0 30(_ent(_in))))
		(_port(_int G 0 0 31(_ent(_in))))
		(_port(_int H 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 1 0 33(_ent(_in))))
		(_port(_int Data 0 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . Mux 1 -1)
)
V 000048 55 976           1588093961013 Mux_8_2
(_unit VHDL(mux_8_2 0 24(mux_8_2 0 37))
	(_version ve4)
	(_time 1588093961014 2020.04.28 20:12:41)
	(_source(\./src/RARES/Mux_8_2.vhd\))
	(_parameters tan)
	(_code 848a848b85d2d891d3d19cdd83878682d08381838c)
	(_ent
		(_time 1588093290179)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 26(_ent(_in))))
		(_port(_int C -1 0 27(_ent(_in))))
		(_port(_int D -1 0 28(_ent(_in))))
		(_port(_int E -1 0 29(_ent(_in))))
		(_port(_int F -1 0 30(_ent(_in))))
		(_port(_int G -1 0 31(_ent(_in))))
		(_port(_int H -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Sel 0 0 33(_ent(_in))))
		(_port(_int Data -1 0 34(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux_8_2 1 -1)
)
V 000050 55 1268          1588093961030 PseudoRNG
(_unit VHDL(pseudo0_15 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093961031 2020.04.28 20:12:41)
	(_source(\./src/RARES/Pseudo0_15.vhd\))
	(_parameters tan)
	(_code 939cc79d93c4c284979d87c994909396c590929096)
	(_ent
		(_time 1588093707748)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"00001011"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(7))(4(6))(4(5))(4(4))(4(2))(4(1))(4(0))(5)))))
			(line__43(_arch 2 0 43(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50528771)
	)
	(_model . PseudoRNG 3 -1)
)
V 000050 55 1270          1588093961047 PseudoRNG
(_unit VHDL(pseudo0_255 0 23(pseudorng 0 28))
	(_version ve4)
	(_time 1588093961048 2020.04.28 20:12:41)
	(_source(\./src/RARES/Pseudo0_255.vhd\))
	(_parameters tan)
	(_code a3acf7f5a3f4f2b4a7f4b7f9a4a0a3a6f5a0a1a0a6)
	(_ent
		(_time 1588093707770)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 24(_ent(_out))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 29(_arch(_uni(_string \"11101100"\)))))
		(_sig(_int linear_feedback -1 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(3))(4(5))))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(4))(_sens(2)(3))(_read(1)(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751811 33686275)
	)
	(_model . PseudoRNG 3 -1)
)
V 000044 55 760           1588093961067 Reg
(_unit VHDL(reg 0 23(reg 0 29))
	(_version ve4)
	(_time 1588093961068 2020.04.28 20:12:41)
	(_source(\./src/RARES/Register.vhd\))
	(_parameters tan)
	(_code b2bde4e6b5e5e1a5b1b5a7e8e4b5b0b4b7b4b5b5b0)
	(_ent
		(_time 1588093707792)
	)
	(_object
		(_port(_int Clk -1 0 24(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 25(_ent(_in))))
		(_port(_int Q 0 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Reg 1 -1)
)
V 000044 55 1251          1588093961082 Seq
(_unit VHDL(sixdigit1 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093961083 2020.04.28 20:12:41)
	(_source(\./src/RARES/SixDigit1.vhd\))
	(_parameters tan)
	(_code c2cd9597c9949ed4c795db9894c4cbc5c6c1c3c5c1)
	(_ent
		(_time 1588093707812)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(5))(_sens(4(1))(4(2))))))
			(line__35(_arch 1 0 35(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33751554)
	)
	(_model . Seq 3 -1)
)
V 000044 55 1251          1588093961099 Seq
(_unit VHDL(sixdigit2 0 24(seq 0 29))
	(_version ve4)
	(_time 1588093961100 2020.04.28 20:12:41)
	(_source(\./src/RARES/SixDigit2.vhd\))
	(_parameters tan)
	(_code d2dd8580d9848ec4d7ddcb8884d4dbd5d6d1d0d5d1)
	(_ent
		(_time 1588093707835)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int cout 0 0 25(_ent(_out))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset -1 0 26(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 30(_arch(_uni(_string \"00000111"\)))))
		(_sig(_int linear_feedback -1 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5))(_sens(4(0))(4(2))))))
			(line__34(_arch 1 0 34(_prcs(_trgt(4))(_sens(2)(3)(1)(4)(5))(_dssslsensitivity 2))))
			(line__45(_arch 2 0 45(_assignment(_alias((cout)(count)))(_trgt(0))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50529026)
		(33686018 50463234)
	)
	(_model . Seq 3 -1)
)
V 000045 55 1394          1588093961117 SqWv
(_unit VHDL(squarewave 0 24(sqwv 0 30))
	(_version ve4)
	(_time 1588093961118 2020.04.28 20:12:41)
	(_source(\./src/RARES/SquareWave.vhd\))
	(_parameters tan)
	(_code e1eeb6b3e1b7b0f7e2b4f3bbb5e6e6e7e0e6e7e7e4)
	(_ent
		(_time 1588093707859)
	)
	(_object
		(_port(_int ClkIn -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 25(_ent(_in))))
		(_port(_int ClkOut -1 0 26(_ent(_inout)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int DataOut 0 0 27(_ent(_out))))
		(_sig(_int counter -2 0 31(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int count 1 0 33(_arch(_uni(_string \"10010100"\)))))
		(_sig(_int linear_feedback -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(3)(5)(6))(_sens(0))(_read(1)(5)(6)))))
			(line__50(_arch 1 0 50(_prcs(_simple)(_trgt(4)(7)(8))(_sens(1)(3))(_read(2)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 33686274)
	)
	(_model . SqWv 2 -1)
)
I 000048 55 6798          1588093961135 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588093961136 2020.04.28 20:12:41)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code 010f5007015751170807475b570704075407040603)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_ent . FrequencyDivider)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_ent . SquareWave)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit1)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit2)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_15)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_255)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(E))
			((H)(_string \"00000000"\))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 906           1588094219314 FreqDiv
(_unit VHDL(frequencydivider 0 24(freqdiv 0 29))
	(_version ve4)
	(_time 1588094219315 2020.04.28 20:16:59)
	(_source(\./src/RARES/FrequencyDivider.vhd\))
	(_parameters tan)
	(_code 7c7d2f7c2d2b2d6b7c286926287a297a7f7b757a78)
	(_ent
		(_time 1588093707694)
	)
	(_object
		(_port(_int SysClk -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int DataClk -1 0 26(_ent(_out))))
		(_sig(_int count -2 0 30(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3)(4)(2))(_sens(0)(1))(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . FreqDiv 1 -1)
)
I 000048 55 6798          1588094222440 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588094222441 2020.04.28 20:17:02)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code b1bfe4e5b1e7e1a7b8b7f7ebe7b7b4b7e4b7b4b6b3)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_ent . FrequencyDivider)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_ent . SquareWave)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit1)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit2)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_15)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_255)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(E))
			((H)(_string \"00000000"\))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000048 55 6779          1588095509678 DataGen
(_unit VHDL(data_generator 0 23(datagen 0 31))
	(_version ve4)
	(_time 1588095509679 2020.04.28 20:38:29)
	(_source(\./src/RARES/Data_Generator.vhd\))
	(_parameters tan)
	(_code f4f0a5a4f1a2a4e2fdf2b2aea2f2f1f2a1f2f1f3f6)
	(_ent
		(_time 1588093163211)
	)
	(_comp
		(FrequencyDivider
			(_object
				(_port(_int SysClk -1 0 42(_ent (_in))))
				(_port(_int Reset -1 0 42(_ent (_in))))
				(_port(_int DataClk -1 0 43(_ent (_out))))
			)
		)
		(SquareWave
			(_object
				(_port(_int ClkIn -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 47(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int ClkOut -1 0 48(_ent (_inout))))
				(_port(_int DataOut 2 0 49(_ent (_out))))
			)
		)
		(SixDigit1
			(_object
				(_port(_int cout 9 0 95(_ent (_out))))
				(_port(_int enable -1 0 96(_ent (_in))))
				(_port(_int clk -1 0 96(_ent (_in))))
				(_port(_int reset -1 0 96(_ent (_in))))
			)
		)
		(SixDigit2
			(_object
				(_port(_int cout 10 0 100(_ent (_out))))
				(_port(_int enable -1 0 101(_ent (_in))))
				(_port(_int clk -1 0 101(_ent (_in))))
				(_port(_int reset -1 0 101(_ent (_in))))
			)
		)
		(Pseudo0_15
			(_object
				(_port(_int cout 6 0 79(_ent (_out))))
				(_port(_int enable -1 0 80(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int reset -1 0 80(_ent (_in))))
			)
		)
		(Pseudo0_255
			(_object
				(_port(_int cout 7 0 84(_ent (_out))))
				(_port(_int enable -1 0 85(_ent (_in))))
				(_port(_int clk -1 0 85(_ent (_in))))
				(_port(_int reset -1 0 85(_ent (_in))))
			)
		)
		(Mux_8
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int C 3 0 55(_ent (_in))))
				(_port(_int D 3 0 56(_ent (_in))))
				(_port(_int E 3 0 57(_ent (_in))))
				(_port(_int F 3 0 58(_ent (_in))))
				(_port(_int G 3 0 59(_ent (_in))))
				(_port(_int H 3 0 60(_ent (_in))))
				(_port(_int Sel 4 0 61(_ent (_in))))
				(_port(_int Data 3 0 62(_ent (_out))))
			)
		)
		(Mux_8_2
			(_object
				(_port(_int A -1 0 66(_ent (_in))))
				(_port(_int B -1 0 67(_ent (_in))))
				(_port(_int C -1 0 68(_ent (_in))))
				(_port(_int D -1 0 69(_ent (_in))))
				(_port(_int E -1 0 70(_ent (_in))))
				(_port(_int F -1 0 71(_ent (_in))))
				(_port(_int G -1 0 72(_ent (_in))))
				(_port(_int H -1 0 73(_ent (_in))))
				(_port(_int Sel 5 0 74(_ent (_in))))
				(_port(_int Data -1 0 75(_ent (_out))))
			)
		)
		(Reg
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int D 8 0 90(_ent (_in))))
				(_port(_int Q 8 0 91(_ent (_out))))
			)
		)
	)
	(_inst FreqDiv 0 142(_comp FrequencyDivider)
		(_port
			((SysClk)(SystemClock))
			((Reset)(Reset))
			((DataClk)(DaClk))
		)
		(_use(_ent . FrequencyDivider)
		)
	)
	(_inst SqWv 0 143(_comp SquareWave)
		(_port
			((ClkIn)(DaClk))
			((Reset)(Reset))
			((enable)((i 3)))
			((ClkOut)(SqWvClk))
			((DataOut)(A))
		)
		(_use(_ent . SquareWave)
			(_port
				((ClkIn)(ClkIn))
				((Reset)(Reset))
				((enable)(enable))
				((ClkOut)(ClkOut))
				((DataOut)(DataOut))
			)
		)
	)
	(_inst SD1 0 144(_comp SixDigit1)
		(_port
			((cout)(B))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit1)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst SD2 0 145(_comp SixDigit2)
		(_port
			((cout)(C))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . SixDigit2)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG1 0 146(_comp Pseudo0_15)
		(_port
			((cout)(D))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_15)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst PRNG2 0 147(_comp Pseudo0_255)
		(_port
			((cout)(E))
			((enable)((i 3)))
			((clk)(DaClk))
			((reset)(Reset))
		)
		(_use(_ent . Pseudo0_255)
			(_port
				((cout)(cout))
				((enable)(enable))
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_inst MUXData 0 148(_comp Mux_8)
		(_port
			((A)(_string \"00000000"\))
			((B)(A))
			((C)(B))
			((D)(C))
			((E)(_string \"00000000"\))
			((F)(_string \"00000000"\))
			((G)(D))
			((H)(E))
			((Sel)(Control))
			((Data)(DataAux))
		)
		(_use(_ent . Mux_8)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((Sel)(Sel))
				((Data)(Data))
			)
		)
	)
	(_inst MUXClock 0 149(_comp Mux_8_2)
		(_port
			((A)(DaClk))
			((B)(SqWvClk))
			((C)(DaClk))
			((D)(DaClk))
			((E)(DaClk))
			((F)(DaClk))
			((G)(DaClk))
			((H)(DaClk))
			((Sel)(Control))
			((Data)(DataClock))
		)
		(_use(_ent . Mux_8_2)
		)
	)
	(_inst Regi 0 150(_comp Reg)
		(_port
			((Clk)(DataClock))
			((D)(DataAux))
			((Q)(Data))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_port(_int Reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int Control 0 0 25(_ent(_in))))
		(_port(_int SystemClock -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int Data 1 0 27(_ent(_out))))
		(_port(_int DataClock -1 0 28(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 79(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 90(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 95(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_int SqWvClk -1 0 123(_arch(_uni))))
		(_sig(_int DaClk -1 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 11 0 125(_arch(_uni))))
		(_sig(_int B 11 0 126(_arch(_uni))))
		(_sig(_int C 11 0 127(_arch(_uni))))
		(_sig(_int D 11 0 128(_arch(_uni))))
		(_sig(_int E 11 0 129(_arch(_uni))))
		(_sig(_int DataAux 11 0 130(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000048 55 906           1588095642004 FreqDiv
(_unit VHDL(frequencydivider 0 24(freqdiv 0 29))
	(_version ve4)
	(_time 1588095642005 2020.04.28 20:40:42)
	(_source(\./src/RARES/FrequencyDivider.vhd\))
	(_parameters tan)
	(_code dcd9d98f8d8b8dcbdc88c98688da89dadfdbd5dad8)
	(_ent
		(_time 1588093707694)
	)
	(_object
		(_port(_int SysClk -1 0 25(_ent(_in)(_event))))
		(_port(_int Reset -1 0 25(_ent(_in))))
		(_port(_int DataClk -1 0 26(_ent(_out))))
		(_sig(_int count -2 0 30(_arch(_uni((i 1))))))
		(_sig(_int tmp -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3)(4)(2))(_sens(0)(1))(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . FreqDiv 1 -1)
)
