#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  4 14:45:49 2022
# Process ID: 25328
# Current directory: D:/1111/DCCDL/VIVADO/lab6/fft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2232 D:\1111\DCCDL\VIVADO\lab6\fft\fft.xpr
# Log file: D:/1111/DCCDL/VIVADO/lab6/fft/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/lab6/fft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/lab6/fft/fft.xpr
update_compile_order -fileset sources_1

update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_sim
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_sim
current_sim simulation_5
close_sim
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
close_design
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
current_design impl_1
refresh_design
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
close_sim
launch_simulation -mode post-implementation -type timing
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation -mode post-implementation -type timing
current_design synth_1
close_design
launch_simulation -mode post-implementation -type functional
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_sim
launch_simulation -mode post-implementation -type timing
current_design synth_1
close_design
launch_simulation -mode post-implementation -type timing
close_project
open_project D:/1111/DCCDL/VIVADO/lab6/fft/fft.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_sim simulation_20
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
close_design
current_sim simulation_21
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
launch_simulation -mode post-synthesis -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
close_sim
close_sim
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft/stage1_tb_behav.wcfg
source stage1_tb.tcl
