###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID hpc001)
#  Generated on:      Tue Apr  1 15:35:08 2025
#  Design:            MultTop
#  Command:           defOut -floorplan -noStdCells /home/yukunw/dacs-lab3/experiment/dacs2024/lab3/results/26631dadda_bit16fb6545dd58885bf2431c21988dff9e3bddef7e0086f449065a0c1e66cdebbb80/innovus-rundir/data/floorplan.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN MultTop ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 1.0080 ;
    DESIGN FE_CORE_BOX_UR_X REAL 55.7280 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 1.0080 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 53.9280 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 226944 220032 ) ;

ROW CORE_ROW_0 asap7sc7p5t 4032 4032 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 4032 8352 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 4032 12672 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 4032 16992 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 4032 21312 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 4032 25632 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 4032 29952 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_7 asap7sc7p5t 4032 34272 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_8 asap7sc7p5t 4032 38592 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_9 asap7sc7p5t 4032 42912 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_10 asap7sc7p5t 4032 47232 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_11 asap7sc7p5t 4032 51552 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_12 asap7sc7p5t 4032 55872 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_13 asap7sc7p5t 4032 60192 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_14 asap7sc7p5t 4032 64512 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_15 asap7sc7p5t 4032 68832 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_16 asap7sc7p5t 4032 73152 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_17 asap7sc7p5t 4032 77472 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_18 asap7sc7p5t 4032 81792 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_19 asap7sc7p5t 4032 86112 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_20 asap7sc7p5t 4032 90432 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_21 asap7sc7p5t 4032 94752 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_22 asap7sc7p5t 4032 99072 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_23 asap7sc7p5t 4032 103392 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_24 asap7sc7p5t 4032 107712 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_25 asap7sc7p5t 4032 112032 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_26 asap7sc7p5t 4032 116352 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_27 asap7sc7p5t 4032 120672 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_28 asap7sc7p5t 4032 124992 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_29 asap7sc7p5t 4032 129312 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_30 asap7sc7p5t 4032 133632 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_31 asap7sc7p5t 4032 137952 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_32 asap7sc7p5t 4032 142272 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_33 asap7sc7p5t 4032 146592 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_34 asap7sc7p5t 4032 150912 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_35 asap7sc7p5t 4032 155232 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_36 asap7sc7p5t 4032 159552 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_37 asap7sc7p5t 4032 163872 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_38 asap7sc7p5t 4032 168192 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_39 asap7sc7p5t 4032 172512 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_40 asap7sc7p5t 4032 176832 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_41 asap7sc7p5t 4032 181152 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_42 asap7sc7p5t 4032 185472 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_43 asap7sc7p5t 4032 189792 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_44 asap7sc7p5t 4032 194112 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_45 asap7sc7p5t 4032 198432 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_46 asap7sc7p5t 4032 202752 FS DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_47 asap7sc7p5t 4032 207072 N DO 253 BY 1 STEP 864 0
 ;
ROW CORE_ROW_48 asap7sc7p5t 4032 211392 FS DO 253 BY 1 STEP 864 0
 ;

TRACKS X 2016 DO 157 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 142 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 142 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 157 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 197 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 142 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 191 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 197 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 262 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 191 STEP 1152 LAYER M6 ;
TRACKS Y 1008 DO 286 STEP 768 LAYER M5 ;
TRACKS X 576 DO 262 STEP 864 LAYER M5 ;
TRACKS X 576 DO 393 STEP 576 LAYER M4 ;
TRACKS Y 1008 DO 286 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 381 STEP 576 LAYER M3 ;
TRACKS X 576 DO 393 STEP 576 LAYER M3 ;
TRACKS X 576 DO 393 STEP 576 LAYER M2 ;
TRACKS Y 432 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y 1008 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y 1584 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y 2160 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y 2736 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y 3312 DO 51 STEP 4320 LAYER M2 ;
TRACKS Y -288 DO 52 STEP 4320 LAYER M2 ;
TRACKS Y 576 DO 381 STEP 576 LAYER M1 ;
TRACKS X 576 DO 393 STEP 576 LAYER M1 ;

GCELLGRID X 225216 DO 2 STEP 1728 ;
GCELLGRID X 576 DO 40 STEP 5760 ;
GCELLGRID X 0 DO 2 STEP 576 ;
GCELLGRID Y 216432 DO 2 STEP 3600 ;
GCELLGRID Y 432 DO 6 STEP 43200 ;
GCELLGRID Y 0 DO 2 STEP 432 ;

PINS 66 ;
- clock + NET clock + DIRECTION INPUT + USE SIGNAL
 ;
- reset + NET reset + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[15] + NET multiplicand[15] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[14] + NET multiplicand[14] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[13] + NET multiplicand[13] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[12] + NET multiplicand[12] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[11] + NET multiplicand[11] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[10] + NET multiplicand[10] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[9] + NET multiplicand[9] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[8] + NET multiplicand[8] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[7] + NET multiplicand[7] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[6] + NET multiplicand[6] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[5] + NET multiplicand[5] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[4] + NET multiplicand[4] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[3] + NET multiplicand[3] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[2] + NET multiplicand[2] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[1] + NET multiplicand[1] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplicand[0] + NET multiplicand[0] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[15] + NET multiplier[15] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[14] + NET multiplier[14] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[13] + NET multiplier[13] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[12] + NET multiplier[12] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[11] + NET multiplier[11] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[10] + NET multiplier[10] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[9] + NET multiplier[9] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[8] + NET multiplier[8] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[7] + NET multiplier[7] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[6] + NET multiplier[6] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[5] + NET multiplier[5] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[4] + NET multiplier[4] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[3] + NET multiplier[3] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[2] + NET multiplier[2] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[1] + NET multiplier[1] + DIRECTION INPUT + USE SIGNAL
 ;
- multiplier[0] + NET multiplier[0] + DIRECTION INPUT + USE SIGNAL
 ;
- product[31] + NET product[31] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[30] + NET product[30] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[29] + NET product[29] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[28] + NET product[28] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[27] + NET product[27] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[26] + NET product[26] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[25] + NET product[25] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[24] + NET product[24] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[23] + NET product[23] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[22] + NET product[22] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[21] + NET product[21] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[20] + NET product[20] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[19] + NET product[19] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[18] + NET product[18] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[17] + NET product[17] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[16] + NET product[16] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[15] + NET product[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[14] + NET product[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[13] + NET product[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[12] + NET product[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[11] + NET product[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[10] + NET product[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[9] + NET product[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[8] + NET product[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[7] + NET product[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[6] + NET product[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[5] + NET product[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[4] + NET product[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[3] + NET product[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[2] + NET product[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[1] + NET product[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- product[0] + NET product[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD
  + USE POWER
 ;
- VSS
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
