Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_TOP_ML505.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_TOP_ML505"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : FPGA_TOP_ML505
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/Bouncy.v" in library work
Compiling verilog file "../../src/CharFifo.v" in library work
Module <Bouncy> compiled
Compiling verilog file "../../src/FPGA_TOP_ML505.v" in library work
Module <CharFifo> compiled
Compiling verilog file "../../src/itoa2.v" in library work
Module <FPGA_TOP_ML505> compiled
Compiling verilog file "../../src/itoa.v" in library work
Module <itoa2> compiled
Compiling verilog include file "../../src/util.vh"
WARNING:HDLCompilers:301 - "../../src/itoa.v" line 97 Too many digits specified in hex constant
Compiling verilog file "../../src/UAReceive.v" in library work
Module <itoa> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/UART.v" in library work
Module <UAReceive> compiled
Compiling verilog file "../../src/UATransmit.v" in library work
Module <UART> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/Framework/ButtonParse.v" in library work
Module <UATransmit> compiled
Compiling verilog file "../../src/Framework/Const.v" in library work
Compiling verilog file "../../src/Framework/Debouncer.v" in library work
Compiling verilog include file "../../src/Framework/Const.v"
Module <ButtonParse> compiled
Compiling verilog file "../../src/Framework/EdgeDetect.v" in library work
Module <Debouncer> compiled
Compiling verilog file "../../src/Framework/IORegister.v" in library work
Module <EdgeDetect> compiled
Compiling verilog file "../../src/Framework/Register.v" in library work
Module <IORegister> compiled
Module <Register> compiled
No errors in compilation
Analysis of file <"FPGA_TOP_ML505.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGA_TOP_ML505> in library <work> with parameters.
	ClockFreq = "00000101111101011110000100000000"
	Delay = "00000000010011000100101101000000"
	UARTBaudRate = "00000000000000011100001000000000"

Analyzing hierarchy for module <ButtonParse> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	DebSimWidth = "00000000000000000000000000000100"
	DebWidth = "00000000000000000000000000010100"
	EdgeOutWidth = "00000000000000000000000000000001"
	EdgeType = "00000000000000000000000000000000"
	EdgeUpWidth = "00000000000000000000000000000010"
	EdgeWidth = "00000000000000000000000000000011"
	EnableEdge = "00000000000000000000000000000000"
	Related = "00000000000000000000000000000001"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UART> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockFreq = "00000101111101011110000100000000"

Analyzing hierarchy for module <CharFifo> in library <work> with parameters.
	DEPTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <Bouncy> in library <work> with parameters.
	XMAX = "00000000000000000000000000100110"
	XMIN = "11111111111111111111111111011010"
	YMAX = "00000000000000000000000000100110"
	YMIN = "11111111111111111111111111011010"

Analyzing hierarchy for module <Debouncer> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	SimWidth = "00000000000000000000000000000100"
	Width = "00000000000000000000000000010100"
	XWidth = "00000000000000000000000000010100"

Analyzing hierarchy for module <EdgeDetect> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Type = "00000000000000000000000000000000"
	UpWidth = "00000000000000000000000000000010"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <IORegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UATransmit> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001010"
	ClockFreq = "00000101111101011110000100000000"
	SymbolEdgeTime = "00000000000000000000001101100100"

Analyzing hierarchy for module <UAReceive> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001010"
	ClockFreq = "00000101111101011110000100000000"
	SampleTime = "00000000000000000000000110110010"
	SymbolEdgeTime = "00000000000000000000001101100100"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "00000000000000000000000000000000"
	ResetValue = "00000000000000000000"
	SetValue = "11111111111111111111"
	Width = "00000000000000000000000000010100"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "X"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGA_TOP_ML505>.
	ClockFreq = 32'sb00000101111101011110000100000000
	Delay = 32'sb00000000010011000100101101000000
	UARTBaudRate = 32'sb00000000000000011100001000000000
Module <FPGA_TOP_ML505> is correct for synthesis.
 
Analyzing module <ButtonParse> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	DebSimWidth = 32'sb00000000000000000000000000000100
	DebWidth = 32'sb00000000000000000000000000010100
	EdgeOutWidth = 32'sb00000000000000000000000000000001
	EdgeType = 32'sb00000000000000000000000000000000
	EdgeUpWidth = 32'sb00000000000000000000000000000010
	EdgeWidth = 32'sb00000000000000000000000000000011
	EnableEdge = 32'sb00000000000000000000000000000000
	Related = 32'sb00000000000000000000000000000001
	Width = 32'sb00000000000000000000000000000001
Module <ButtonParse> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	SimWidth = 32'sb00000000000000000000000000000100
	Width = 32'sb00000000000000000000000000010100
	XWidth = 32'sb00000000000000000000000000010100
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Register.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 32'sb00000000000000000000000000000000
	ResetValue = 20'b00000000000000000000
	SetValue = 20'b11111111111111111111
	Width = 32'sb00000000000000000000000000010100
Module <Register.1> is correct for synthesis.
 
Analyzing module <Register.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'bX
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.2> is correct for synthesis.
 
Analyzing module <EdgeDetect> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Type = 32'sb00000000000000000000000000000000
	UpWidth = 32'sb00000000000000000000000000000010
	Width = 32'sb00000000000000000000000000000011
Module <EdgeDetect> is correct for synthesis.
 
Analyzing module <Register.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.3> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockFreq = 32'sb00000101111101011110000100000000
Module <UART> is correct for synthesis.
 
Analyzing module <IORegister> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b1
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <IORegister> is correct for synthesis.
 
Analyzing module <UATransmit> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001010
	ClockFreq = 32'sb00000101111101011110000100000000
	SymbolEdgeTime = 32'sb00000000000000000000001101100100
Module <UATransmit> is correct for synthesis.
 
Analyzing module <UAReceive> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001010
	ClockFreq = 32'sb00000101111101011110000100000000
	SampleTime = 32'sb00000000000000000000000110110010
	SymbolEdgeTime = 32'sb00000000000000000000001101100100
Module <UAReceive> is correct for synthesis.
 
Analyzing module <CharFifo> in library <work>.
	DEPTH = 32'sb00000000000000000000010000000000
INFO:Xst:1433 - Contents of array <fifo> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <fifo> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <CharFifo> is correct for synthesis.
 
Analyzing module <Bouncy> in library <work>.
	XMAX = 32'sb00000000000000000000000000100110
	XMIN = 32'sb11111111111111111111111111011010
	YMAX = 32'sb00000000000000000000000000100110
	YMIN = 32'sb11111111111111111111111111011010
Module <Bouncy> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CharFifo>.
    Related source file is "../../src/CharFifo.v".
    Found 1024x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 16-bit adder carry out for signal <full$addsub0001> created at line 37.
    Found 16-bit up counter for signal <ra>.
    Found 16-bit adder carry out for signal <ra$addsub0001> created at line 58.
    Found 17-bit comparator greatequal for signal <ra$cmp_ge0000> created at line 58.
    Found 16-bit subtractor for signal <size$addsub0000> created at line 35.
    Found 16-bit adder for signal <size$addsub0001> created at line 35.
    Found 16-bit comparator greatequal for signal <size$cmp_ge0000> created at line 35.
    Found 18-bit subtractor for signal <size$sub0000> created at line 35.
    Found 16-bit up counter for signal <wa>.
    Found 16-bit adder carry out for signal <wa$addsub0001> created at line 53.
    Found 17-bit comparator greatequal for signal <wa$cmp_ge0000> created at line 53.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   6 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <CharFifo> synthesized.


Synthesizing Unit <Bouncy>.
    Related source file is "../../src/Bouncy.v".
    Found 8-bit up accumulator for signal <x>.
    Found 8-bit up accumulator for signal <y>.
    Found 8-bit adder for signal <$add0000> created at line 33.
    Found 8-bit adder for signal <$add0001> created at line 36.
    Found 8-bit register for signal <xv>.
    Found 9-bit comparator greater for signal <xv$cmp_gt0000> created at line 33.
    Found 32-bit comparator less for signal <xv$cmp_lt0000> created at line 33.
    Found 8-bit adder for signal <xv$sub0000> created at line 34.
    Found 8-bit register for signal <yv>.
    Found 9-bit comparator greater for signal <yv$cmp_gt0000> created at line 36.
    Found 32-bit comparator less for signal <yv$cmp_lt0000> created at line 36.
    Found 8-bit adder for signal <yv$sub0000> created at line 37.
    Summary:
	inferred   2 Accumulator(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Bouncy> synthesized.


Synthesizing Unit <Register_1>.
    Related source file is "../../src/Framework/Register.v".
    Found 20-bit register for signal <Out>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Register_1> synthesized.


Synthesizing Unit <Register_2>.
    Related source file is "../../src/Framework/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_2> synthesized.


Synthesizing Unit <Register_3>.
    Related source file is "../../src/Framework/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_3> synthesized.


Synthesizing Unit <IORegister>.
    Related source file is "../../src/Framework/IORegister.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IORegister> synthesized.


Synthesizing Unit <UATransmit>.
    Related source file is "../../src/UATransmit.v".
    Found 4-bit down counter for signal <BitCounter>.
    Found 10-bit up counter for signal <ClockCounter>.
    Found 10-bit register for signal <TXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <UATransmit> synthesized.


Synthesizing Unit <UAReceive>.
    Related source file is "../../src/UAReceive.v".
WARNING:Xst:646 - Signal <RXShift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit down counter for signal <BitCounter>.
    Found 10-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <HasByte>.
    Found 10-bit register for signal <RXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <UAReceive> synthesized.


Synthesizing Unit <UART>.
    Related source file is "../../src/UART.v".
Unit <UART> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "../../src/Framework/Debouncer.v".
    Found 20-bit addsub for signal <NextCount$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <EdgeDetect>.
    Related source file is "../../src/Framework/EdgeDetect.v".
Unit <EdgeDetect> synthesized.


Synthesizing Unit <ButtonParse>.
    Related source file is "../../src/Framework/ButtonParse.v".
WARNING:Xst:646 - Signal <Half<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ButtonParse> synthesized.


Synthesizing Unit <FPGA_TOP_ML505>.
    Related source file is "../../src/FPGA_TOP_ML505.v".
WARNING:Xst:646 - Signal <cf_diReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataOutValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DataOutReady> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <DataOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <bouncyClk>.
    Found 32-bit comparator less for signal <bouncyClk$cmp_lt0000> created at line 94.
    Found 8-bit register for signal <cf_di>.
    Found 1-bit register for signal <cf_diValid>.
    Found 32-bit up counter for signal <count>.
    Found 32-bit comparator greatequal for signal <count$cmp_ge0000> created at line 94.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FPGA_TOP_ML505> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 16-bit adder carry out                                : 3
 16-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 20-bit addsub                                         : 1
 8-bit adder                                           : 4
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit down counter                                    : 2
# Accumulators                                         : 2
 8-bit up accumulator                                  : 2
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 2
 20-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 9
 16-bit comparator greatequal                          : 1
 17-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 3
 9-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <rxreg> is unconnected in block <uart>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <uareceive> is unconnected in block <uart>.
   It will be removed from the design.

Synthesizing (advanced) Unit <CharFifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <di>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to signal <do>            |          |
    -----------------------------------------------------------------------
Unit <CharFifo> synthesized (advanced).
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <UAReceive>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 16-bit adder carry out                                : 3
 16-bit subtractor                                     : 2
 20-bit addsub                                         : 1
 8-bit adder                                           : 4
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit down counter                                    : 2
# Accumulators                                         : 2
 8-bit up accumulator                                  : 2
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 9
 16-bit comparator greatequal                          : 1
 17-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 3
 9-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <xv_0> has a constant value of 1 in block <Bouncy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <yv_0> has a constant value of 0 in block <Bouncy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <yv_1> has a constant value of 1 in block <Bouncy>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FPGA_TOP_ML505> ...

Optimizing unit <CharFifo> ...

Optimizing unit <Bouncy> ...

Optimizing unit <Register_1> ...

Optimizing unit <UATransmit> ...

Optimizing unit <UAReceive> ...

Optimizing unit <Debouncer> ...
WARNING:Xst:2677 - Node <uart/rxreg/Out_0> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/BitCounter_2> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/BitCounter_1> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/BitCounter_3> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/BitCounter_0> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_9> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_8> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_7> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_6> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_5> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_4> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_3> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_2> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_1> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/ClockCounter_0> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/HasByte> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_9> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_8> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_7> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_6> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_5> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_4> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_3> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_2> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <uart/uareceive/RXShift_1> of sequential type is unconnected in block <FPGA_TOP_ML505>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_TOP_ML505, actual ratio is 1.
FlipFlop cf/ra_0 has been replicated 1 time(s)
FlipFlop cf/ra_1 has been replicated 1 time(s)
FlipFlop cf/ra_2 has been replicated 1 time(s)
FlipFlop cf/ra_3 has been replicated 1 time(s)
FlipFlop cf/ra_4 has been replicated 1 time(s)
FlipFlop cf/ra_5 has been replicated 1 time(s)
FlipFlop cf/ra_6 has been replicated 1 time(s)
FlipFlop cf/ra_7 has been replicated 1 time(s)
FlipFlop cf/ra_8 has been replicated 1 time(s)
FlipFlop cf/wa_0 has been replicated 1 time(s)
FlipFlop cf/wa_1 has been replicated 1 time(s)
FlipFlop cf/wa_2 has been replicated 1 time(s)
FlipFlop cf/wa_3 has been replicated 1 time(s)
FlipFlop cf/wa_4 has been replicated 1 time(s)
FlipFlop cf/wa_5 has been replicated 1 time(s)
FlipFlop cf/wa_6 has been replicated 1 time(s)
FlipFlop cf/wa_7 has been replicated 1 time(s)
FlipFlop cf/wa_8 has been replicated 1 time(s)
FlipFlop cf/wa_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 171
 Flip-Flops                                            : 171

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGA_TOP_ML505.ngr
Top Level Output File Name         : FPGA_TOP_ML505
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 819
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 102
#      LUT2                        : 72
#      LUT3                        : 42
#      LUT4                        : 43
#      LUT5                        : 40
#      LUT6                        : 80
#      MUXCY                       : 209
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 186
# FlipFlops/Latches                : 171
#      FD                          : 41
#      FDE                         : 37
#      FDR                         : 43
#      FDRE                        : 40
#      FDRSE                       : 3
#      FDS                         : 7
# RAMS                             : 64
#      RAM64M                      : 32
#      RAM64X1D                    : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 3
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             171  out of  69120     0%  
 Number of Slice LUTs:                  596  out of  69120     0%  
    Number used as Logic:               404  out of  69120     0%  
    Number used as Memory:              192  out of  17920     1%  
       Number used as RAM:              192

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    625
   Number with an unused Flip Flop:     454  out of    625    72%  
   Number with an unused LUT:            29  out of    625     4%  
   Number of fully used LUT-FF pairs:   142  out of    625    22%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   3  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USER_CLK                           | IBUFG+BUFG             | 206   |
bouncyClk1                         | BUFG                   | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.035ns (Maximum Frequency: 142.146MHz)
   Minimum input arrival time before clock: 3.002ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 7.035ns (frequency: 142.146MHz)
  Total number of paths / destination ports: 2092794 / 1042
-------------------------------------------------------------------------
Delay:               7.035ns (Levels of Logic = 15)
  Source:            cf/wa_0_1 (FF)
  Destination:       cf/Mram_fifo481 (RAM)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: cf/wa_0_1 to cf/Mram_fifo481
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.471   0.805  cf/wa_0_1 (cf/wa_0_1)
     LUT4:I0->O            1   0.094   0.000  cf/Mcompar_size_cmp_ge0000_lut<0> (cf/Mcompar_size_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  cf/Mcompar_size_cmp_ge0000_cy<0> (cf/Mcompar_size_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<1> (cf/Mcompar_size_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<2> (cf/Mcompar_size_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<3> (cf/Mcompar_size_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<4> (cf/Mcompar_size_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<5> (cf/Mcompar_size_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  cf/Mcompar_size_cmp_ge0000_cy<6> (cf/Mcompar_size_cmp_ge0000_cy<6>)
     MUXCY:CI->O          20   0.254   1.173  cf/Mcompar_size_cmp_ge0000_cy<7> (cf/size_cmp_ge0000)
     LUT6:I0->O            1   0.094   0.000  cf/size<13>1 (cf/size<13>)
     MUXCY:S->O            1   0.372   0.000  cf/Madd_full_addsub0001_cy<13> (cf/Madd_full_addsub0001_cy<13>)
     XORCY:CI->O           1   0.357   0.480  cf/Madd_full_addsub0001_xor<14> (cf/full_addsub0001<14>)
     LUT3:I2->O            3   0.094   0.721  cf/wa_or000025 (cf/wa_or000025)
     LUT6:I3->O           16   0.094   0.562  cf/_and000011 (cf/_and0000_0)
     LUT5:I4->O            4   0.094   0.352  cf/write_ctrl15 (cf/write_ctrl15)
     RAM64M:WE                 0.490          cf/Mram_fifo16
    ----------------------------------------
    Total                      7.035ns (2.942ns logic, 4.093ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bouncyClk1'
  Clock period: 4.021ns (frequency: 248.694MHz)
  Total number of paths / destination ports: 1599 / 42
-------------------------------------------------------------------------
Delay:               4.021ns (Levels of Logic = 5)
  Source:            bouncy/x_1 (FF)
  Destination:       bouncy/xv_7 (FF)
  Source Clock:      bouncyClk1 rising
  Destination Clock: bouncyClk1 rising

  Data Path: bouncy/x_1 to bouncy/xv_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.471   0.587  bouncy/x_1 (bouncy/x_1)
     LUT2:I0->O            1   0.094   0.000  bouncy/Madd__add0000_lut<1> (bouncy/Madd__add0000_lut<1>)
     MUXCY:S->O            1   0.372   0.000  bouncy/Madd__add0000_cy<1> (bouncy/Madd__add0000_cy<1>)
     XORCY:CI->O           2   0.357   0.794  bouncy/Madd__add0000_xor<2> (bouncy/_add0000<2>)
     LUT4:I0->O            1   0.094   0.576  bouncy/xv_or0000_SW0 (N9)
     LUT6:I4->O            7   0.094   0.369  bouncy/xv_or0000 (bouncy/xv_or0000)
     FDRE:CE                   0.213          bouncy/xv_1
    ----------------------------------------
    Total                      4.021ns (1.695ns logic, 2.326ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 270 / 40
-------------------------------------------------------------------------
Offset:              3.002ns (Levels of Logic = 3)
  Source:            GPIO_SW_C (PAD)
  Destination:       resetParse/BP[0].D/CntReg/Out_0 (FF)
  Destination Clock: USER_CLK rising

  Data Path: GPIO_SW_C to resetParse/BP[0].D/CntReg/Out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.818   1.186  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     LUT6:I0->O            1   0.094   0.000  resetParse/BP[0].D/NextCount<0>112 (resetParse/BP[0].D/NextCount<0>111)
     MUXF7:I0->O          20   0.251   0.440  resetParse/BP[0].D/NextCount<0>11_f7 (resetParse/BP[0].D/N01)
     FDE:CE                    0.213          resetParse/BP[0].D/CntReg/Out_0
    ----------------------------------------
    Total                      3.002ns (1.376ns logic, 1.626ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            uart/txreg/Out_0 (FF)
  Destination:       FPGA_SERIAL_TX (PAD)
  Source Clock:      USER_CLK rising

  Data Path: uart/txreg/Out_0 to FPGA_SERIAL_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            1   0.471   0.336  uart/txreg/Out_0 (uart/txreg/Out_0)
     OBUF:I->O                 2.452          FPGA_SERIAL_TX_OBUF (FPGA_SERIAL_TX)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.27 secs
 
--> 


Total memory usage is 680044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    4 (   0 filtered)

