/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* nss */
.set nss__0__DR, CYREG_GPIO_PRT4_DR
.set nss__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set nss__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set nss__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set nss__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set nss__0__HSIOM_MASK, 0x0000F000
.set nss__0__HSIOM_SHIFT, 12
.set nss__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set nss__0__INTR, CYREG_GPIO_PRT4_INTR
.set nss__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set nss__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set nss__0__MASK, 0x08
.set nss__0__PC, CYREG_GPIO_PRT4_PC
.set nss__0__PC2, CYREG_GPIO_PRT4_PC2
.set nss__0__PORT, 4
.set nss__0__PS, CYREG_GPIO_PRT4_PS
.set nss__0__SHIFT, 3
.set nss__DR, CYREG_GPIO_PRT4_DR
.set nss__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set nss__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set nss__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set nss__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set nss__INTR, CYREG_GPIO_PRT4_INTR
.set nss__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set nss__INTSTAT, CYREG_GPIO_PRT4_INTR
.set nss__MASK, 0x08
.set nss__PC, CYREG_GPIO_PRT4_PC
.set nss__PC2, CYREG_GPIO_PRT4_PC2
.set nss__PORT, 4
.set nss__PS, CYREG_GPIO_PRT4_PS
.set nss__SHIFT, 3

/* dio1 */
.set dio1__0__DR, CYREG_GPIO_PRT4_DR
.set dio1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set dio1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set dio1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set dio1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set dio1__0__HSIOM_MASK, 0x0F000000
.set dio1__0__HSIOM_SHIFT, 24
.set dio1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set dio1__0__INTR, CYREG_GPIO_PRT4_INTR
.set dio1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set dio1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set dio1__0__MASK, 0x40
.set dio1__0__PC, CYREG_GPIO_PRT4_PC
.set dio1__0__PC2, CYREG_GPIO_PRT4_PC2
.set dio1__0__PORT, 4
.set dio1__0__PS, CYREG_GPIO_PRT4_PS
.set dio1__0__SHIFT, 6
.set dio1__DR, CYREG_GPIO_PRT4_DR
.set dio1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set dio1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set dio1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set dio1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set dio1__INTR, CYREG_GPIO_PRT4_INTR
.set dio1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set dio1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set dio1__MASK, 0x40
.set dio1__PC, CYREG_GPIO_PRT4_PC
.set dio1__PC2, CYREG_GPIO_PRT4_PC2
.set dio1__PORT, 4
.set dio1__PS, CYREG_GPIO_PRT4_PS
.set dio1__SHIFT, 6
.set dio1__SNAP, CYREG_GPIO_PRT4_INTR

/* SPI_1 */
.set SPI_1_miso_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_miso_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_miso_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_miso_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_miso_m__0__HSIOM_GPIO, 0
.set SPI_1_miso_m__0__HSIOM_I2C, 14
.set SPI_1_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_1_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_1_miso_m__0__HSIOM_SHIFT, 4
.set SPI_1_miso_m__0__HSIOM_SPI, 15
.set SPI_1_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_1_miso_m__0__HSIOM_UART, 9
.set SPI_1_miso_m__0__HSIOM_UART_TX, 9
.set SPI_1_miso_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__0__MASK, 0x02
.set SPI_1_miso_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_miso_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_miso_m__0__PORT, 4
.set SPI_1_miso_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_miso_m__0__SHIFT, 1
.set SPI_1_miso_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_miso_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_miso_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_miso_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_miso_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__MASK, 0x02
.set SPI_1_miso_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_miso_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_miso_m__PORT, 4
.set SPI_1_miso_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_miso_m__SHIFT, 1
.set SPI_1_mosi_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_mosi_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_mosi_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_mosi_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_mosi_m__0__HSIOM_GPIO, 0
.set SPI_1_mosi_m__0__HSIOM_I2C, 14
.set SPI_1_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_1_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_1_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_1_mosi_m__0__HSIOM_SPI, 15
.set SPI_1_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_1_mosi_m__0__HSIOM_UART, 9
.set SPI_1_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_1_mosi_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__0__MASK, 0x01
.set SPI_1_mosi_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_mosi_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_mosi_m__0__PORT, 4
.set SPI_1_mosi_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_mosi_m__0__SHIFT, 0
.set SPI_1_mosi_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_mosi_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_mosi_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_mosi_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_mosi_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__MASK, 0x01
.set SPI_1_mosi_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_mosi_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_mosi_m__PORT, 4
.set SPI_1_mosi_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_mosi_m__SHIFT, 0
.set SPI_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPI_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPI_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPI_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPI_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPI_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPI_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPI_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set SPI_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set SPI_1_SCBCLK__DIV_ID, 0x00000040
.set SPI_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPI_1_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_1_sclk_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_sclk_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_sclk_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_sclk_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_sclk_m__0__HSIOM_GPIO, 0
.set SPI_1_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_1_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_1_sclk_m__0__HSIOM_SPI, 15
.set SPI_1_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_1_sclk_m__0__HSIOM_UART, 9
.set SPI_1_sclk_m__0__HSIOM_UART_CTS, 9
.set SPI_1_sclk_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_sclk_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_sclk_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_sclk_m__0__MASK, 0x04
.set SPI_1_sclk_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_sclk_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_sclk_m__0__PORT, 4
.set SPI_1_sclk_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_sclk_m__0__SHIFT, 2
.set SPI_1_sclk_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_sclk_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_sclk_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_sclk_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_sclk_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_sclk_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_sclk_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_sclk_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_sclk_m__MASK, 0x04
.set SPI_1_sclk_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_sclk_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_sclk_m__PORT, 4
.set SPI_1_sclk_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_sclk_m__SHIFT, 2

/* UART_1 */
.set UART_1_rx_wake__0__DR, CYREG_GPIO_PRT3_DR
.set UART_1_rx_wake__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_1_rx_wake__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_1_rx_wake__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_1_rx_wake__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_1_rx_wake__0__HSIOM_GPIO, 0
.set UART_1_rx_wake__0__HSIOM_I2C, 14
.set UART_1_rx_wake__0__HSIOM_I2C_SCL, 14
.set UART_1_rx_wake__0__HSIOM_MASK, 0x0000000F
.set UART_1_rx_wake__0__HSIOM_SHIFT, 0
.set UART_1_rx_wake__0__HSIOM_SPI, 15
.set UART_1_rx_wake__0__HSIOM_SPI_MOSI, 15
.set UART_1_rx_wake__0__HSIOM_UART, 9
.set UART_1_rx_wake__0__HSIOM_UART_RX, 9
.set UART_1_rx_wake__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_rx_wake__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_1_rx_wake__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_rx_wake__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_1_rx_wake__0__MASK, 0x01
.set UART_1_rx_wake__0__PC, CYREG_GPIO_PRT3_PC
.set UART_1_rx_wake__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_1_rx_wake__0__PORT, 3
.set UART_1_rx_wake__0__PS, CYREG_GPIO_PRT3_PS
.set UART_1_rx_wake__0__SHIFT, 0
.set UART_1_rx_wake__DR, CYREG_GPIO_PRT3_DR
.set UART_1_rx_wake__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_1_rx_wake__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_1_rx_wake__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_1_rx_wake__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_rx_wake__INTR, CYREG_GPIO_PRT3_INTR
.set UART_1_rx_wake__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_rx_wake__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_1_rx_wake__MASK, 0x01
.set UART_1_rx_wake__PC, CYREG_GPIO_PRT3_PC
.set UART_1_rx_wake__PC2, CYREG_GPIO_PRT3_PC2
.set UART_1_rx_wake__PORT, 3
.set UART_1_rx_wake__PS, CYREG_GPIO_PRT3_PS
.set UART_1_rx_wake__SHIFT, 0
.set UART_1_rx_wake__SNAP, CYREG_GPIO_PRT3_INTR
.set UART_1_RX_WAKEUP_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_1_RX_WAKEUP_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_1_RX_WAKEUP_IRQ__INTC_MASK, 0x08
.set UART_1_RX_WAKEUP_IRQ__INTC_NUMBER, 3
.set UART_1_RX_WAKEUP_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set UART_1_RX_WAKEUP_IRQ__INTC_PRIOR_NUM, 3
.set UART_1_RX_WAKEUP_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set UART_1_RX_WAKEUP_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_1_RX_WAKEUP_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_1_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_1_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_1_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_1_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_1_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_1_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_1_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_1_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_1_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_1_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_1_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_1_SCB_IRQ__INTC_MASK, 0x100
.set UART_1_SCB_IRQ__INTC_NUMBER, 8
.set UART_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set UART_1_SCB_IRQ__INTC_PRIOR_NUM, 0
.set UART_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set UART_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_1_SCBCLK__DIV_ID, 0x00000041
.set UART_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_1_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_1_tx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_1_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_1_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_1_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_1_tx__0__HSIOM_GPIO, 0
.set UART_1_tx__0__HSIOM_I2C, 14
.set UART_1_tx__0__HSIOM_I2C_SDA, 14
.set UART_1_tx__0__HSIOM_MASK, 0x000000F0
.set UART_1_tx__0__HSIOM_SHIFT, 4
.set UART_1_tx__0__HSIOM_SPI, 15
.set UART_1_tx__0__HSIOM_SPI_MISO, 15
.set UART_1_tx__0__HSIOM_UART, 9
.set UART_1_tx__0__HSIOM_UART_TX, 9
.set UART_1_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_1_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_1_tx__0__MASK, 0x02
.set UART_1_tx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_1_tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_1_tx__0__PORT, 3
.set UART_1_tx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_1_tx__0__SHIFT, 1
.set UART_1_tx__DR, CYREG_GPIO_PRT3_DR
.set UART_1_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_1_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_1_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_1_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_tx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_1_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_1_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_1_tx__MASK, 0x02
.set UART_1_tx__PC, CYREG_GPIO_PRT3_PC
.set UART_1_tx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_1_tx__PORT, 3
.set UART_1_tx__PS, CYREG_GPIO_PRT3_PS
.set UART_1_tx__SHIFT, 1

/* antpow */
.set antpow__0__DR, CYREG_GPIO_PRT6_DR
.set antpow__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set antpow__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set antpow__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set antpow__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set antpow__0__HSIOM_MASK, 0x000000F0
.set antpow__0__HSIOM_SHIFT, 4
.set antpow__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set antpow__0__INTR, CYREG_GPIO_PRT6_INTR
.set antpow__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set antpow__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set antpow__0__MASK, 0x02
.set antpow__0__PC, CYREG_GPIO_PRT6_PC
.set antpow__0__PC2, CYREG_GPIO_PRT6_PC2
.set antpow__0__PORT, 6
.set antpow__0__PS, CYREG_GPIO_PRT6_PS
.set antpow__0__SHIFT, 1
.set antpow__DR, CYREG_GPIO_PRT6_DR
.set antpow__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set antpow__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set antpow__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set antpow__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set antpow__INTR, CYREG_GPIO_PRT6_INTR
.set antpow__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set antpow__INTSTAT, CYREG_GPIO_PRT6_INTR
.set antpow__MASK, 0x02
.set antpow__PC, CYREG_GPIO_PRT6_PC
.set antpow__PC2, CYREG_GPIO_PRT6_PC2
.set antpow__PORT, 6
.set antpow__PS, CYREG_GPIO_PRT6_PS
.set antpow__SHIFT, 1

/* SPI_BUSY */
.set SPI_BUSY__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_BUSY__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_BUSY__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_BUSY__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_BUSY__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_BUSY__0__HSIOM_MASK, 0xF0000000
.set SPI_BUSY__0__HSIOM_SHIFT, 28
.set SPI_BUSY__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_BUSY__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_BUSY__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_BUSY__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_BUSY__0__MASK, 0x80
.set SPI_BUSY__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_BUSY__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_BUSY__0__PORT, 4
.set SPI_BUSY__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_BUSY__0__SHIFT, 7
.set SPI_BUSY__DR, CYREG_GPIO_PRT4_DR
.set SPI_BUSY__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_BUSY__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_BUSY__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_BUSY__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_BUSY__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_BUSY__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_BUSY__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_BUSY__MASK, 0x80
.set SPI_BUSY__PC, CYREG_GPIO_PRT4_PC
.set SPI_BUSY__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_BUSY__PORT, 4
.set SPI_BUSY__PS, CYREG_GPIO_PRT4_PS
.set SPI_BUSY__SHIFT, 7

/* SPI_NRESET */
.set SPI_NRESET__0__DR, CYREG_GPIO_PRT5_DR
.set SPI_NRESET__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_NRESET__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_NRESET__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_NRESET__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SPI_NRESET__0__HSIOM_MASK, 0xF0000000
.set SPI_NRESET__0__HSIOM_SHIFT, 28
.set SPI_NRESET__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_NRESET__0__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_NRESET__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_NRESET__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_NRESET__0__MASK, 0x80
.set SPI_NRESET__0__PC, CYREG_GPIO_PRT5_PC
.set SPI_NRESET__0__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_NRESET__0__PORT, 5
.set SPI_NRESET__0__PS, CYREG_GPIO_PRT5_PS
.set SPI_NRESET__0__SHIFT, 7
.set SPI_NRESET__DR, CYREG_GPIO_PRT5_DR
.set SPI_NRESET__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_NRESET__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_NRESET__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_NRESET__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_NRESET__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_NRESET__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_NRESET__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_NRESET__MASK, 0x80
.set SPI_NRESET__PC, CYREG_GPIO_PRT5_PC
.set SPI_NRESET__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_NRESET__PORT, 5
.set SPI_NRESET__PS, CYREG_GPIO_PRT5_PS
.set SPI_NRESET__SHIFT, 7

/* global_irq */
.set global_irq__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set global_irq__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set global_irq__INTC_MASK, 0x10
.set global_irq__INTC_NUMBER, 4
.set global_irq__INTC_PRIOR_MASK, 0xC0
.set global_irq__INTC_PRIOR_NUM, 2
.set global_irq__INTC_PRIOR_REG, CYREG_CM0P_IPR1
.set global_irq__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set global_irq__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* pin_wakeup */
.set pin_wakeup__0__DR, CYREG_GPIO_PRT0_DR
.set pin_wakeup__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pin_wakeup__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pin_wakeup__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pin_wakeup__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pin_wakeup__0__HSIOM_MASK, 0x00000F00
.set pin_wakeup__0__HSIOM_SHIFT, 8
.set pin_wakeup__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pin_wakeup__0__INTR, CYREG_GPIO_PRT0_INTR
.set pin_wakeup__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pin_wakeup__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pin_wakeup__0__MASK, 0x04
.set pin_wakeup__0__PC, CYREG_GPIO_PRT0_PC
.set pin_wakeup__0__PC2, CYREG_GPIO_PRT0_PC2
.set pin_wakeup__0__PORT, 0
.set pin_wakeup__0__PS, CYREG_GPIO_PRT0_PS
.set pin_wakeup__0__SHIFT, 2
.set pin_wakeup__DR, CYREG_GPIO_PRT0_DR
.set pin_wakeup__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pin_wakeup__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pin_wakeup__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pin_wakeup__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pin_wakeup__INTR, CYREG_GPIO_PRT0_INTR
.set pin_wakeup__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pin_wakeup__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pin_wakeup__MASK, 0x04
.set pin_wakeup__PC, CYREG_GPIO_PRT0_PC
.set pin_wakeup__PC2, CYREG_GPIO_PRT0_PC2
.set pin_wakeup__PORT, 0
.set pin_wakeup__PS, CYREG_GPIO_PRT0_PS
.set pin_wakeup__SHIFT, 2
.set pin_wakeup__SNAP, CYREG_GPIO_PRT0_INTR

/* wakeup_irq */
.set wakeup_irq__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set wakeup_irq__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set wakeup_irq__INTC_MASK, 0x01
.set wakeup_irq__INTC_NUMBER, 0
.set wakeup_irq__INTC_PRIOR_MASK, 0xC0
.set wakeup_irq__INTC_PRIOR_NUM, 3
.set wakeup_irq__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set wakeup_irq__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set wakeup_irq__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x256A11B5
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4V
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4V_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x1100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0080
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8crypto_VERSION, 2
.set CYIPBLOCK_m0s8csdv2_VERSION, 2
.set CYIPBLOCK_m0s8exco_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4a_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
