FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;4.766746;0.553313;0.094813;0.235391;0.447328;0.023252;Number of seconds simulated 
sim_ticks;4766745600000;553313280000;94812620000;235390730000;447328180000;23251650000;Number of ticks simulated 
final_tick;4766745600000;5320058880000;5414871500000;5650262230000;6097590410000;6120842060000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1544758;5686145;60591707;25197076;7911821;391392123;Simulator instruction rate (inst/s) 
host_op_rate;1544758;5686143;60591432;25197031;7911818;391384414;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;59622212797;18409798393;32712163320;31205796198;14151400003;36251836688;Simulator tick rate (ticks/s) 
host_mem_usage;461040;463088;464112;464112;464112;464112;Number of bytes of host memory used 
host_seconds;79.95;30.06;2.90;7.54;31.61;0.64;Real time elapsed on the host 
sim_insts;123502080;170899049;175616907;190065252;250093823;251026358;Number of instructions simulated 
sim_ops;123502080;170899049;175616907;190065252;250093823;251026358;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;46063360;10974400;1069312;903680;1416704;219328;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;161304640;4431360;1169024;1063872;9175488;278528;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13312;1920;1984;1792;1856;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;24370432;4007424;168448;594432;695168;111168;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;9093824;1733888;158208;230720;8678400;132160;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.inst;36444864;13564992;1684544;1662080;2289664;357888;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.data;10672192;6811520;858624;1439168;8822976;754624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.inst;3919808;10214464;439232;772224;683200;3456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.data;2132480;4425792;306240;706752;8701376;1536;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;294014912;56165760;5855616;7374720;40464832;1858688;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;46063360;10974400;1069312;903680;1416704;219328;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;24370432;4007424;168448;594432;695168;111168;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu2.inst;36444864;13564992;1684544;1662080;2289664;357888;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu3.inst;3919808;10214464;439232;772224;683200;3456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;110798464;38761280;3361536;3932416;5084736;691840;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;30488512;10183552;1472384;1966336;22943872;723456;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;33320896;11031424;2209664;2670848;23644288;723456;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;719740;171475;16708;14120;22136;3427;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2520385;69240;18266;16623;143367;4352;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;208;30;31;28;29;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;380788;62616;2632;9288;10862;1737;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;142091;27092;2472;3605;135600;2065;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.inst;569451;211953;26321;25970;35776;5592;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.data;166753;106430;13416;22487;137859;11791;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.inst;61247;159601;6863;12066;10675;54;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.data;33320;69153;4785;11043;135959;24;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4593983;877590;91494;115230;632263;29042;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;476383;159118;23006;30724;358498;11304;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;520639;172366;34526;41732;369442;11304;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;9663482;19833972;11278161;3839064;3167035;9432793;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;33839574;8008772;12329835;4519600;20511759;11978849;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;2793;3470;20925;7613;4149;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;5112593;7242595;1776641;2525299;1554045;4781080;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;1907764;3133646;1668639;980158;19400522;5683898;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.inst;7645649;24515934;17767086;7060941;5118533;15391940;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.data;2238884;12310422;9056010;6113954;19723721;32454643;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.inst;822324;18460544;4632632;3280605;1527290;148635;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.data;447366;7998709;3229950;3002463;19451884;66060;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;61680429;101508064;61759880;31329696;90458938;79937897;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;9663482;19833972;11278161;3839064;3167035;9432793;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;5112593;7242595;1776641;2525299;1554045;4781080;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu2.inst;7645649;24515934;17767086;7060941;5118533;15391940;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu3.inst;822324;18460544;4632632;3280605;1527290;148635;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;23244048;70053045;35454521;16705909;11366903;29754448;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;6396085;18404677;15529409;8353498;51290916;31114179;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;594197;1532354;7776180;2992947;1565777;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;6990282;19937031;23305589;11346445;52856692;31114179;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;6396085;18404677;15529409;8353498;51290916;31114179;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;9663482;19833972;11278161;3839064;3167035;9432793;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;33839574;8008772;12329835;4519600;20511759;11978849;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;596989;1535824;7797105;3000560;1569926;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;5112593;7242595;1776641;2525299;1554045;4781080;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;1907764;3133646;1668639;980158;19400522;5683898;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.inst;7645649;24515934;17767086;7060941;5118533;15391940;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.data;2238884;12310422;9056010;6113954;19723721;32454643;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.inst;822324;18460544;4632632;3280605;1527290;148635;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.data;447366;7998709;3229950;3002463;19451884;66060;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;68670711;121445095;85065469;42676141;143315630;111052076;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4593983;877590;91494;115230;632263;29042;Number of read requests accepted 
system.mem_ctrls.writeReqs;520639;172366;34526;41732;369442;11304;Number of write requests accepted 
system.mem_ctrls.readBursts;4593983;877590;91494;115230;632263;29042;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;520639;172366;34526;41732;369442;11304;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;291508032;53602432;5809472;7262144;39817088;1846144;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2506880;2563328;46144;112576;647744;12544;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;33053056;10238784;2202880;2653824;23604928;722496;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;294014912;56165760;5855616;7374720;40464832;1858688;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;33320896;11031424;2209664;2670848;23644288;723456;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;39170;40052;721;1759;10121;196;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;4170;12368;112;263;624;14;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;44858;55440;1699;2618;4092;187;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;276502;54177;6346;7326;38736;2252;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;276522;19165;4382;6054;31496;2059;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;271298;94834;5846;7821;37621;2127;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;153451;27135;4322;5916;33175;1405;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;206359;66091;5113;6437;40314;1112;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;200007;22903;6684;6850;33363;2436;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;345646;76253;4359;5741;33722;1629;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;347460;31826;4823;5847;35091;2082;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;384094;182928;6744;9611;61731;1917;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;277943;26438;3763;5309;33313;1320;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;379783;56205;5054;7038;41232;1401;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;345097;28221;6342;8068;38879;2551;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;244467;60105;8338;9702;52996;2055;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;276962;38524;8405;8954;34781;2352;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;323549;29872;5703;6761;42881;1018;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;245673;22861;4549;6036;32811;1130;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;30336;11153;2429;2601;23685;965;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;37625;10617;2764;3278;19763;1093;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;28949;8133;2551;1869;21538;850;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;24545;7650;1897;3045;20614;756;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;25391;8014;1739;2750;22567;299;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;26898;7133;2178;2544;18692;937;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;63383;8749;2006;2400;21067;799;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;35407;7955;1693;2586;21754;937;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;26169;9264;1976;2157;32465;516;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;23007;10571;1668;1627;20261;479;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;29037;8419;1444;2200;26827;443;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;55023;7794;1941;2555;20953;1365;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;27814;13344;2773;3388;35851;693;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;24381;24225;3062;3220;18056;422;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;28861;9281;2532;2906;26298;238;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;29628;7679;1767;2340;18436;497;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;13;5;2;0;4;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;4766745510000;553313280000;94812620000;235390730000;447328180000;23251620000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4593983;877590;91494;115230;632263;29042;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;520639;172366;34526;41732;369442;11304;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4474313;801143;89230;111588;565601;28624;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;69369;35006;1433;1745;52434;208;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;8697;1327;106;132;3721;14;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;2402;62;4;6;386;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;8;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;24367;7349;1282;1676;17330;582;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;25352;7629;1431;1800;17779;589;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;27513;8512;1527;1941;20169;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;27687;8586;1582;2004;20576;634;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;27811;8612;1587;2047;20620;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;28264;8750;1702;2157;20654;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;28393;8832;1730;2197;20676;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;28997;9044;1935;2359;20827;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;29390;9195;2034;2451;20910;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;30147;9456;2290;2642;21088;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;30004;9378;2239;2573;21178;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;29952;9311;2230;2569;20992;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;29640;9178;2179;2499;20981;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;29743;9290;2213;2513;21306;633;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;28967;8893;1972;2294;20623;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;28708;8806;1883;2221;20570;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;28359;8739;1790;2161;20478;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;28268;8728;1766;2123;20460;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;481;142;116;119;173;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;328;109;77;82;129;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;254;93;60;68;95;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;246;93;52;66;84;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;203;74;48;55;60;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;192;72;36;53;55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;170;61;38;45;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;191;48;39;40;50;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;186;47;38;39;42;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;196;40;32;34;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;199;37;24;35;62;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;223;40;23;43;55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;190;41;26;48;48;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;195;49;26;50;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;184;54;28;50;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;156;55;31;62;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;144;61;27;61;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;137;57;24;52;52;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;116;57;28;41;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;112;45;27;40;47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;103;52;22;36;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;77;58;18;30;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;81;54;23;19;30;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;94;52;30;18;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;91;53;31;19;34;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;80;53;28;14;31;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;70;43;27;11;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;68;34;28;6;23;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;53;16;16;3;16;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;38;10;10;2;11;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;34;10;9;1;9;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1521620;442731;44437;56325;669794;14209;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;213.298984;144.200537;180.308122;176.042326;94.688839;180.816102;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;139.202452;110.371494;121.785421;122.633857;77.778717;119.958393;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;239.949466;139.964017;209.678944;196.837995;112.221852;212.564674;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;677302;228613;22424;26990;544697;7551;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;406911;143190;12569;17547;96726;3607;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;198301;44385;4193;5699;11955;1207;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;71470;12420;1646;2089;4514;534;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;48484;6024;1304;1493;2944;571;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;27039;2447;414;496;1685;140;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;12165;1410;302;319;1277;109;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;6878;1043;224;260;1072;99;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;73070;3199;1361;1432;4924;391;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1521620;442731;44437;56325;669794;14209;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;27676;8591;1605;1993;20295;632;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;164.576203;97.484344;56.563863;56.932765;30.656122;45.640823;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6205.331595;126.088344;85.864079;93.330772;53.086528;39.746572;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;27675;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;27676;8591;1605;1993;20295;632;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;27676;8591;1605;1993;20295;632;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.660717;18.621930;21.445483;20.805820;18.173294;17.862342;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.281851;18.252470;20.001447;19.565867;18.022573;17.854191;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.999139;5.814458;11.377573;10.890608;3.664529;0.523646;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;26719;;;;19707;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;108;;;;387;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;109;;;;21;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;209;;;;43;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;114;;;;18;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;58;;;;21;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;47;;;;12;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;59;;;;16;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;37;;;;8;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;23;;;;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;21;;;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;13;;;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;25;;;;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;19;;;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;13;;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;13;;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;16;;;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;13;;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;15;;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;14;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;20;;;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;2;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::116-119;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::128-131;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::148-151;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;27676;8591;1605;1993;20295;632;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;44108093757;11088775246;1144100501;1405598750;12494564249;365998750;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;129510837507;26792612746;2846094251;3533180000;24159726749;906861250;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;22774065000;4187690000;453865000;567355000;3110710000;144230000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9683.84;13239.73;12603.97;12387.29;20083.14;12688.02;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28433.84;31989.73;31353.97;31137.29;38833.14;31438.02;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;61.15;96.88;61.27;30.85;89.01;79.40;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;6.93;18.50;23.23;11.27;52.77;31.07;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;61.68;101.51;61.76;31.33;90.46;79.94;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;6.99;19.94;23.31;11.35;52.86;31.11;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.53;0.90;0.66;0.33;1.11;0.86;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.48;0.76;0.48;0.24;0.70;0.62;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.05;0.14;0.18;0.09;0.41;0.24;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.28;1.03;1.01;1.01;1.06;1.00;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.40;24.85;25.25;24.58;24.51;24.71;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3211530;454165;54106;67032;188029;17741;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;338113;100625;26649;31580;133146;8187;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;70.51;54.23;59.61;59.07;30.22;61.50;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;65.47;62.89;77.44;76.15;36.10;72.52;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;931983.93;526987.11;752361.69;1499666.99;446566.78;576305.46;Average gap between requests 
system.mem_ctrls.pageHitRate;69.99;55.62;64.51;63.65;32.41;64.60;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2514586897006;85008424015;40338047000;142769310250;156150803500;5081047750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;159172000000;18476380000;3166020000;7860060000;14937260000;776620000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2092983626744;449829479735;51309385500;84756479750;276240116500;17399517250;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;4895969400;6397566840;6550936560;6741153720;9080890560;9136789200;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;6607462680;8452919160;8635500720;8871100560;11595006360;11646512640;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2671411875;3490735875;3574419750;3678208875;4954851000;4985351250;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3605262375;4612207875;4711830750;4840382250;6326640375;6354744000;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;16202472000;19263082800;19589707800;19995206400;22206646800;22324465800;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;19325022600;22797216000;23178628200;23658156600;26299423800;26406642600;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1765910160;2215758240;2327583600;2464136640;3563663040;3606664320;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1580595120;2167540560;2278756800;2410903440;3701376000;3731527440;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;311340432000;347480231280;353672966400;369047243760;398264524320;399783593040;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;311340432000;347480231280;353672966400;369047243760;398264524320;399783593040;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1072693621665;1327636506780;1355192176095;1398766477320;1570480846065;1579914387675;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1170592157925;1435222386270;1464514674300;1511701456545;1688550201180;1697752153215;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1919086188750;2027440649250;2060156909250;2163165512250;2280935582250;2286615063000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1833210279750;1933067070750;1964259981000;2064099741000;2177365972500;2183248602000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3328656005850;3733924531065;3801064699455;3963857938965;4289487004035;4306366314285;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3346261212450;3753799571895;3821252338170;3984628984155;4312103144535;4328923774935;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;698.308331;701.858021;701.967864;701.535980;703.473220;703.557892;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;702.001672;705.593891;705.696049;705.212105;707.182253;707.243245;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4473120;1009017;81742;109158;334350;20413;Transaction distribution 
system.membus.trans_dist::ReadResp;4473120;1009017;81742;109158;334350;20413;Transaction distribution 
system.membus.trans_dist::WriteReq;32921;12699;2077;2801;3465;106;Transaction distribution 
system.membus.trans_dist::WriteResp;32921;12699;2077;2801;3465;106;Transaction distribution 
system.membus.trans_dist::Writeback;476383;159118;23006;30724;358498;11304;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;101438;143907;2706;4199;6266;258;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;61679;67091;1374;1955;4232;134;Transaction distribution 
system.membus.trans_dist::UpgradeResp;163117;210998;4080;6154;10498;392;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;90;41;5;1;6;1;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;90;41;5;1;6;1;Transaction distribution 
system.membus.trans_dist::ReadExReq;377355;133897;19458;20428;316260;9556;Transaction distribution 
system.membus.trans_dist::ReadExResp;377355;133897;19458;20428;316260;9556;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88929;26556;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88929;26556;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;1439484;342951;33417;28240;44272;6854;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;1439484;342951;33417;28240;44272;6854;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;34666;16972;9910;10924;9588;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5421902;325540;52787;48194;391051;12574;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5456568;342512;62697;59118;400639;12626;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;761593;125232;5264;18576;21724;3474;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;761593;125232;5264;18576;21724;3474;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;15426;3272;238;594;1030;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;494998;133339;6719;11918;363728;5471;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;510424;136611;6957;12512;364758;5525;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port;1138935;423906;52642;51940;71552;11185;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::total;1138935;423906;52642;51940;71552;11185;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave;20698;7544;1110;1356;1944;56;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port;620364;452633;39181;63674;374482;31051;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::total;641062;460177;40291;65030;376426;31107;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port;122499;319202;13726;24132;21350;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::total;122499;319202;13726;24132;21350;108;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave;9812;6084;322;682;1008;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port;121334;319001;13973;33606;364430;178;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::total;131146;325085;14295;34288;365438;228;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;10290640;2502232;252391;315908;1688105;71107;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845696;849792;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845696;849792;739264;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;46063360;10974400;1069312;903680;1416704;219328;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;46063360;10974400;1069312;903680;1416704;219328;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;71058;29419;6026;7352;8518;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;179690432;6880768;1899968;1736448;15133440;476736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;179761490;6910187;1905994;1743800;15141958;476944;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;24370432;4007424;168448;594432;695168;111168;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;24370432;4007424;168448;594432;695168;111168;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;61683;13088;836;2137;4004;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;12751680;2551872;230464;339136;14250112;198464;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;12813363;2564960;231300;341273;14254116;198680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port;36444864;13564992;1684544;1662080;2289664;357888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::total;36444864;13564992;1684544;1662080;2289664;357888;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave;56884;27621;1948;3227;5003;224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port;17918208;11220992;1385984;2257024;14668416;1213312;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::total;17975092;11248613;1387932;2260251;14673419;1213536;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port;3919808;10214464;439232;772224;683200;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::total;3919808;10214464;439232;772224;683200;3456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave;38676;23981;1056;2496;3916;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port;3331328;6932480;448064;1074240;14270144;1792;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::total;3370004;6956461;449120;1076736;14274060;1992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;327564109;67291293;8075146;10060780;64130561;2582992;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;367461;416686;8379;13916;21439;1133;Total snoops (count) 
system.membus.snoop_fanout::samples;5526954;1522087;136100;173496;1027240;41666;Request fanout histogram 
system.membus.snoop_fanout::mean;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;5526954;1522087;136100;173496;1027240;41666;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::max_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::total;5526954;1522087;136100;173496;1027240;41666;Request fanout histogram 
system.membus.reqLayer0.occupancy;73224997;29649985;7868998;9580998;10250000;212000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9693005065;2902448317;412330978;507378973;3982922855;132103994;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.2;0.5;0.4;0.2;0.9;0.6;Layer utilization (%) 
system.membus.respLayer1.occupancy;46176238;13526749;11811245;11265999;11213748;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;6740088749;1606724749;156585250;132354250;207700500;32090500;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.1;0.3;0.2;0.1;0.0;0.1;Layer utilization (%) 
system.membus.respLayer3.occupancy;23883258090;1388507076;201116096;178171548;1411422562;45371882;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.5;0.3;0.2;0.1;0.3;0.2;Layer utilization (%) 
system.membus.respLayer4.occupancy;3565940745;586753750;24689500;86975250;102017750;16304750;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.1;0.0;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer5.occupancy;2177510814;587010897;27025650;51299930;1322510205;21349483;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.0;0.1;0.0;0.0;0.3;0.1;Layer utilization (%) 
system.membus.respLayer6.occupancy;5327798248;1986237499;246287000;243025250;334961750;52398750;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.1;0.4;0.3;0.1;0.1;0.2;Layer utilization (%) 
system.membus.respLayer7.occupancy;2606688150;1849170868;148925790;247154569;1347170623;111701710;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.3;0.2;0.1;0.3;0.5;Layer utilization (%) 
system.membus.respLayer8.occupancy;574042999;1495435498;64271500;112991750;100241250;507750;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.0;0.3;0.1;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;490035859;1360393989;56938000;139228822;1326406691;1106735;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;0.2;0.1;0.1;0.3;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44448;13278;11551;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.488890;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44448;13278;11551;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4321330326000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.488890;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.093056;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.093056;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400193;119502;103959;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400193;119502;103959;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;30;31;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;30;31;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;1;;;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;1;;;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;30;31;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;30;31;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;30;31;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;30;31;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;34929604;4370982;4776233;4271984;4172732;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;34929604;4370982;4776233;4271984;4172732;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;34929604;4370982;4776233;4271984;4172732;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;34929604;4370982;4776233;4271984;4172732;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;34929604;4370982;4776233;4271984;4172732;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;34929604;4370982;4776233;4271984;4172732;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;30;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;30;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44257;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44257;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;30;31;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;30;31;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;30;31;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;30;31;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000023;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000023;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;167127.291866;145699.400000;154072.032258;152570.857143;143887.310345;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;30;31;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;30;31;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;30;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;30;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;30;31;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;30;31;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;24017104;2798982;3151733;2805984;2655232;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;24017104;2798982;3151733;2805984;2655232;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2729543729;820592595;717735315;677533625;676572884;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2729543729;820592595;717735315;677533625;676572884;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;24017104;2798982;3151733;2805984;2655232;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;24017104;2798982;3151733;2805984;2655232;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;24017104;2798982;3151733;2805984;2655232;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;24017104;2798982;3151733;2805984;2655232;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999977;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999977;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61676.241165;61940.866168;62303.412760;61549.202852;61821.352705;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61676.241165;61940.866168;62303.412760;61549.202852;61821.352705;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;114914.373206;93299.400000;101668.806452;100213.714286;91559.724138;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;12105266;2818290;439438;440108;2633041;47943;DTB read hits 
system.cpu0.dtb.read_misses;3232;1523;507;478;10685;85;DTB read misses 
system.cpu0.dtb.read_acv;14;12;0;0;0;0;DTB read access violations 
system.cpu0.dtb.read_accesses;212562;696391;190672;142258;2206709;11014;DTB read accesses 
system.cpu0.dtb.write_hits;5256169;1491275;305725;295277;1008381;37061;DTB write hits 
system.cpu0.dtb.write_misses;296;931;132;124;99612;14;DTB write misses 
system.cpu0.dtb.write_acv;37;14;14;14;14;7;DTB write access violations 
system.cpu0.dtb.write_accesses;92693;162437;119031;85511;669752;6645;DTB write accesses 
system.cpu0.dtb.data_hits;17361435;4309565;745163;735385;3641422;85004;DTB hits 
system.cpu0.dtb.data_misses;3528;2454;639;602;110297;99;DTB misses 
system.cpu0.dtb.data_acv;51;26;14;14;14;7;DTB access violations 
system.cpu0.dtb.data_accesses;305255;858828;309703;227769;2876461;17659;DTB accesses 
system.cpu0.itb.fetch_hits;2804102;3839578;942767;690968;13862862;61076;ITB hits 
system.cpu0.itb.fetch_misses;1367;336;309;296;310;92;ITB misses 
system.cpu0.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu0.itb.fetch_accesses;2805469;3839914;943076;691264;13863172;61168;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;476665072;55340816;9481262;23539073;44732818;2257581;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.committedInsts;69586488;13117143;2192623;2120920;15916355;227223;Number of instructions committed 
system.cpu0.committedOps;69586488;13117143;2192623;2120920;15916355;227223;Number of ops (including micro ops) committed 
system.cpu0.num_int_alu_accesses;67230340;11948835;2084533;2044753;9327724;219154;Number of integer alu accesses 
system.cpu0.num_fp_alu_accesses;195742;1629564;79606;4153;6362820;261;Number of float alu accesses 
system.cpu0.num_func_calls;2235868;434745;108658;118928;136087;6791;number of times a function call or return occured 
system.cpu0.num_conditional_control_insts;9087221;1166376;199113;183703;715213;21218;number of instructions that are conditional controls 
system.cpu0.num_int_insts;67230340;11948835;2084533;2044753;9327724;219154;number of integer instructions 
system.cpu0.num_fp_insts;195742;1629564;79606;4153;6362820;261;number of float instructions 
system.cpu0.num_int_register_reads;91964057;18490822;2906765;2747991;18630861;302016;number of times the integer registers were read 
system.cpu0.num_int_register_writes;51958051;8551847;1509486;1516866;7378580;158751;number of times the integer registers were written 
system.cpu0.num_fp_register_reads;77378;1876982;85908;2708;10817558;135;number of times the floating registers were read 
system.cpu0.num_fp_register_writes;78755;1416893;60170;2522;6294977;102;number of times the floating registers were written 
system.cpu0.num_mem_refs;17389251;4337658;747008;737072;3763201;85280;number of memory refs 
system.cpu0.num_load_insts;12120334;2834339;440719;441203;2654430;48136;Number of load instructions 
system.cpu0.num_store_insts;5268917;1503319;306289;295869;1108771;37144;Number of store instructions 
system.cpu0.num_idle_cycles;276142064.902818;17567338.262053;3174460.249967;17425061.499926;3694548.749992;1583274.116075;Number of idle cycles 
system.cpu0.num_busy_cycles;200523007.097182;37773477.737947;6306801.750033;6114011.500074;41038269.250008;674306.883925;Number of busy cycles 
system.cpu0.not_idle_fraction;0.420679;0.682561;0.665186;0.259739;0.917409;0.298686;Percentage of non-idle cycles 
system.cpu0.idle_fraction;0.579321;0.317439;0.334814;0.740261;0.082591;0.701314;Percentage of idle cycles 
system.cpu0.Branches;11797561;1732532;328090;325516;884964;30323;Number of branches fetched 
system.cpu0.op_class::No_OpClass;1405271;94073;31657;26296;292600;3205;Class of executed instruction 
system.cpu0.op_class::IntAlu;49589762;7524195;1328336;1294863;4553429;131630;Class of executed instruction 
system.cpu0.op_class::IntMult;133374;21493;1957;2644;5656;371;Class of executed instruction 
system.cpu0.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::FloatAdd;61510;585729;19560;1206;3212750;30;Class of executed instruction 
system.cpu0.op_class::FloatCmp;0;38240;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::FloatCvt;0;8132;596;0;5;0;Class of executed instruction 
system.cpu0.op_class::FloatMult;0;167809;15360;0;3014841;0;Class of executed instruction 
system.cpu0.op_class::FloatDiv;1841;35481;409;227;227;0;Class of executed instruction 
system.cpu0.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::MemRead;12385542;2902115;454719;457148;2673807;49423;Class of executed instruction 
system.cpu0.op_class::MemWrite;5289544;1508292;306904;296706;1110287;37473;Class of executed instruction 
system.cpu0.op_class::IprAccess;723223;234064;33778;42446;1163064;5197;Class of executed instruction 
system.cpu0.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::total;69590067;13119623;2193276;2121536;16026666;227329;Class of executed instruction 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;7738;1596;159;344;165;19;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;169255;44233;6814;9137;123975;1065;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;51972;12984;2172;2656;3751;273;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;16;9;10;10;10;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;4529;568;97;241;458;24;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;764;1312;15;5;14;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;94651;19002;3148;4726;7976;496;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;151932;33875;5442;7638;12209;794;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;51900;12982;2170;2654;3749;273;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;16;9;10;10;10;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;4529;568;97;241;458;24;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;764;1312;15;5;14;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;51140;11678;2156;2649;3737;272;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;108349;26549;4448;5559;7968;570;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;3993418180000;348488180000;73686800000;208406470000;407591450000;20601720000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;71680000;42770000;48360000;47720000;48230000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;14868240000;1899280000;319480000;756830000;1545650000;79420000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;5877520000;9455440000;121850000;48720000;119170000;11590000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;752414820000;193508460000;20636560000;26131210000;38023660000;1896480000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;4766650440000;553394130000;94813050000;235390950000;447328160000;22589210000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.998615;0.999846;0.999079;0.999247;0.999467;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.540301;0.614567;0.684879;0.560516;0.468531;0.548387;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.713141;0.783734;0.817347;0.727808;0.652633;0.717884;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::3;11;1;2;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::6;10;2;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::17;5;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;3;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::45;19;3;3;3;3;;number of syscalls executed 
system.cpu0.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;2;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;28;4;4;4;4;;number of syscalls executed 
system.cpu0.kern.syscall::74;9;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;104;16;18;16;17;2;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;970;1097;21;4;40;1;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;2051;2709;95;68;84;12;number of callpals executed 
system.cpu0.kern.callpal::tbi;14;7;3;2;5;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;140790;27554;5013;6992;10934;726;number of callpals executed 
system.cpu0.kern.callpal::rdps;9139;1178;185;469;908;48;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;3;1;1;1;1;;number of callpals executed 
system.cpu0.kern.callpal::rdusp;2;;1;1;1;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;5836;4437;307;390;793;43;number of callpals executed 
system.cpu0.kern.callpal::callsys;135;2292;89;40;74;10;number of callpals executed 
system.cpu0.kern.callpal::imb;47;4;3;2;3;;number of callpals executed 
system.cpu0.kern.callpal::total;159001;39533;5730;7969;12872;842;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;7837;7145;402;458;877;56;number of protection mode switches 
system.cpu0.kern.mode_switch::user;497;2645;211;149;682;20;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.063417;0.370049;0.524876;0.325328;0.777651;0.375000;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.119270;0.540245;0.688418;0.490939;0.874920;0.539474;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;4678716940000;527192910000;70526060000;218422820000;107540850000;4427550000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;27010550000;87124130000;24286990000;16968130000;339787310000;1508570000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;2052;2709;95;68;84;12;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7589;4267;3744;4005;3349;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7589;4267;3744;4005;3349;;Transaction distribution 
system.iobus.trans_dist::WriteReq;77176;25947;13597;13809;14409;106;Transaction distribution 
system.iobus.trans_dist::WriteResp;77177;25947;13597;13809;14409;106;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;1;;;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;49140;21988;1106;2352;4120;212;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;28;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;216;72;80;80;80;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20498;10916;9554;10332;8474;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;3824;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;868;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;80602;33872;11580;13556;13570;212;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26556;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26556;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;169532;60428;34682;35628;35516;212;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;196560;87952;4424;9408;16480;848;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;112;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;213;99;110;110;110;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10249;5458;4777;5166;4237;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;15276;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;488;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;228301;94109;9866;15212;21441;848;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848112;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848112;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;3065941;942221;747394;719948;722089;848;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;49024000;21960000;1079000;2326000;4092000;212000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;21000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;188000;63000;70000;70000;70000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15159000;6887000;6037000;6541000;5362000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;3690000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;704000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398814071;119302326;103751293;99137608;98565864;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;47681000;21173000;9503000;10755000;10105000;106000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45150762;13315251;11588755;11070001;11008252;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;719188;171474;16707;14118;22135;3426;number of replacements 
system.cpu0.icache.tags.tagsinuse;500.696018;511.998437;511.990653;511.996183;511.992155;511.999554;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;68718473;12990612;2185852;2097998;15996961;340989;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;719188;171474;16707;14118;22135;3938;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;95.550083;75.758494;130.834501;148.604477;722.699842;86.589385;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;468662512500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;500.696018;511.998437;511.990653;511.996183;511.992155;511.999554;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.977922;0.999997;0.999982;0.999993;0.999985;0.999999;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.977922;0.999997;0.999982;0.999993;0.999985;0.999999;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;512;512;511;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;2;28;28;28;27;2;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;8;279;300;283;286;8;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;502;123;102;118;117;502;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;1;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;139899878;26410724;4403261;4257192;32075468;458083;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;139899878;26410724;4403261;4257192;32075468;458083;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;68870323;12948148;2176567;2107416;16004530;223901;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;68870323;12948148;2176567;2107416;16004530;223901;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;68870323;12948148;2176567;2107416;16004530;223901;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;68870323;12948148;2176567;2107416;16004530;223901;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;68870323;12948148;2176567;2107416;16004530;223901;number of overall hits 
system.cpu0.icache.overall_hits::total;68870323;12948148;2176567;2107416;16004530;223901;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;719744;171476;16709;14120;22136;3427;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;719744;171476;16709;14120;22136;3427;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of overall misses 
system.cpu0.icache.overall_misses::total;719744;171476;16709;14120;22136;3427;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;68850360749;16507142749;1607472250;1362384250;2152978500;328201500;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;69590067;13119624;2193276;2121536;16026666;227328;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;69590067;13119624;2193276;2121536;16026666;227328;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;69590067;13119624;2193276;2121536;16026666;227328;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;69590067;13119624;2193276;2121536;16026666;227328;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;69590067;13119624;2193276;2121536;16026666;227328;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;69590067;13119624;2193276;2121536;16026666;227328;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;95659.513312;96265.032710;96203.976899;96486.136686;97261.406758;95769.331777;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;719744;171476;16709;14120;22136;3427;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;719744;171476;16709;14120;22136;3427;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;719744;171476;16709;14120;22136;3427;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;719744;171476;16709;14120;22136;3427;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;50391833251;12088316251;1175000750;995602750;1576497500;240295500;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.010343;0.013070;0.007618;0.006656;0.001381;0.015075;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;70013.551000;70495.674328;70321.428571;70510.109773;71218.716119;70118.325066;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2523075;69217;18543;16821;144126;4777;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1001.207665;960.547797;906.515484;792.356377;993.709080;847.286617;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;14714211;4246989;718510;698568;3508008;106632;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2523075;69217;18543;16821;144126;5389;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.831856;61.357600;38.748315;41.529517;24.339869;19.786973;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1001.207665;960.547797;906.515484;792.356377;993.709080;847.286617;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.977742;0.938035;0.885269;0.773786;0.970419;0.827428;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.977742;0.938035;0.885269;0.773786;0.970419;0.827428;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;823;1024;1024;1024;1024;612;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::2;1;844;870;840;729;;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;3;79;60;76;193;4;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;819;8;5;18;9;608;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.803711;1;1;1;1;0.597656;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;37286073;8785840;1502568;1478973;7441936;175036;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;37286073;8785840;1502568;1478973;7441936;175036;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;9595192;2699124;421539;422744;2569843;44605;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;9595192;2699124;421539;422744;2569843;44605;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;4865437;1378526;289254;278706;912453;34078;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;4865437;1378526;289254;278706;912453;34078;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;153180;25328;4391;5278;7094;682;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;153180;25328;4391;5278;7094;682;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;150180;17974;3703;4263;5973;731;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;150180;17974;3703;4263;5973;731;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;14460629;4077650;710793;701450;3482296;78683;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;14460629;4077650;710793;701450;3482296;78683;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;14460629;4077650;710793;701450;3482296;78683;number of overall hits 
system.cpu0.dcache.overall_hits::total;14460629;4077650;710793;701450;3482296;78683;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;2349094;89877;10169;8508;62334;2659;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;2349094;89877;10169;8508;62334;2659;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;222356;77873;10898;10196;86716;2190;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;222356;77873;10898;10196;86716;2190;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;14151;14424;576;384;1342;105;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;14151;14424;576;384;1342;105;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;12892;19078;562;525;1543;55;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;12892;19078;562;525;1543;55;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;2571450;167750;21067;18704;149050;4849;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;2571450;167750;21067;18704;149050;4849;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;2571450;167750;21067;18704;149050;4849;number of overall misses 
system.cpu0.dcache.overall_misses::total;2571450;167750;21067;18704;149050;4849;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;212872194626;6978864442;944494246;802927500;6427992490;248539749;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;212872194626;6978864442;944494246;802927500;6427992490;248539749;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;19174532124;5724749217;989985707;918696845;9098374360;203220415;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;19174532124;5724749217;989985707;918696845;9098374360;203220415;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;1118054497;914918500;46117250;32721500;103663250;10654750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;1118054497;914918500;46117250;32721500;103663250;10654750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;762072843;1164309917;33756893;29824703;90777462;3121968;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;762072843;1164309917;33756893;29824703;90777462;3121968;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;278000;926000;82000;;72000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;278000;926000;82000;;72000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;232046726750;12703613659;1934479953;1721624345;15526366850;451760164;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;232046726750;12703613659;1934479953;1721624345;15526366850;451760164;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;232046726750;12703613659;1934479953;1721624345;15526366850;451760164;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;232046726750;12703613659;1934479953;1721624345;15526366850;451760164;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;11944286;2789001;431708;431252;2632177;47264;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;11944286;2789001;431708;431252;2632177;47264;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;5087793;1456399;300152;288902;999169;36268;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;5087793;1456399;300152;288902;999169;36268;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;167331;39752;4967;5662;8436;787;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;167331;39752;4967;5662;8436;787;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;163072;37052;4265;4788;7516;786;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;163072;37052;4265;4788;7516;786;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;17032079;4245400;731860;720154;3631346;83532;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;17032079;4245400;731860;720154;3631346;83532;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;17032079;4245400;731860;720154;3631346;83532;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;17032079;4245400;731860;720154;3631346;83532;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.196671;0.032226;0.023555;0.019729;0.023682;0.056258;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.196671;0.032226;0.023555;0.019729;0.023682;0.056258;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.043704;0.053470;0.036308;0.035292;0.086788;0.060384;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.043704;0.053470;0.036308;0.035292;0.086788;0.060384;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.084569;0.362850;0.115965;0.067821;0.159080;0.133418;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.084569;0.362850;0.115965;0.067821;0.159080;0.133418;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.079057;0.514898;0.131770;0.109649;0.205295;0.069975;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.079057;0.514898;0.131770;0.109649;0.205295;0.069975;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;90618.849065;77649.058625;92879.756712;94373.236953;103121.771264;93471.135389;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;90618.849065;77649.058625;92879.756712;94373.236953;103121.771264;93471.135389;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;86233.482002;73513.916467;90841.044871;90103.652903;104921.518059;92794.710046;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;86233.482002;73513.916467;90841.044871;90103.652903;104921.518059;92794.710046;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;79008.868419;63430.289795;80064.670139;85212.239583;77245.342772;101473.809524;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;79008.868419;63430.289795;80064.670139;85212.239583;77245.342772;101473.809524;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;59112.072836;61028.929500;60065.645907;56808.958095;58831.796500;56763.054545;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;59112.072836;61028.929500;60065.645907;56808.958095;58831.796500;56763.054545;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;90239.641739;75729.440590;91825.127118;92045.784057;104168.848373;93165.634976;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;90239.641739;75729.440590;91825.127118;92045.784057;104168.848373;93165.634976;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;90239.641739;75729.440590;91825.127118;92045.784057;104168.848373;93165.634976;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;90239.641739;75729.440590;91825.127118;92045.784057;104168.848373;93165.634976;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;287278;38272;11421;10509;93093;3097;number of writebacks 
system.cpu0.dcache.writebacks::total;287278;38272;11421;10509;93093;3097;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2349094;89877;10169;8508;62334;2659;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2349094;89877;10169;8508;62334;2659;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;222356;77873;10898;10196;86716;2190;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;222356;77873;10898;10196;86716;2190;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;14151;14424;576;384;1342;105;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;14151;14424;576;384;1342;105;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;12889;19070;561;524;1541;55;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;12889;19070;561;524;1541;55;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2571450;167750;21067;18704;149050;4849;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2571450;167750;21067;18704;149050;4849;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2571450;167750;21067;18704;149050;4849;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2571450;167750;21067;18704;149050;4849;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;155194541374;4813156558;680023754;579893500;4744287510;179386251;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;155194541374;4813156558;680023754;579893500;4744287510;179386251;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;13590428876;3757890783;720136293;662321155;6763948640;149039585;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;13590428876;3757890783;720136293;662321155;6763948640;149039585;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;768210503;595300500;32164750;23042500;71537750;7851250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;768210503;595300500;32164750;23042500;71537750;7851250;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;432914157;722223083;20262107;15032297;50981538;1562032;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;432914157;722223083;20262107;15032297;50981538;1562032;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;190000;640000;60000;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;190000;640000;60000;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;168784970250;8571047341;1400160047;1242214655;11508236150;328425836;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;168784970250;8571047341;1400160047;1242214655;11508236150;328425836;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;168784970250;8571047341;1400160047;1242214655;11508236150;328425836;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;168784970250;8571047341;1400160047;1242214655;11508236150;328425836;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1144210000;890940000;778142000;838422000;689040000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1144210000;890940000;778142000;838422000;689040000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2609138000;975020000;312086000;363698000;365912000;5782000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2609138000;975020000;312086000;363698000;365912000;5782000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;3753348000;1865960000;1090228000;1202120000;1054952000;5782000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;3753348000;1865960000;1090228000;1202120000;1054952000;5782000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.196671;0.032226;0.023555;0.019729;0.023682;0.056258;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.196671;0.032226;0.023555;0.019729;0.023682;0.056258;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.043704;0.053470;0.036308;0.035292;0.086788;0.060384;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.043704;0.053470;0.036308;0.035292;0.086788;0.060384;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.084569;0.362850;0.115965;0.067821;0.159080;0.133418;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.084569;0.362850;0.115965;0.067821;0.159080;0.133418;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.079039;0.514682;0.131536;0.109440;0.205029;0.069975;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.079039;0.514682;0.131536;0.109440;0.205029;0.069975;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.150977;0.039513;0.028786;0.025972;0.041045;0.058050;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;66065.700808;53552.706009;66872.234635;68158.615421;76110.750313;67463.802557;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;66065.700808;53552.706009;66872.234635;68158.615421;76110.750313;67463.802557;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;61120.135620;48256.658701;66079.674527;64958.920655;78001.160570;68054.605023;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;61120.135620;48256.658701;66079.674527;64958.920655;78001.160570;68054.605023;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;54286.658399;41271.526622;55841.579861;60006.510417;53306.818182;74773.809524;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54286.658399;41271.526622;55841.579861;60006.510417;53306.818182;74773.809524;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;33587.877803;37872.212008;36117.837790;28687.589695;33083.412070;28400.581818;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;33587.877803;37872.212008;36117.837790;28687.589695;33083.412070;28400.581818;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;65638.052558;51094.171928;66462.241753;66414.384891;77210.574639;67730.632295;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;65638.052558;51094.171928;66462.241753;66414.384891;77210.574639;67730.632295;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;65638.052558;51094.171928;66462.241753;66414.384891;77210.574639;67730.632295;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;65638.052558;51094.171928;66462.241753;66414.384891;77210.574639;67730.632295;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;4250053;1255712;58871;226327;2285931;33435;DTB read hits 
system.cpu1.dtb.read_misses;2033;536;324;386;10554;325;DTB read misses 
system.cpu1.dtb.read_acv;0;0;12;12;12;12;DTB read access violations 
system.cpu1.dtb.read_accesses;158200;407295;1837;71645;2061604;1822;DTB read accesses 
system.cpu1.dtb.write_hits;2696905;572993;35851;112942;763524;19671;DTB write hits 
system.cpu1.dtb.write_misses;178;451;38;50;99625;38;DTB write misses 
system.cpu1.dtb.write_acv;16;0;9;9;9;9;DTB write access violations 
system.cpu1.dtb.write_accesses;76625;88285;879;34554;580702;875;DTB write accesses 
system.cpu1.dtb.data_hits;6946958;1828705;94722;339269;3049455;53106;DTB hits 
system.cpu1.dtb.data_misses;2211;987;362;436;110179;363;DTB misses 
system.cpu1.dtb.data_acv;16;0;21;21;21;21;DTB access violations 
system.cpu1.dtb.data_accesses;234825;495580;2716;106199;2642306;2697;DTB accesses 
system.cpu1.itb.fetch_hits;2294099;2151803;44248;492492;13230430;28611;ITB hits 
system.cpu1.itb.fetch_misses;1245;13;125;175;144;125;ITB misses 
system.cpu1.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.itb.fetch_accesses;2295344;2151816;44373;492667;13230574;28736;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;476663717;55273434;9472654;23535167;44726552;2343744;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.committedInsts;20775918;5731992;299282;1116769;14283262;178348;Number of instructions committed 
system.cpu1.committedOps;20775918;5731992;299282;1116769;14283262;178348;Number of ops (including micro ops) committed 
system.cpu1.num_int_alu_accesses;20064130;5107719;287221;1043091;7750123;171323;Number of integer alu accesses 
system.cpu1.num_fp_alu_accesses;267143;944470;249;100554;6360176;297;Number of float alu accesses 
system.cpu1.num_func_calls;710964;157885;9294;27904;40192;4311;number of times a function call or return occured 
system.cpu1.num_conditional_control_insts;1931816;458675;28234;121172;572110;18927;number of instructions that are conditional controls 
system.cpu1.num_int_insts;20064130;5107719;287221;1043091;7750123;171323;number of integer instructions 
system.cpu1.num_fp_insts;267143;944470;249;100554;6360176;297;number of float instructions 
system.cpu1.num_int_register_reads;27994408;8233126;385841;1546644;16510341;229226;number of times the integer registers were read 
system.cpu1.num_int_register_writes;15112993;3684272;220710;761433;6229991;131297;number of times the integer registers were written 
system.cpu1.num_fp_register_reads;130945;1095012;120;99507;10815650;153;number of times the floating registers were read 
system.cpu1.num_fp_register_writes;134481;829498;121;80066;6293241;155;number of times the floating registers were written 
system.cpu1.num_mem_refs;6982928;1840446;95919;341182;3171168;54237;number of memory refs 
system.cpu1.num_load_insts;4268812;1262042;59748;227661;2307236;34318;Number of load instructions 
system.cpu1.num_store_insts;2714116;578404;36171;113521;863932;19919;Number of store instructions 
system.cpu1.num_idle_cycles;415888089.105351;39068389.091507;8635220.243683;20493161.364670;8421477.936785;1840869.181011;Number of idle cycles 
system.cpu1.num_busy_cycles;60775627.894649;16205044.908493;837433.756317;3042005.635330;36305074.063215;502874.818989;Number of busy cycles 
system.cpu1.not_idle_fraction;0.127502;0.293180;0.088405;0.129254;0.811712;0.214560;Percentage of non-idle cycles 
system.cpu1.idle_fraction;0.872498;0.706820;0.911595;0.870746;0.188288;0.785440;Percentage of idle cycles 
system.cpu1.Branches;2930546;675425;41725;161589;630958;25072;Number of branches fetched 
system.cpu1.op_class::No_OpClass;134210;32956;3728;11186;271707;3034;Class of executed instruction 
system.cpu1.op_class::IntAlu;12898888;3224735;183791;688636;3567951;111651;Class of executed instruction 
system.cpu1.op_class::IntMult;49397;9622;725;2596;3980;239;Class of executed instruction 
system.cpu1.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::FloatAdd;14822;343949;42;20555;3211645;25;Class of executed instruction 
system.cpu1.op_class::FloatCmp;0;20452;0;65;0;0;Class of executed instruction 
system.cpu1.op_class::FloatCvt;0;3495;0;157;8;0;Class of executed instruction 
system.cpu1.op_class::FloatMult;0;102205;0;18864;3014860;0;Class of executed instruction 
system.cpu1.op_class::FloatDiv;560;19102;3;271;4;3;Class of executed instruction 
system.cpu1.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::MemRead;4363925;1285518;61581;231909;2313478;35577;Class of executed instruction 
system.cpu1.op_class::MemWrite;2769706;579902;36195;113571;864146;19931;Class of executed instruction 
system.cpu1.op_class::IprAccess;546637;111043;13600;29416;1145683;8272;Class of executed instruction 
system.cpu1.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::total;20778145;5732979;299665;1117226;14393462;178732;Class of executed instruction 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;7884;975;100;239;110;22;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;124370;22030;2565;6343;119977;1254;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;36188;5988;526;1512;2423;212;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;4400;571;97;241;458;24;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;1582;572;5;17;22;3;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;65095;10057;1159;3062;5608;382;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;107265;17188;1787;4832;8511;621;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;35427;5988;526;1512;2423;212;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;4400;571;97;241;458;24;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;1582;572;5;17;22;3;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;33850;5421;521;1495;2401;211;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;75259;12552;1149;3265;5304;450;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;3951950960000;468913400000;90963950000;223637030000;426999000000;22174700000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;13815460000;1802980000;300030000;747460000;1520260000;76240000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;11697400000;4167370000;50630000;144290000;183540000;23250000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;789173070000;77850590000;3411930000;10822890000;18562720000;1163250000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;4766636890000;552734340000;94726540000;235351670000;447265520000;23437440000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.978971;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.520009;0.539028;0.449525;0.488243;0.428138;0.552356;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.701617;0.730277;0.642977;0.675704;0.623194;0.724638;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::4;3;;;18;;;number of syscalls executed 
system.cpu1.kern.syscall::6;6;;1;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::17;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;1;;1;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::71;9;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::73;2;;;;2;;number of syscalls executed 
system.cpu1.kern.syscall::74;2;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;63;1;3;21;8;3;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;1489;498;;4;18;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;3183;1108;57;86;92;58;number of callpals executed 
system.cpu1.kern.callpal::tbi;4;;4;5;6;5;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;94296;13940;1516;4185;7299;502;number of callpals executed 
system.cpu1.kern.callpal::rdps;8792;1138;199;496;923;49;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;6991;2110;169;389;732;93;number of callpals executed 
system.cpu1.kern.callpal::callsys;89;972;9;68;51;9;number of callpals executed 
system.cpu1.kern.callpal::imb;58;;1;2;1;2;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;126;;218;31;;number of callpals executed 
system.cpu1.kern.callpal::total;114919;19892;1955;5453;9153;719;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;2297;1628;127;225;696;127;number of protection mode switches 
system.cpu1.kern.mode_switch::user;276;1026;69;142;601;68;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;7125;1590;99;250;128;24;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.776230;0.970516;0.551181;0.688889;0.889368;0.543307;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.211509;0.348428;0.010101;0.052000;0.140625;0.041667;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.367705;0.744581;0.474576;0.502431;0.868772;0.630137;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;373899310000;78230910000;4354740000;11086770000;35444830000;3720230000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;21129110000;49929550000;410420000;10842780000;323480760000;413500000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;4354505710000;406350140000;56590360000;259098350000;69942260000;46779330000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;3184;1108;57;86;92;58;number of times the context was actually changed 
system.cpu1.icache.tags.replacements;380231;62616;2632;9288;10862;1737;number of replacements 
system.cpu1.icache.tags.tagsinuse;449.905062;512;512;512;512;512;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;20318215;4930595;1003118;1166037;9362617;5251687;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;380231;62616;2632;9288;10862;2249;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;53.436503;78.743372;381.123860;125.542313;861.960689;2335.120943;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;4708224528750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;449.905062;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.878721;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.878721;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;1;13;;;13;9;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::4;509;497;510;510;497;501;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;41937095;11528574;601962;2243740;28797786;359201;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;41937095;11528574;601962;2243740;28797786;359201;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;20397340;5670363;297033;1107938;14382600;176995;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;20397340;5670363;297033;1107938;14382600;176995;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;20397340;5670363;297033;1107938;14382600;176995;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;20397340;5670363;297033;1107938;14382600;176995;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;20397340;5670363;297033;1107938;14382600;176995;number of overall hits 
system.cpu1.icache.overall_hits::total;20397340;5670363;297033;1107938;14382600;176995;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;380805;62616;2632;9288;10862;1737;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;380805;62616;2632;9288;10862;1737;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of overall misses 
system.cpu1.icache.overall_misses::total;380805;62616;2632;9288;10862;1737;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;36536035745;6029701750;254825500;888129250;1065053750;168175750;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;20778145;5732979;299665;1117226;14393462;178732;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;20778145;5732979;299665;1117226;14393462;178732;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;20778145;5732979;299665;1117226;14393462;178732;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;20778145;5732979;299665;1117226;14393462;178732;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;20778145;5732979;299665;1117226;14393462;178732;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;20778145;5732979;299665;1117226;14393462;178732;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;95944.212248;96296.501693;96818.199088;95621.150947;98053.190020;96819.660334;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;380805;62616;2632;9288;10862;1737;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;380805;62616;2632;9288;10862;1737;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;380805;62616;2632;9288;10862;1737;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;380805;62616;2632;9288;10862;1737;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;26774203255;4417515250;186347500;648129750;781679250;122824250;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;26774203255;4417515250;186347500;648129750;781679250;122824250;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;26774203255;4417515250;186347500;648129750;781679250;122824250;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;26774203255;4417515250;186347500;648129750;781679250;122824250;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;26774203255;4417515250;186347500;648129750;781679250;122824250;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;26774203255;4417515250;186347500;648129750;781679250;122824250;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.018327;0.010922;0.008783;0.008313;0.000755;0.009718;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;70309.484526;70549.304491;70800.721884;69781.411499;71964.578347;70710.564191;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;103723;27986;2350;3695;136135;2081;number of replacements 
system.cpu1.dcache.tags.tagsinuse;656.500972;718.259881;784.192657;874.254310;993.895870;930.581252;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;6720014;705528;944203;324464;2569086;242123;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;103723;27986;2350;3695;136135;2970;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;64.788080;25.210034;401.788511;87.811637;18.871605;81.522896;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;4709597598750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;656.500972;718.259881;784.192657;874.254310;993.895870;930.581252;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.641114;0.701426;0.765813;0.853764;0.970601;0.908771;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.641114;0.701426;0.765813;0.853764;0.970601;0.908771;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;783;717;753;830;905;889;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;1;;;1;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;3;1;3;3;4;8;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::4;779;716;750;826;901;881;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.764648;0.700195;0.735352;0.810547;0.883789;0.868164;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;14158889;3731447;193353;685445;6258594;109737;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;14158889;3731447;193353;685445;6258594;109737;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;4083154;1203506;56744;221358;2229876;31887;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;4083154;1203506;56744;221358;2229876;31887;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;2519401;530423;33867;108778;683494;18344;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;2519401;530423;33867;108778;683494;18344;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;43366;9358;815;1887;2796;571;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;43366;9358;815;1887;2796;571;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;35724;6491;803;1713;2765;576;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;35724;6491;803;1713;2765;576;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;6602555;1733929;90611;330136;2913370;50231;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;6602555;1733929;90611;330136;2913370;50231;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;6602555;1733929;90611;330136;2913370;50231;number of overall hits 
system.cpu1.dcache.overall_hits::total;6602555;1733929;90611;330136;2913370;50231;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;124164;42737;1794;3699;63155;1485;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;124164;42737;1794;3699;63155;1485;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;120820;29000;1104;1939;75957;799;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;120820;29000;1104;1939;75957;799;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;16057;5905;55;311;839;38;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;16057;5905;55;311;839;38;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;23267;8268;66;351;837;32;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;23267;8268;66;351;837;32;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;244984;71737;2898;5638;139112;2284;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;244984;71737;2898;5638;139112;2284;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;244984;71737;2898;5638;139112;2284;number of overall misses 
system.cpu1.dcache.overall_misses::total;244984;71737;2898;5638;139112;2284;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;10169862092;3363498231;162594499;311787249;6505204246;139898499;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;10169862092;3363498231;162594499;311787249;6505204246;139898499;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;9873594671;1993378075;97586435;155760486;8121726268;69990987;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;9873594671;1993378075;97586435;155760486;8121726268;69990987;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;1099473748;367926500;5068750;21376250;57168750;3116000;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;1099473748;367926500;5068750;21376250;57168750;3116000;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;1414671303;504966091;3733966;21266945;51358941;1894997;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;1414671303;504966091;3733966;21266945;51358941;1894997;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data;4968000;288000;72000;;72000;62000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::total;4968000;288000;72000;;72000;62000;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;20043456763;5356876306;260180934;467547735;14626930514;209889486;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;20043456763;5356876306;260180934;467547735;14626930514;209889486;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;20043456763;5356876306;260180934;467547735;14626930514;209889486;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;20043456763;5356876306;260180934;467547735;14626930514;209889486;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;4207318;1246243;58538;225057;2293031;33372;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;4207318;1246243;58538;225057;2293031;33372;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;2640221;559423;34971;110717;759451;19143;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;2640221;559423;34971;110717;759451;19143;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;59423;15263;870;2198;3635;609;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;59423;15263;870;2198;3635;609;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;58991;14759;869;2064;3602;608;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;58991;14759;869;2064;3602;608;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;6847539;1805666;93509;335774;3052482;52515;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;6847539;1805666;93509;335774;3052482;52515;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;6847539;1805666;93509;335774;3052482;52515;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;6847539;1805666;93509;335774;3052482;52515;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.029511;0.034293;0.030647;0.016436;0.027542;0.044498;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.029511;0.034293;0.030647;0.016436;0.027542;0.044498;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.045761;0.051839;0.031569;0.017513;0.100016;0.041738;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.045761;0.051839;0.031569;0.017513;0.100016;0.041738;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.270215;0.386883;0.063218;0.141492;0.230812;0.062397;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.270215;0.386883;0.063218;0.141492;0.230812;0.062397;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.394416;0.560201;0.075949;0.170058;0.232371;0.052632;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.394416;0.560201;0.075949;0.170058;0.232371;0.052632;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;81906.688670;78702.254042;90632.385173;84289.605028;103003.788235;94207.743434;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;81906.688670;78702.254042;90632.385173;84289.605028;103003.788235;94207.743434;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;81721.525170;68737.175000;88393.509964;80330.317690;106925.316534;87598.231539;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;81721.525170;68737.175000;88393.509964;80330.317690;106925.316534;87598.231539;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;68473.173569;62307.620660;92159.090909;68733.922830;68139.153754;82000;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;68473.173569;62307.620660;92159.090909;68733.922830;68139.153754;82000;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;60801.620450;61074.757015;56575.242424;60589.586895;61360.741935;59218.656250;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;60801.620450;61074.757015;56575.242424;60589.586895;61360.741935;59218.656250;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data;inf;inf;inf;;inf;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;;inf;inf;average StoreCondFailReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;81815.370649;74673.826700;89779.480331;82927.941646;105144.994781;91895.571804;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;81815.370649;74673.826700;89779.480331;82927.941646;105144.994781;91895.571804;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;81815.370649;74673.826700;89779.480331;82927.941646;105144.994781;91895.571804;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;81815.370649;74673.826700;89779.480331;82927.941646;105144.994781;91895.571804;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;57154;12781;1129;1694;87058;1036;number of writebacks 
system.cpu1.dcache.writebacks::total;57154;12781;1129;1694;87058;1036;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;124164;42737;1794;3699;63155;1485;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;124164;42737;1794;3699;63155;1485;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;120820;29000;1104;1939;75957;799;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;120820;29000;1104;1939;75957;799;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;16057;5905;55;311;839;38;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;16057;5905;55;311;839;38;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;23263;8268;66;351;836;32;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;23263;8268;66;351;836;32;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;244984;71737;2898;5638;139112;2284;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;244984;71737;2898;5638;139112;2284;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;244984;71737;2898;5638;139112;2284;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;244984;71737;2898;5638;139112;2284;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;7080267908;2329449769;116535501;219451751;4795798754;101231501;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;7080267908;2329449769;116535501;219451751;4795798754;101231501;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;6857486329;1250240925;69912565;106360514;6068332732;50257013;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;6857486329;1250240925;69912565;106360514;6068332732;50257013;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;730564252;237843500;3681250;14243750;38102250;2175000;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;730564252;237843500;3681250;14243750;38102250;2175000;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;875026697;313175909;1943034;12941055;32349059;1180003;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;875026697;313175909;1943034;12941055;32349059;1180003;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data;3450000;200000;50000;;50000;40000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total;3450000;200000;50000;;50000;40000;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;13937754237;3579690694;186448066;325812265;10864131486;151488514;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;13937754237;3579690694;186448066;325812265;10864131486;151488514;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;13937754237;3579690694;186448066;325812265;10864131486;151488514;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;13937754237;3579690694;186448066;325812265;10864131486;151488514;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;8366000;;600000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;8366000;;600000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;1700366000;360134000;24612000;62026000;111883000;5988000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;1700366000;360134000;24612000;62026000;111883000;5988000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;1708732000;360134000;25212000;63226000;112483000;5988000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;1708732000;360134000;25212000;63226000;112483000;5988000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.029511;0.034293;0.030647;0.016436;0.027542;0.044498;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.029511;0.034293;0.030647;0.016436;0.027542;0.044498;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.045761;0.051839;0.031569;0.017513;0.100016;0.041738;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.045761;0.051839;0.031569;0.017513;0.100016;0.041738;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.270215;0.386883;0.063218;0.141492;0.230812;0.062397;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.270215;0.386883;0.063218;0.141492;0.230812;0.062397;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.394348;0.560201;0.075949;0.170058;0.232093;0.052632;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.394348;0.560201;0.075949;0.170058;0.232093;0.052632;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.035777;0.039729;0.030992;0.016791;0.045573;0.043492;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;57023.516543;54506.628191;64958.473244;59327.318464;75936.960716;68169.360943;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;57023.516543;54506.628191;64958.473244;59327.318464;75936.960716;68169.360943;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;56757.873936;43111.756034;63326.598732;54853.282104;79891.685190;62899.891114;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;56757.873936;43111.756034;63326.598732;54853.282104;79891.685190;62899.891114;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;45498.178489;40278.323455;66931.818182;45799.839228;45413.885578;57236.842105;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;45498.178489;40278.323455;66931.818182;45799.839228;45413.885578;57236.842105;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;37614.525083;37878.073174;29439.909091;36869.102564;38695.046651;36875.093750;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;37614.525083;37878.073174;29439.909091;36869.102564;38695.046651;36875.093750;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data;inf;inf;inf;;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;56892.508233;49900.200650;64336.806763;57788.624512;78096.292814;66325.969352;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;56892.508233;49900.200650;64336.806763;57788.624512;78096.292814;66325.969352;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;56892.508233;49900.200650;64336.806763;57788.624512;78096.292814;66325.969352;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;56892.508233;49900.200650;64336.806763;57788.624512;78096.292814;66325.969352;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu2.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu2.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu2.dtb.read_hits;4797092;3301433;333275;1324179;2529067;91626;DTB read hits 
system.cpu2.dtb.read_misses;4888;1712;381;320;10577;371;DTB read misses 
system.cpu2.dtb.read_acv;12;0;0;0;0;0;DTB read access violations 
system.cpu2.dtb.read_accesses;429947;939170;111781;1073200;2083068;34021;DTB read accesses 
system.cpu2.dtb.write_hits;3067339;1800025;201237;696229;936811;93343;DTB write hits 
system.cpu2.dtb.write_misses;539;1336;127;130;99796;106;DTB write misses 
system.cpu2.dtb.write_acv;71;7;7;7;7;5;DTB write access violations 
system.cpu2.dtb.write_accesses;148733;227565;58776;511796;596320;15515;DTB write accesses 
system.cpu2.dtb.data_hits;7864431;5101458;534512;2020408;3465878;184969;DTB hits 
system.cpu2.dtb.data_misses;5427;3048;508;450;110373;477;DTB misses 
system.cpu2.dtb.data_acv;83;7;7;7;7;5;DTB access violations 
system.cpu2.dtb.data_accesses;578680;1166735;170557;1584996;2679388;49536;DTB accesses 
system.cpu2.itb.fetch_hits;3199662;5188754;710671;5376104;13430566;166844;ITB hits 
system.cpu2.itb.fetch_misses;2682;383;353;277;320;152;ITB misses 
system.cpu2.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.itb.fetch_accesses;3202344;5189137;711024;5376381;13430886;166996;ITB accesses 
system.cpu2.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu2.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu2.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu2.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu2.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu2.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu2.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu2.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu2.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu2.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu2.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu2.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu2.numCycles;476663994;55273443;9472368;23535166;44726553;2412682;number of cpu cycles simulated 
system.cpu2.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu2.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu2.committedInsts;24636932;15952707;1703498;6521420;15618097;491598;Number of instructions committed 
system.cpu2.committedOps;24636932;15952707;1703498;6521420;15618097;491598;Number of ops (including micro ops) committed 
system.cpu2.num_int_alu_accesses;23809131;14380725;1512068;5566216;9043401;473039;Number of integer alu accesses 
system.cpu2.num_fp_alu_accesses;132472;2221039;202138;1861366;6362040;3618;Number of float alu accesses 
system.cpu2.num_func_calls;882142;454438;55870;145453;80433;10175;number of times a function call or return occured 
system.cpu2.num_conditional_control_insts;2329599;1355989;172622;598752;721213;49537;number of instructions that are conditional controls 
system.cpu2.num_int_insts;23809131;14380725;1512068;5566216;9043401;473039;number of integer instructions 
system.cpu2.num_fp_insts;132472;2221039;202138;1861366;6362040;3618;number of float instructions 
system.cpu2.num_int_register_reads;32833847;22838715;2308262;9551820;18321749;679122;number of times the integer registers were read 
system.cpu2.num_int_register_writes;18120183;10288363;1067918;3464716;7188535;325638;number of times the integer registers were written 
system.cpu2.num_fp_register_reads;67535;2600586;253701;1839650;10816792;2367;number of times the floating registers were read 
system.cpu2.num_fp_register_writes;68565;1947976;167646;1487123;6294059;2352;number of times the floating registers were written 
system.cpu2.num_mem_refs;7893718;5133061;536358;2022472;3588073;186106;number of memory refs 
system.cpu2.num_load_insts;4813994;3319392;334601;1325431;2550665;92465;Number of load instructions 
system.cpu2.num_store_insts;3079724;1813669;201757;697041;1037408;93641;Number of store instructions 
system.cpu2.num_idle_cycles;404425052.738686;9684376.956146;4634894.704780;6003804.727050;4682052.669090;852148.617509;Number of idle cycles 
system.cpu2.num_busy_cycles;72238941.261314;45589066.043854;4837473.295220;17531361.272950;40044500.330910;1560533.382491;Number of busy cycles 
system.cpu2.not_idle_fraction;0.151551;0.824792;0.510693;0.744901;0.895318;0.646804;Percentage of non-idle cycles 
system.cpu2.idle_fraction;0.848449;0.175208;0.489307;0.255099;0.104682;0.353196;Percentage of idle cycles 
system.cpu2.Branches;3541369;1967200;245424;762350;832577;63331;Number of branches fetched 
system.cpu2.op_class::No_OpClass;165505;124275;43188;177464;287487;9937;Class of executed instruction 
system.cpu2.op_class::IntAlu;15671185;9140088;955836;3458723;4437695;280676;Class of executed instruction 
system.cpu2.op_class::IntMult;50646;27046;4560;53358;7508;687;Class of executed instruction 
system.cpu2.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::FloatAdd;14737;815759;72121;390220;3212117;1172;Class of executed instruction 
system.cpu2.op_class::FloatCmp;0;55687;5957;1;39;0;Class of executed instruction 
system.cpu2.op_class::FloatCvt;0;12834;8925;17800;131;0;Class of executed instruction 
system.cpu2.op_class::FloatMult;0;231744;37135;332176;3014850;0;Class of executed instruction 
system.cpu2.op_class::FloatDiv;1539;51450;2222;20630;30;227;Class of executed instruction 
system.cpu2.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::MemRead;4973182;3399018;342549;1333514;2565259;94919;Class of executed instruction 
system.cpu2.op_class::MemWrite;3085921;1820281;202336;697667;1038141;93709;Class of executed instruction 
system.cpu2.op_class::IprAccess;679727;277579;29184;40323;1165220;10753;Class of executed instruction 
system.cpu2.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu2.op_class::total;24642442;15955762;1704013;6521877;15728477;492080;Class of executed instruction 
system.cpu2.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu2.kern.inst.quiesce;8023;1105;108;125;117;9;number of quiesce instructions executed 
system.cpu2.kern.inst.hwrei;154721;53205;6155;8483;124593;1636;number of hwrei instructions executed 
system.cpu2.kern.ipl_count::0;43953;15345;1626;2172;4086;344;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::21;100;20;17;16;18;;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::22;4394;573;97;241;458;24;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::30;791;1084;15;33;23;1;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::31;84823;22768;2825;4331;7818;510;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::total;134061;39790;4580;6793;12403;879;number of times we switched to this ipl 
system.cpu2.kern.ipl_good::0;43247;15344;1625;2171;4085;342;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::21;100;20;17;16;18;;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::22;4394;573;97;241;458;24;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::30;791;1084;15;33;23;1;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::31;42463;14288;1612;2149;4065;341;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::total;90995;31309;3366;4610;8649;708;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_ticks::0;3938486370000;328116240000;80617600000;215743020000;411493480000;22468570000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::21;529750000;98520000;90920000;84360000;95080000;;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::22;14159090000;1901160000;321060000;778910000;1544000000;82690000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::30;5718010000;7788870000;116570000;235780000;183170000;6830000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::31;807746440000;214829640000;13577530000;18509590000;33949800000;1558260000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::total;4766639660000;552734430000;94723680000;235351660000;447265530000;24116350000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_used::0;0.983937;0.999935;0.999385;0.999540;0.999755;0.994186;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::31;0.500607;0.627547;0.570619;0.496190;0.519954;0.668627;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::total;0.678758;0.786856;0.734934;0.678640;0.697331;0.805461;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.syscall::2;6;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::3;15;1;1;1;1;1;number of syscalls executed 
system.cpu2.kern.syscall::4;4;28;29;7;27;;number of syscalls executed 
system.cpu2.kern.syscall::6;20;;;;;1;number of syscalls executed 
system.cpu2.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::17;9;4;5;5;6;1;number of syscalls executed 
system.cpu2.kern.syscall::19;7;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::33;7;;;;;1;number of syscalls executed 
system.cpu2.kern.syscall::45;28;;;;;3;number of syscalls executed 
system.cpu2.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::48;4;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::71;22;16;4;4;7;4;number of syscalls executed 
system.cpu2.kern.syscall::73;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::74;6;3;3;3;3;1;number of syscalls executed 
system.cpu2.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::total;162;58;48;27;50;12;number of syscalls executed 
system.cpu2.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wripir;764;1683;19;27;19;3;number of callpals executed 
system.cpu2.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpctx;1943;2990;85;125;98;53;number of callpals executed 
system.cpu2.kern.callpal::tbi;19;4;1;2;3;;number of callpals executed 
system.cpu2.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpipl;122052;32795;4159;5957;11083;730;number of callpals executed 
system.cpu2.kern.callpal::rdps;9342;1220;269;548;1001;49;number of callpals executed 
system.cpu2.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrusp;3;1;1;1;1;1;number of callpals executed 
system.cpu2.kern.callpal::rdusp;6;1;1;1;1;;number of callpals executed 
system.cpu2.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu2.kern.callpal::rti;6728;5329;293;548;822;124;number of callpals executed 
system.cpu2.kern.callpal::callsys;257;3433;90;186;100;15;number of callpals executed 
system.cpu2.kern.callpal::imb;118;1;;1;;2;number of callpals executed 
system.cpu2.kern.callpal::rdunique;1;643;240;64;266;;number of callpals executed 
system.cpu2.kern.callpal::total;141247;48101;5159;7461;13395;977;number of callpals executed 
system.cpu2.kern.mode_switch::kernel;7979;8318;377;672;920;176;number of protection mode switches 
system.cpu2.kern.mode_switch::user;794;3818;186;414;674;102;number of protection mode switches 
system.cpu2.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu2.kern.mode_switch_good::kernel;0.099511;0.459005;0.493369;0.616071;0.732609;0.573864;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::total;0.181010;0.629202;0.660746;0.762431;0.845671;0.730216;fraction of useful protection mode switches 
system.cpu2.kern.mode_ticks::kernel;4709214440000;430081300000;78054530000;96995710000;120735050000;36529450000;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::user;42479090000;120708870000;16877020000;138297430000;326622210000;4236170000;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu2.kern.swap_context;1944;2990;85;125;98;53;number of times the context was actually changed 
system.cpu2.icache.tags.replacements;568859;211953;26321;25970;35776;5592;number of replacements 
system.cpu2.icache.tags.tagsinuse;455.664882;512;512;512;512;511.853730;Cycle average of tags in use 
system.cpu2.icache.tags.total_refs;23994628;15751405;1688572;6494686;15697903;542361;Total number of references to valid blocks. 
system.cpu2.icache.tags.sampled_refs;568859;211953;26321;25970;35776;6103;Sample count of references to valid blocks. 
system.cpu2.icache.tags.avg_refs;42.180273;74.315556;64.153034;250.084174;438.783067;88.867934;Average number of references to valid blocks. 
system.cpu2.icache.tags.warmup_cycle;4322392842500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.icache.tags.occ_blocks::cpu2.inst;455.664882;512;512;512;512;511.853730;Average occupied blocks per requestor 
system.cpu2.icache.tags.occ_percent::cpu2.inst;0.889970;1;1;1;1;0.999714;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_percent::total;0.889970;1;1;1;1;0.999714;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;511;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;19;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::3;8;;;13;1;316;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::4;502;510;510;497;509;98;Occupied blocks per task id 
system.cpu2.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;0.998047;Percentage of cache occupancy per task id 
system.cpu2.icache.tags.tag_accesses;49854368;32123477;3434347;13069724;31492730;989755;Number of tag accesses 
system.cpu2.icache.tags.data_accesses;49854368;32123477;3434347;13069724;31492730;989755;Number of data accesses 
system.cpu2.icache.ReadReq_hits::cpu2.inst;24072958;15743809;1677692;6495907;15692701;486488;number of ReadReq hits 
system.cpu2.icache.ReadReq_hits::total;24072958;15743809;1677692;6495907;15692701;486488;number of ReadReq hits 
system.cpu2.icache.demand_hits::cpu2.inst;24072958;15743809;1677692;6495907;15692701;486488;number of demand (read+write) hits 
system.cpu2.icache.demand_hits::total;24072958;15743809;1677692;6495907;15692701;486488;number of demand (read+write) hits 
system.cpu2.icache.overall_hits::cpu2.inst;24072958;15743809;1677692;6495907;15692701;486488;number of overall hits 
system.cpu2.icache.overall_hits::total;24072958;15743809;1677692;6495907;15692701;486488;number of overall hits 
system.cpu2.icache.ReadReq_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of ReadReq misses 
system.cpu2.icache.ReadReq_misses::total;569484;211953;26321;25970;35776;5593;number of ReadReq misses 
system.cpu2.icache.demand_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of demand (read+write) misses 
system.cpu2.icache.demand_misses::total;569484;211953;26321;25970;35776;5593;number of demand (read+write) misses 
system.cpu2.icache.overall_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of overall misses 
system.cpu2.icache.overall_misses::total;569484;211953;26321;25970;35776;5593;number of overall misses 
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of ReadReq miss cycles 
system.cpu2.icache.ReadReq_miss_latency::total;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of ReadReq miss cycles 
system.cpu2.icache.demand_miss_latency::cpu2.inst;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of demand (read+write) miss cycles 
system.cpu2.icache.demand_miss_latency::total;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of demand (read+write) miss cycles 
system.cpu2.icache.overall_miss_latency::cpu2.inst;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of overall miss cycles 
system.cpu2.icache.overall_miss_latency::total;54228420248;20466996499;2520930000;2488175250;3439489750;536777750;number of overall miss cycles 
system.cpu2.icache.ReadReq_accesses::cpu2.inst;24642442;15955762;1704013;6521877;15728477;492081;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.ReadReq_accesses::total;24642442;15955762;1704013;6521877;15728477;492081;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.demand_accesses::cpu2.inst;24642442;15955762;1704013;6521877;15728477;492081;number of demand (read+write) accesses 
system.cpu2.icache.demand_accesses::total;24642442;15955762;1704013;6521877;15728477;492081;number of demand (read+write) accesses 
system.cpu2.icache.overall_accesses::cpu2.inst;24642442;15955762;1704013;6521877;15728477;492081;number of overall (read+write) accesses 
system.cpu2.icache.overall_accesses::total;24642442;15955762;1704013;6521877;15728477;492081;number of overall (read+write) accesses 
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for ReadReq accesses 
system.cpu2.icache.demand_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for demand accesses 
system.cpu2.icache.demand_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for demand accesses 
system.cpu2.icache.overall_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for overall accesses 
system.cpu2.icache.overall_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average ReadReq miss latency 
system.cpu2.icache.ReadReq_avg_miss_latency::total;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average ReadReq miss latency 
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average overall miss latency 
system.cpu2.icache.demand_avg_miss_latency::total;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::total;95223.781964;96563.844338;95776.376277;95809.597613;96139.583799;95973.136063;average overall miss latency 
system.cpu2.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of ReadReq MSHR misses 
system.cpu2.icache.ReadReq_mshr_misses::total;569484;211953;26321;25970;35776;5593;number of ReadReq MSHR misses 
system.cpu2.icache.demand_mshr_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of demand (read+write) MSHR misses 
system.cpu2.icache.demand_mshr_misses::total;569484;211953;26321;25970;35776;5593;number of demand (read+write) MSHR misses 
system.cpu2.icache.overall_mshr_misses::cpu2.inst;569484;211953;26321;25970;35776;5593;number of overall MSHR misses 
system.cpu2.icache.overall_mshr_misses::total;569484;211953;26321;25970;35776;5593;number of overall MSHR misses 
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of ReadReq MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_latency::total;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of ReadReq MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::total;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of overall MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::total;39689154752;14991166501;1846028000;1820094750;2520215250;391751250;number of overall MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_mshr_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for ReadReq accesses 
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for demand accesses 
system.cpu2.icache.demand_mshr_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for demand accesses 
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for overall accesses 
system.cpu2.icache.overall_mshr_miss_rate::total;0.023110;0.013284;0.015446;0.003982;0.002275;0.011366;mshr miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average ReadReq mshr miss latency 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average ReadReq mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average overall mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::total;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::total;69693.186730;70728.729959;70135.177235;70084.510974;70444.299251;70043.134275;average overall mshr miss latency 
system.cpu2.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dcache.tags.replacements;210193;111373;13465;23574;137983;11456;number of replacements 
system.cpu2.dcache.tags.tagsinuse;875.589914;946.947815;862.476069;941.839956;987.664686;865.275046;Cycle average of tags in use 
system.cpu2.dcache.tags.total_refs;7556166;4944105;522656;1994205;3333665;198000;Total number of references to valid blocks. 
system.cpu2.dcache.tags.sampled_refs;210193;111373;13465;23574;137983;12479;Sample count of references to valid blocks. 
system.cpu2.dcache.tags.avg_refs;35.948704;44.392312;38.815893;84.593408;24.159969;15.866656;Average number of references to valid blocks. 
system.cpu2.dcache.tags.warmup_cycle;4331794865000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.dcache.tags.occ_blocks::cpu2.data;875.589914;946.947815;862.476069;941.839956;987.664686;865.275046;Average occupied blocks per requestor 
system.cpu2.dcache.tags.occ_percent::cpu2.data;0.855068;0.924754;0.842262;0.919766;0.964516;0.844995;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_percent::total;0.855068;0.924754;0.842262;0.919766;0.964516;0.844995;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_task_id_blocks::1024;871;775;733;703;687;1023;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::2;1;;;1;;625;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::3;8;3;3;60;3;293;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::4;862;772;730;642;684;8;Occupied blocks per task id 
system.cpu2.dcache.tags.occ_task_id_percent::1024;0.850586;0.756836;0.715820;0.686523;0.670898;0.999023;Percentage of cache occupancy per task id 
system.cpu2.dcache.tags.tag_accesses;16015462;10433070;1085705;4067827;7093525;382889;Number of tag accesses 
system.cpu2.dcache.tags.data_accesses;16015462;10433070;1085705;4067827;7093525;382889;Number of data accesses 
system.cpu2.dcache.ReadReq_hits::cpu2.data;4539314;3142940;321348;1302888;2473100;85642;number of ReadReq hits 
system.cpu2.dcache.ReadReq_hits::total;4539314;3142940;321348;1302888;2473100;85642;number of ReadReq hits 
system.cpu2.dcache.WriteReq_hits::cpu2.data;2864715;1659539;189012;682142;843549;85208;number of WriteReq hits 
system.cpu2.dcache.WriteReq_hits::total;2864715;1659539;189012;682142;843549;85208;number of WriteReq hits 
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data;71727;32486;3836;3892;7367;1246;number of LoadLockedReq hits 
system.cpu2.dcache.LoadLockedReq_hits::total;71727;32486;3836;3892;7367;1246;number of LoadLockedReq hits 
system.cpu2.dcache.StoreCondReq_hits::cpu2.data;65474;25261;3731;3882;7447;1323;number of StoreCondReq hits 
system.cpu2.dcache.StoreCondReq_hits::total;65474;25261;3731;3882;7447;1323;number of StoreCondReq hits 
system.cpu2.dcache.demand_hits::cpu2.data;7404029;4802479;510360;1985030;3316649;170850;number of demand (read+write) hits 
system.cpu2.dcache.demand_hits::total;7404029;4802479;510360;1985030;3316649;170850;number of demand (read+write) hits 
system.cpu2.dcache.overall_hits::cpu2.data;7404029;4802479;510360;1985030;3316649;170850;number of overall hits 
system.cpu2.dcache.overall_hits::total;7404029;4802479;510360;1985030;3316649;170850;number of overall hits 
system.cpu2.dcache.ReadReq_misses::cpu2.data;179396;125656;8290;17537;58093;5085;number of ReadReq misses 
system.cpu2.dcache.ReadReq_misses::total;179396;125656;8290;17537;58093;5085;number of ReadReq misses 
system.cpu2.dcache.WriteReq_misses::cpu2.data;112184;96937;7697;9223;83919;6809;number of WriteReq misses 
system.cpu2.dcache.WriteReq_misses::total;112184;96937;7697;9223;83919;6809;number of WriteReq misses 
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data;16852;16424;582;644;1348;121;number of LoadLockedReq misses 
system.cpu2.dcache.LoadLockedReq_misses::total;16852;16424;582;644;1348;121;number of LoadLockedReq misses 
system.cpu2.dcache.StoreCondReq_misses::cpu2.data;21436;21596;499;579;1072;38;number of StoreCondReq misses 
system.cpu2.dcache.StoreCondReq_misses::total;21436;21596;499;579;1072;38;number of StoreCondReq misses 
system.cpu2.dcache.demand_misses::cpu2.data;291580;222593;15987;26760;142012;11894;number of demand (read+write) misses 
system.cpu2.dcache.demand_misses::total;291580;222593;15987;26760;142012;11894;number of demand (read+write) misses 
system.cpu2.dcache.overall_misses::cpu2.data;291580;222593;15987;26760;142012;11894;number of overall misses 
system.cpu2.dcache.overall_misses::total;291580;222593;15987;26760;142012;11894;number of overall misses 
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data;15569304693;9843340142;775879499;1608544244;5980556496;499119250;number of ReadReq miss cycles 
system.cpu2.dcache.ReadReq_miss_latency::total;15569304693;9843340142;775879499;1608544244;5980556496;499119250;number of ReadReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data;8433481191;7052039347;689640837;824738892;8853359941;649931216;number of WriteReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::total;8433481191;7052039347;689640837;824738892;8853359941;649931216;number of WriteReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data;1195409000;1035300250;44020500;49277500;100936250;10854250;number of LoadLockedReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::total;1195409000;1035300250;44020500;49277500;100936250;10854250;number of LoadLockedReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data;1296272266;1321753129;30417954;35272933;65841936;2301994;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::total;1296272266;1321753129;30417954;35272933;65841936;2301994;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data;946000;1164000;226000;72000;216000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::total;946000;1164000;226000;72000;216000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.demand_miss_latency::cpu2.data;24002785884;16895379489;1465520336;2433283136;14833916437;1149050466;number of demand (read+write) miss cycles 
system.cpu2.dcache.demand_miss_latency::total;24002785884;16895379489;1465520336;2433283136;14833916437;1149050466;number of demand (read+write) miss cycles 
system.cpu2.dcache.overall_miss_latency::cpu2.data;24002785884;16895379489;1465520336;2433283136;14833916437;1149050466;number of overall miss cycles 
system.cpu2.dcache.overall_miss_latency::total;24002785884;16895379489;1465520336;2433283136;14833916437;1149050466;number of overall miss cycles 
system.cpu2.dcache.ReadReq_accesses::cpu2.data;4718710;3268596;329638;1320425;2531193;90727;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.ReadReq_accesses::total;4718710;3268596;329638;1320425;2531193;90727;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::cpu2.data;2976899;1756476;196709;691365;927468;92017;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::total;2976899;1756476;196709;691365;927468;92017;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data;88579;48910;4418;4536;8715;1367;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::total;88579;48910;4418;4536;8715;1367;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data;86910;46857;4230;4461;8519;1361;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::total;86910;46857;4230;4461;8519;1361;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.demand_accesses::cpu2.data;7695609;5025072;526347;2011790;3458661;182744;number of demand (read+write) accesses 
system.cpu2.dcache.demand_accesses::total;7695609;5025072;526347;2011790;3458661;182744;number of demand (read+write) accesses 
system.cpu2.dcache.overall_accesses::cpu2.data;7695609;5025072;526347;2011790;3458661;182744;number of overall (read+write) accesses 
system.cpu2.dcache.overall_accesses::total;7695609;5025072;526347;2011790;3458661;182744;number of overall (read+write) accesses 
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data;0.038018;0.038443;0.025149;0.013281;0.022951;0.056047;miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_miss_rate::total;0.038018;0.038443;0.025149;0.013281;0.022951;0.056047;miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data;0.037685;0.055188;0.039129;0.013340;0.090482;0.073997;miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::total;0.037685;0.055188;0.039129;0.013340;0.090482;0.073997;miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data;0.190248;0.335800;0.131734;0.141975;0.154676;0.088515;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::total;0.190248;0.335800;0.131734;0.141975;0.154676;0.088515;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data;0.246646;0.460892;0.117967;0.129792;0.125836;0.027921;miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::total;0.246646;0.460892;0.117967;0.129792;0.125836;0.027921;miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_miss_rate::cpu2.data;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;miss rate for demand accesses 
system.cpu2.dcache.demand_miss_rate::total;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;miss rate for demand accesses 
system.cpu2.dcache.overall_miss_rate::cpu2.data;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;miss rate for overall accesses 
system.cpu2.dcache.overall_miss_rate::total;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data;86787.356981;78335.615824;93592.219421;91722.885556;102947.971287;98155.211406;average ReadReq miss latency 
system.cpu2.dcache.ReadReq_avg_miss_latency::total;86787.356981;78335.615824;93592.219421;91722.885556;102947.971287;98155.211406;average ReadReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data;75175.436702;72748.685713;89598.653631;89421.976797;105498.873211;95451.786753;average WriteReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::total;75175.436702;72748.685713;89598.653631;89421.976797;105498.873211;95451.786753;average WriteReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data;70935.734631;63035.816488;75636.597938;76517.857143;74878.523739;89704.545455;average LoadLockedReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total;70935.734631;63035.816488;75636.597938;76517.857143;74878.523739;89704.545455;average LoadLockedReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data;60471.742209;61203.608492;60957.823647;60920.436960;61419.716418;60578.789474;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total;60471.742209;61203.608492;60957.823647;60920.436960;61419.716418;60578.789474;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data;82319.726607;75902.564272;91669.502471;90929.863079;104455.373046;96607.572389;average overall miss latency 
system.cpu2.dcache.demand_avg_miss_latency::total;82319.726607;75902.564272;91669.502471;90929.863079;104455.373046;96607.572389;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data;82319.726607;75902.564272;91669.502471;90929.863079;104455.373046;96607.572389;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::total;82319.726607;75902.564272;91669.502471;90929.863079;104455.373046;96607.572389;average overall miss latency 
system.cpu2.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.dcache.writebacks::writebacks;113219;68898;8240;12779;91335;7167;number of writebacks 
system.cpu2.dcache.writebacks::total;113219;68898;8240;12779;91335;7167;number of writebacks 
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data;179396;125656;8290;17537;58093;5085;number of ReadReq MSHR misses 
system.cpu2.dcache.ReadReq_mshr_misses::total;179396;125656;8290;17537;58093;5085;number of ReadReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data;112184;96937;7697;9223;83919;6809;number of WriteReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::total;112184;96937;7697;9223;83919;6809;number of WriteReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data;16852;16424;582;644;1348;121;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::total;16852;16424;582;644;1348;121;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data;21435;21581;499;579;1072;38;number of StoreCondReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::total;21435;21581;499;579;1072;38;number of StoreCondReq MSHR misses 
system.cpu2.dcache.demand_mshr_misses::cpu2.data;291580;222593;15987;26760;142012;11894;number of demand (read+write) MSHR misses 
system.cpu2.dcache.demand_mshr_misses::total;291580;222593;15987;26760;142012;11894;number of demand (read+write) MSHR misses 
system.cpu2.dcache.overall_mshr_misses::cpu2.data;291580;222593;15987;26760;142012;11894;number of overall MSHR misses 
system.cpu2.dcache.overall_mshr_misses::total;291580;222593;15987;26760;142012;11894;number of overall MSHR misses 
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data;11041451307;6805356858;560682501;1158856756;4409274504;363844750;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_miss_latency::total;11041451307;6805356858;560682501;1158856756;4409274504;363844750;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data;5744266809;4637741653;500123163;600349108;6604142059;485503784;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::total;5744266809;4637741653;500123163;600349108;6604142059;485503784;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data;803180000;671784750;30062500;33786500;68979750;7673750;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total;803180000;671784750;30062500;33786500;68979750;7673750;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data;784028734;826818871;19000046;21824067;41621064;1400006;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total;784028734;826818871;19000046;21824067;41621064;1400006;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data;660000;790000;160000;50000;150000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total;660000;790000;160000;50000;150000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data;16785718116;11443098511;1060805664;1759205864;11013416563;849348534;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::total;16785718116;11443098511;1060805664;1759205864;11013416563;849348534;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data;16785718116;11443098511;1060805664;1759205864;11013416563;849348534;number of overall MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::total;16785718116;11443098511;1060805664;1759205864;11013416563;849348534;number of overall MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data;338164000;27920000;26210000;24040000;28820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total;338164000;27920000;26210000;24040000;28820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data;1791297000;776385000;70982000;103150000;157380000;6178000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total;1791297000;776385000;70982000;103150000;157380000;6178000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data;2129461000;804305000;97192000;127190000;186200000;6178000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::total;2129461000;804305000;97192000;127190000;186200000;6178000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data;0.038018;0.038443;0.025149;0.013281;0.022951;0.056047;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_mshr_miss_rate::total;0.038018;0.038443;0.025149;0.013281;0.022951;0.056047;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data;0.037685;0.055188;0.039129;0.013340;0.090482;0.073997;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::total;0.037685;0.055188;0.039129;0.013340;0.090482;0.073997;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data;0.190248;0.335800;0.131734;0.141975;0.154676;0.088515;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total;0.190248;0.335800;0.131734;0.141975;0.154676;0.088515;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data;0.246634;0.460572;0.117967;0.129792;0.125836;0.027921;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total;0.246634;0.460572;0.117967;0.129792;0.125836;0.027921;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;mshr miss rate for demand accesses 
system.cpu2.dcache.demand_mshr_miss_rate::total;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;mshr miss rate for demand accesses 
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;mshr miss rate for overall accesses 
system.cpu2.dcache.overall_mshr_miss_rate::total;0.037889;0.044296;0.030373;0.013302;0.041060;0.065086;mshr miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data;61547.923627;54158.630372;67633.594813;66080.672635;75900.272047;71552.556539;average ReadReq mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total;61547.923627;54158.630372;67633.594813;66080.672635;75900.272047;71552.556539;average ReadReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data;51203.975692;47842.842805;64976.375601;65092.606310;78696.624829;71303.243354;average WriteReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total;51203.975692;47842.842805;64976.375601;65092.606310;78696.624829;71303.243354;average WriteReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data;47660.811773;40902.627253;51653.780069;52463.509317;51171.921365;63419.421488;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total;47660.811773;40902.627253;51653.780069;52463.509317;51171.921365;63419.421488;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data;36577.034476;38312.352115;38076.244489;37692.689119;38825.619403;36842.263158;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total;36577.034476;38312.352115;38076.244489;37692.689119;38825.619403;36842.263158;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data;57568.139502;51408.168770;66354.266842;65740.129447;77552.717820;71409.831344;average overall mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::total;57568.139502;51408.168770;66354.266842;65740.129447;77552.717820;71409.831344;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data;57568.139502;51408.168770;66354.266842;65740.129447;77552.717820;71409.831344;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::total;57568.139502;51408.168770;66354.266842;65740.129447;77552.717820;71409.831344;average overall mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu3.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu3.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu3.dtb.read_hits;1807305;2706829;98377;923898;2269364;7899;DTB read hits 
system.cpu3.dtb.read_misses;2423;1372;352;379;10509;0;DTB read misses 
system.cpu3.dtb.read_acv;72;12;12;12;12;0;DTB read access violations 
system.cpu3.dtb.read_accesses;47276;785487;13951;750551;2042406;0;DTB read accesses 
system.cpu3.dtb.write_hits;1080126;1467529;65212;453751;752398;4257;DTB write hits 
system.cpu3.dtb.write_misses;314;877;45;50;99276;0;DTB write misses 
system.cpu3.dtb.write_acv;52;21;9;9;9;0;DTB write access violations 
system.cpu3.dtb.write_accesses;21690;221010;9513;348273;573734;0;DTB write accesses 
system.cpu3.dtb.data_hits;2887431;4174358;163589;1377649;3021762;12156;DTB hits 
system.cpu3.dtb.data_misses;2737;2249;397;429;109785;0;DTB misses 
system.cpu3.dtb.data_acv;124;33;21;21;21;0;DTB access violations 
system.cpu3.dtb.data_accesses;68966;1006497;23464;1098824;2616140;0;DTB accesses 
system.cpu3.itb.fetch_hits;1286509;4173007;141399;3939074;13152206;5083;ITB hits 
system.cpu3.itb.fetch_misses;947;352;137;154;139;0;ITB misses 
system.cpu3.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.itb.fetch_accesses;1287456;4173359;141536;3939228;13152345;5083;ITB accesses 
system.cpu3.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu3.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu3.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu3.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu3.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu3.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu3.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu3.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu3.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu3.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu3.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu3.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu3.numCycles;476674560;55262591;9472934;23535180;44726544;2343738;number of cpu cycles simulated 
system.cpu3.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu3.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu3.committedInsts;8502742;12595127;522455;4689236;14210857;35366;Number of instructions committed 
system.cpu3.committedOps;8502742;12595127;522455;4689236;14210857;35366;Number of ops (including micro ops) committed 
system.cpu3.num_int_alu_accesses;8127914;11445556;485737;3923406;7675691;33538;Number of integer alu accesses 
system.cpu3.num_fp_alu_accesses;13908;1643727;39059;1773664;6359795;0;Number of float alu accesses 
system.cpu3.num_func_calls;331858;360216;14414;32477;40850;1518;number of times a function call or return occured 
system.cpu3.num_conditional_control_insts;657904;1112227;51046;496000;564391;2438;number of instructions that are conditional controls 
system.cpu3.num_int_insts;8127914;11445556;485737;3923406;7675691;33538;number of integer instructions 
system.cpu3.num_fp_insts;13908;1643727;39059;1773664;6359795;0;number of float instructions 
system.cpu3.num_int_register_reads;11063850;17934211;706278;7235893;16401516;45294;number of times the integer registers were read 
system.cpu3.num_int_register_writes;6316657;8150163;352836;2252952;6174515;26585;number of times the integer registers were written 
system.cpu3.num_fp_register_reads;7448;1889198;42248;1767887;10814947;0;number of times the floating registers were read 
system.cpu3.num_fp_register_writes;7538;1427917;29491;1423853;6292839;0;number of times the floating registers were written 
system.cpu3.num_mem_refs;2900684;4202824;165128;1379800;3143031;12181;number of memory refs 
system.cpu3.num_load_insts;1814083;2723019;99465;925272;2290582;7899;Number of load instructions 
system.cpu3.num_store_insts;1086601;1479805;65663;454528;852449;4282;Number of store instructions 
system.cpu3.num_idle_cycles;452820625.299905;19116116.443849;7987478.168136;11173022.348647;8621442.130362;2246122.443519;Number of idle cycles 
system.cpu3.num_busy_cycles;23853934.700095;36146474.556151;1485455.831864;12362157.651353;36105101.869638;97615.556481;Number of busy cycles 
system.cpu3.not_idle_fraction;0.050042;0.654086;0.156811;0.525263;0.807241;0.041650;Percentage of non-idle cycles 
system.cpu3.idle_fraction;0.949958;0.345914;0.843189;0.474737;0.192759;0.958350;Percentage of idle cycles 
system.cpu3.Branches;1153133;1596790;71683;542144;623886;4708;Number of branches fetched 
system.cpu3.op_class::No_OpClass;70367;96440;7544;27215;271886;314;Class of executed instruction 
system.cpu3.op_class::IntAlu;5075055;7160157;312389;2525734;3525590;20715;Class of executed instruction 
system.cpu3.op_class::IntMult;26644;20638;929;3159;3898;120;Class of executed instruction 
system.cpu3.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::FloatAdd;1863;589275;9256;366720;3211400;0;Class of executed instruction 
system.cpu3.op_class::FloatCmp;0;38176;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::FloatCvt;0;8161;298;1866;5;0;Class of executed instruction 
system.cpu3.op_class::FloatMult;0;168606;7680;339968;3014669;0;Class of executed instruction 
system.cpu3.op_class::FloatDiv;267;35256;94;4699;3;0;Class of executed instruction 
system.cpu3.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::MemRead;1860706;2777402;102591;932168;2299236;8214;Class of executed instruction 
system.cpu3.op_class::MemWrite;1087116;1483682;65725;454724;852627;4282;Class of executed instruction 
system.cpu3.op_class::IprAccess;383585;219616;16367;33433;1141349;1721;Class of executed instruction 
system.cpu3.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu3.op_class::total;8505603;12597409;522873;4689686;14320663;35366;Class of executed instruction 
system.cpu3.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu3.kern.inst.quiesce;6932;1537;109;145;111;25;number of quiesce instructions executed 
system.cpu3.kern.inst.hwrei;88355;40732;3096;6833;119483;422;number of hwrei instructions executed 
system.cpu3.kern.ipl_count::0;20261;11929;708;1661;2396;97;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::22;4387;574;97;241;458;24;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::30;219;1383;21;27;30;1;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::31;50183;16574;1359;3406;5567;252;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::total;75050;30460;2185;5335;8451;374;number of times we switched to this ipl 
system.cpu3.kern.ipl_good::0;20215;11929;708;1661;2396;97;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::22;4387;574;97;241;458;24;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::30;219;1383;21;27;30;1;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::31;20156;10583;693;1645;2381;96;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::total;44977;24469;1519;3574;5265;218;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_ticks::0;4127464560000;367114830000;88923140000;220365370000;425894190000;22601610000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::22;13414070000;1893060000;303440000;763000000;1533600000;72850000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::30;1409280000;9887990000;157530000;196640000;216760000;10040000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::31;624443780000;173743660000;5345230000;14026790000;19620890000;752880000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::total;4766731690000;552639540000;94729340000;235351800000;447265440000;23437380000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_used::0;0.997730;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::31;0.401650;0.638530;0.509934;0.482971;0.427699;0.380952;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::total;0.599294;0.803316;0.695195;0.669916;0.623003;0.582888;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.syscall::2;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::6;9;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::17;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::45;5;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::48;5;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::59;4;1;1;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::total;40;8;4;5;4;;number of syscalls executed 
system.cpu3.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wripir;51;1054;12;42;5;;number of callpals executed 
system.cpu3.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpctx;510;2796;90;137;93;;number of callpals executed 
system.cpu3.kern.callpal::tbi;27;10;5;4;7;;number of callpals executed 
system.cpu3.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpipl;65446;24070;1860;4547;7251;324;number of callpals executed 
system.cpu3.kern.callpal::rdps;8794;1210;206;495;920;48;number of callpals executed 
system.cpu3.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rdusp;1;1;;;;;number of callpals executed 
system.cpu3.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rti;5077;4454;210;523;718;25;number of callpals executed 
system.cpu3.kern.callpal::callsys;83;2308;35;199;40;;number of callpals executed 
system.cpu3.kern.callpal::imb;14;3;2;1;2;;number of callpals executed 
system.cpu3.kern.callpal::rdunique;1;256;6;16;20;;number of callpals executed 
system.cpu3.kern.callpal::total;80019;36162;2426;5964;9056;397;number of callpals executed 
system.cpu3.kern.mode_switch::kernel;5545;7252;301;661;811;25;number of protection mode switches 
system.cpu3.kern.mode_switch::user;512;2630;97;370;589;0;number of protection mode switches 
system.cpu3.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu3.kern.mode_switch_good::kernel;0.092155;0.362796;0.322259;0.559758;0.726264;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::total;0.168895;0.532382;0.487437;0.717750;0.841429;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_ticks::kernel;4759735750000;440796400000;92137680000;135581480000;125936430000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::user;6995900000;97377420000;2693660000;99758370000;321364800000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu3.kern.swap_context;511;2796;90;137;93;0;number of times the context was actually changed 
system.cpu3.icache.tags.replacements;60734;159600;6863;12066;10675;54;number of replacements 
system.cpu3.icache.tags.tagsinuse;450.287687;511.999981;512;512;512;512;Cycle average of tags in use 
system.cpu3.icache.tags.total_refs;8297504;12387832;662133;4656336;13877147;540137;Total number of references to valid blocks. 
system.cpu3.icache.tags.sampled_refs;60734;159600;6863;12066;10675;566;Sample count of references to valid blocks. 
system.cpu3.icache.tags.avg_refs;136.620410;77.617995;96.478654;385.905520;1299.966932;954.305654;Average number of references to valid blocks. 
system.cpu3.icache.tags.warmup_cycle;4453917848750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.icache.tags.occ_blocks::cpu3.inst;450.287687;511.999981;512;512;512;512;Average occupied blocks per requestor 
system.cpu3.icache.tags.occ_percent::cpu3.inst;0.879468;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_percent::total;0.879468;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::0;14;;;;;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::1;64;;;;;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::2;19;2;2;2;2;2;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::3;292;8;43;7;8;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::4;122;502;467;503;502;510;Occupied blocks per task id 
system.cpu3.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu3.icache.tags.tag_accesses;17072460;25354417;1052609;9391438;28652001;70786;Number of tag accesses 
system.cpu3.icache.tags.data_accesses;17072460;25354417;1052609;9391438;28652001;70786;Number of data accesses 
system.cpu3.icache.ReadReq_hits::cpu3.inst;8444352;12437807;516010;4677620;14309988;35312;number of ReadReq hits 
system.cpu3.icache.ReadReq_hits::total;8444352;12437807;516010;4677620;14309988;35312;number of ReadReq hits 
system.cpu3.icache.demand_hits::cpu3.inst;8444352;12437807;516010;4677620;14309988;35312;number of demand (read+write) hits 
system.cpu3.icache.demand_hits::total;8444352;12437807;516010;4677620;14309988;35312;number of demand (read+write) hits 
system.cpu3.icache.overall_hits::cpu3.inst;8444352;12437807;516010;4677620;14309988;35312;number of overall hits 
system.cpu3.icache.overall_hits::total;8444352;12437807;516010;4677620;14309988;35312;number of overall hits 
system.cpu3.icache.ReadReq_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of ReadReq misses 
system.cpu3.icache.ReadReq_misses::total;61252;159601;6863;12066;10675;54;number of ReadReq misses 
system.cpu3.icache.demand_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of demand (read+write) misses 
system.cpu3.icache.demand_misses::total;61252;159601;6863;12066;10675;54;number of demand (read+write) misses 
system.cpu3.icache.overall_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of overall misses 
system.cpu3.icache.overall_misses::total;61252;159601;6863;12066;10675;54;number of overall misses 
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of ReadReq miss cycles 
system.cpu3.icache.ReadReq_miss_latency::total;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of ReadReq miss cycles 
system.cpu3.icache.demand_miss_latency::cpu3.inst;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of demand (read+write) miss cycles 
system.cpu3.icache.demand_miss_latency::total;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of demand (read+write) miss cycles 
system.cpu3.icache.overall_miss_latency::cpu3.inst;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of overall miss cycles 
system.cpu3.icache.overall_miss_latency::total;5922748999;15368508498;659290500;1156999750;1048646250;5349750;number of overall miss cycles 
system.cpu3.icache.ReadReq_accesses::cpu3.inst;8505604;12597408;522873;4689686;14320663;35366;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.ReadReq_accesses::total;8505604;12597408;522873;4689686;14320663;35366;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.demand_accesses::cpu3.inst;8505604;12597408;522873;4689686;14320663;35366;number of demand (read+write) accesses 
system.cpu3.icache.demand_accesses::total;8505604;12597408;522873;4689686;14320663;35366;number of demand (read+write) accesses 
system.cpu3.icache.overall_accesses::cpu3.inst;8505604;12597408;522873;4689686;14320663;35366;number of overall (read+write) accesses 
system.cpu3.icache.overall_accesses::total;8505604;12597408;522873;4689686;14320663;35366;number of overall (read+write) accesses 
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for ReadReq accesses 
system.cpu3.icache.demand_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for demand accesses 
system.cpu3.icache.demand_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for demand accesses 
system.cpu3.icache.overall_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for overall accesses 
system.cpu3.icache.overall_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average ReadReq miss latency 
system.cpu3.icache.ReadReq_avg_miss_latency::total;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average ReadReq miss latency 
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average overall miss latency 
system.cpu3.icache.demand_avg_miss_latency::total;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::total;96694.785460;96293.309553;96064.476177;95889.254931;98233.840749;99069.444444;average overall miss latency 
system.cpu3.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of ReadReq MSHR misses 
system.cpu3.icache.ReadReq_mshr_misses::total;61252;159601;6863;12066;10675;54;number of ReadReq MSHR misses 
system.cpu3.icache.demand_mshr_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of demand (read+write) MSHR misses 
system.cpu3.icache.demand_mshr_misses::total;61252;159601;6863;12066;10675;54;number of demand (read+write) MSHR misses 
system.cpu3.icache.overall_mshr_misses::cpu3.inst;61252;159601;6863;12066;10675;54;number of overall MSHR misses 
system.cpu3.icache.overall_mshr_misses::total;61252;159601;6863;12066;10675;54;number of overall MSHR misses 
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst;4331774001;11256310502;483111500;845123250;770087750;3916250;number of ReadReq MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_latency::total;4331774001;11256310502;483111500;845123250;770087750;3916250;number of ReadReq MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst;4331774001;11256310502;483111500;845123250;770087750;3916250;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::total;4331774001;11256310502;483111500;845123250;770087750;3916250;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst;4331774001;11256310502;483111500;845123250;770087750;3916250;number of overall MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::total;4331774001;11256310502;483111500;845123250;770087750;3916250;number of overall MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_mshr_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for ReadReq accesses 
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for demand accesses 
system.cpu3.icache.demand_mshr_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for demand accesses 
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for overall accesses 
system.cpu3.icache.overall_mshr_miss_rate::total;0.007201;0.012669;0.013126;0.002573;0.000745;0.001527;mshr miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average ReadReq mshr miss latency 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average ReadReq mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average overall mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::total;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::total;70720.531591;70527.819387;70393.632522;70041.708105;72139.367681;72523.148148;average overall mshr miss latency 
system.cpu3.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dcache.tags.replacements;33110;68505;4606;11607;135678;5;number of replacements 
system.cpu3.dcache.tags.tagsinuse;799.030797;964.809647;875.380230;916.446398;996.994969;875.538702;Cycle average of tags in use 
system.cpu3.dcache.tags.total_refs;2807273;3950393;263493;1335560;2927369;28793;Total number of references to valid blocks. 
system.cpu3.dcache.tags.sampled_refs;33110;68505;4606;11607;135678;875;Sample count of references to valid blocks. 
system.cpu3.dcache.tags.avg_refs;84.786258;57.665762;57.206470;115.065047;21.575856;32.906286;Average number of references to valid blocks. 
system.cpu3.dcache.tags.warmup_cycle;4477555460000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.dcache.tags.occ_blocks::cpu3.data;799.030797;964.809647;875.380230;916.446398;996.994969;875.538702;Average occupied blocks per requestor 
system.cpu3.dcache.tags.occ_percent::cpu3.data;0.780304;0.942197;0.854864;0.894967;0.973628;0.855018;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_percent::total;0.780304;0.942197;0.854864;0.894967;0.973628;0.855018;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_task_id_blocks::1024;1023;845;871;922;894;870;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::0;2;;;;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::1;86;;;;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::2;863;;;1;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::3;59;6;27;8;9;3;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::4;13;839;844;913;885;867;Occupied blocks per task id 
system.cpu3.dcache.tags.occ_task_id_percent::1024;0.999023;0.825195;0.850586;0.900391;0.873047;0.849609;Percentage of cache occupancy per task id 
system.cpu3.dcache.tags.tag_accesses;5825937;8526145;334656;2771719;6203591;24377;Number of tag accesses 
system.cpu3.dcache.tags.data_accesses;5825937;8526145;334656;2771719;6203591;24377;Number of data accesses 
system.cpu3.dcache.ReadReq_hits::cpu3.data;1754887;2595629;93805;909818;2212506;7688;number of ReadReq hits 
system.cpu3.dcache.ReadReq_hits::total;1754887;2595629;93805;909818;2212506;7688;number of ReadReq hits 
system.cpu3.dcache.WriteReq_hits::cpu3.data;1029581;1362993;61253;447461;672030;4110;number of WriteReq hits 
system.cpu3.dcache.WriteReq_hits::total;1029581;1362993;61253;447461;672030;4110;number of WriteReq hits 
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data;22103;21913;1281;2429;3110;102;number of LoadLockedReq hits 
system.cpu3.dcache.LoadLockedReq_hits::total;22103;21913;1281;2429;3110;102;number of LoadLockedReq hits 
system.cpu3.dcache.StoreCondReq_hits::cpu3.data;19073;16170;1274;2381;3192;96;number of StoreCondReq hits 
system.cpu3.dcache.StoreCondReq_hits::total;19073;16170;1274;2381;3192;96;number of StoreCondReq hits 
system.cpu3.dcache.demand_hits::cpu3.data;2784468;3958622;155058;1357279;2884536;11798;number of demand (read+write) hits 
system.cpu3.dcache.demand_hits::total;2784468;3958622;155058;1357279;2884536;11798;number of demand (read+write) hits 
system.cpu3.dcache.overall_hits::cpu3.data;2784468;3958622;155058;1357279;2884536;11798;number of overall hits 
system.cpu3.dcache.overall_hits::total;2784468;3958622;155058;1357279;2884536;11798;number of overall hits 
system.cpu3.dcache.ReadReq_misses::cpu3.data;32163;89960;3746;12124;63546;105;number of ReadReq misses 
system.cpu3.dcache.ReadReq_misses::total;32163;89960;3746;12124;63546;105;number of ReadReq misses 
system.cpu3.dcache.WriteReq_misses::cpu3.data;23433;73994;2465;3269;75934;16;number of WriteReq misses 
system.cpu3.dcache.WriteReq_misses::total;23433;73994;2465;3269;75934;16;number of WriteReq misses 
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data;2369;14121;261;502;895;4;number of LoadLockedReq misses 
system.cpu3.dcache.LoadLockedReq_misses::total;2369;14121;261;502;895;4;number of LoadLockedReq misses 
system.cpu3.dcache.StoreCondReq_misses::cpu3.data;4193;18219;253;502;789;10;number of StoreCondReq misses 
system.cpu3.dcache.StoreCondReq_misses::total;4193;18219;253;502;789;10;number of StoreCondReq misses 
system.cpu3.dcache.demand_misses::cpu3.data;55596;163954;6211;15393;139480;121;number of demand (read+write) misses 
system.cpu3.dcache.demand_misses::total;55596;163954;6211;15393;139480;121;number of demand (read+write) misses 
system.cpu3.dcache.overall_misses::cpu3.data;55596;163954;6211;15393;139480;121;number of overall misses 
system.cpu3.dcache.overall_misses::total;55596;163954;6211;15393;139480;121;number of overall misses 
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data;2743022246;6949369450;345449499;1062624746;6527115747;7097750;number of ReadReq miss cycles 
system.cpu3.dcache.ReadReq_miss_latency::total;2743022246;6949369450;345449499;1062624746;6527115747;7097750;number of ReadReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data;1873439057;5393732011;212670293;259081132;8127649996;1185990;number of WriteReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::total;1873439057;5393732011;212670293;259081132;8127649996;1185990;number of WriteReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data;169789500;888678998;20216250;36065000;64591000;248000;number of LoadLockedReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::total;169789500;888678998;20216250;36065000;64591000;248000;number of LoadLockedReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data;241728056;1117087530;15337958;30639944;48537948;574995;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::total;241728056;1117087530;15337958;30639944;48537948;574995;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data;278000;464000;;;72000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::total;278000;464000;;;72000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.demand_miss_latency::cpu3.data;4616461303;12343101461;558119792;1321705878;14654765743;8283740;number of demand (read+write) miss cycles 
system.cpu3.dcache.demand_miss_latency::total;4616461303;12343101461;558119792;1321705878;14654765743;8283740;number of demand (read+write) miss cycles 
system.cpu3.dcache.overall_miss_latency::cpu3.data;4616461303;12343101461;558119792;1321705878;14654765743;8283740;number of overall miss cycles 
system.cpu3.dcache.overall_miss_latency::total;4616461303;12343101461;558119792;1321705878;14654765743;8283740;number of overall miss cycles 
system.cpu3.dcache.ReadReq_accesses::cpu3.data;1787050;2685589;97551;921942;2276052;7793;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.ReadReq_accesses::total;1787050;2685589;97551;921942;2276052;7793;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::cpu3.data;1053014;1436987;63718;450730;747964;4126;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::total;1053014;1436987;63718;450730;747964;4126;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data;24472;36034;1542;2931;4005;106;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::total;24472;36034;1542;2931;4005;106;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data;23266;34389;1527;2883;3981;106;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::total;23266;34389;1527;2883;3981;106;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.demand_accesses::cpu3.data;2840064;4122576;161269;1372672;3024016;11919;number of demand (read+write) accesses 
system.cpu3.dcache.demand_accesses::total;2840064;4122576;161269;1372672;3024016;11919;number of demand (read+write) accesses 
system.cpu3.dcache.overall_accesses::cpu3.data;2840064;4122576;161269;1372672;3024016;11919;number of overall (read+write) accesses 
system.cpu3.dcache.overall_accesses::total;2840064;4122576;161269;1372672;3024016;11919;number of overall (read+write) accesses 
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data;0.017998;0.033497;0.038400;0.013151;0.027919;0.013474;miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_miss_rate::total;0.017998;0.033497;0.038400;0.013151;0.027919;0.013474;miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data;0.022253;0.051492;0.038686;0.007253;0.101521;0.003878;miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::total;0.022253;0.051492;0.038686;0.007253;0.101521;0.003878;miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data;0.096805;0.391880;0.169261;0.171273;0.223471;0.037736;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::total;0.096805;0.391880;0.169261;0.171273;0.223471;0.037736;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data;0.180220;0.529792;0.165684;0.174124;0.198191;0.094340;miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::total;0.180220;0.529792;0.165684;0.174124;0.198191;0.094340;miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_miss_rate::cpu3.data;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;miss rate for demand accesses 
system.cpu3.dcache.demand_miss_rate::total;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;miss rate for demand accesses 
system.cpu3.dcache.overall_miss_rate::cpu3.data;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;miss rate for overall accesses 
system.cpu3.dcache.overall_miss_rate::total;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data;85285.024593;77249.549244;92218.232515;87646.382877;102714.816778;67597.619048;average ReadReq miss latency 
system.cpu3.dcache.ReadReq_avg_miss_latency::total;85285.024593;77249.549244;92218.232515;87646.382877;102714.816778;67597.619048;average ReadReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data;79948.749925;72894.180758;86275.980933;79253.940655;107035.715174;74124.375000;average WriteReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::total;79948.749925;72894.180758;86275.980933;79253.940655;107035.715174;74124.375000;average WriteReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data;71671.380329;62933.149069;77456.896552;71842.629482;72168.715084;62000;average LoadLockedReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total;71671.380329;62933.149069;77456.896552;71842.629482;72168.715084;62000;average LoadLockedReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data;57650.383019;61314.426149;60624.339921;61035.745020;61518.311787;57499.500000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total;57650.383019;61314.426149;60624.339921;61035.745020;61518.311787;57499.500000;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data;83035.853353;75283.930011;89859.892449;85864.086143;105067.147570;68460.661157;average overall miss latency 
system.cpu3.dcache.demand_avg_miss_latency::total;83035.853353;75283.930011;89859.892449;85864.086143;105067.147570;68460.661157;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data;83035.853353;75283.930011;89859.892449;85864.086143;105067.147570;68460.661157;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::total;83035.853353;75283.930011;89859.892449;85864.086143;105067.147570;68460.661157;average overall miss latency 
system.cpu3.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.dcache.writebacks::writebacks;18732;39167;2216;5742;87012;4;number of writebacks 
system.cpu3.dcache.writebacks::total;18732;39167;2216;5742;87012;4;number of writebacks 
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data;32163;89960;3746;12124;63546;105;number of ReadReq MSHR misses 
system.cpu3.dcache.ReadReq_mshr_misses::total;32163;89960;3746;12124;63546;105;number of ReadReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data;23433;73994;2465;3269;75934;16;number of WriteReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::total;23433;73994;2465;3269;75934;16;number of WriteReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data;2369;14121;261;502;895;4;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::total;2369;14121;261;502;895;4;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data;4182;18213;253;502;789;10;number of StoreCondReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::total;4182;18213;253;502;789;10;number of StoreCondReq MSHR misses 
system.cpu3.dcache.demand_mshr_misses::cpu3.data;55596;163954;6211;15393;139480;121;number of demand (read+write) MSHR misses 
system.cpu3.dcache.demand_mshr_misses::total;55596;163954;6211;15393;139480;121;number of demand (read+write) MSHR misses 
system.cpu3.dcache.overall_mshr_misses::cpu3.data;55596;163954;6211;15393;139480;121;number of overall MSHR misses 
system.cpu3.dcache.overall_mshr_misses::total;55596;163954;6211;15393;139480;121;number of overall MSHR misses 
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data;1942731754;4790441550;248814501;756285254;4811979253;4721250;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_miss_latency::total;1942731754;4790441550;248814501;756285254;4811979253;4721250;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data;1263697943;3539557989;151215707;177679868;6073520004;690010;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::total;1263697943;3539557989;151215707;177679868;6073520004;690010;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data;114634500;576385002;13984750;24295000;43843000;160000;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total;114634500;576385002;13984750;24295000;43843000;160000;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data;128471944;700434470;9312042;18980056;30630052;300005;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total;128471944;700434470;9312042;18980056;30630052;300005;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data;190000;310000;;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total;190000;310000;;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data;3206429697;8329999539;400030208;933965122;10885499257;5411260;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::total;3206429697;8329999539;400030208;933965122;10885499257;5411260;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data;3206429697;8329999539;400030208;933965122;10885499257;5411260;number of overall MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::total;3206429697;8329999539;400030208;933965122;10885499257;5411260;number of overall MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data;13680000;1800000;1200000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total;13680000;1800000;1200000;1200000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data;1062070000;663900000;31842000;71504000;109264000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total;1062070000;663900000;31842000;71504000;109264000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data;1075750000;665700000;33042000;72704000;109864000;5500000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::total;1075750000;665700000;33042000;72704000;109864000;5500000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data;0.017998;0.033497;0.038400;0.013151;0.027919;0.013474;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_mshr_miss_rate::total;0.017998;0.033497;0.038400;0.013151;0.027919;0.013474;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data;0.022253;0.051492;0.038686;0.007253;0.101521;0.003878;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::total;0.022253;0.051492;0.038686;0.007253;0.101521;0.003878;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data;0.096805;0.391880;0.169261;0.171273;0.223471;0.037736;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total;0.096805;0.391880;0.169261;0.171273;0.223471;0.037736;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data;0.179747;0.529617;0.165684;0.174124;0.198191;0.094340;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total;0.179747;0.529617;0.165684;0.174124;0.198191;0.094340;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;mshr miss rate for demand accesses 
system.cpu3.dcache.demand_mshr_miss_rate::total;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;mshr miss rate for demand accesses 
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;mshr miss rate for overall accesses 
system.cpu3.dcache.overall_mshr_miss_rate::total;0.019576;0.039770;0.038513;0.011214;0.046124;0.010152;mshr miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data;60402.691105;53250.795353;66421.383075;62379.186242;75724.345403;44964.285714;average ReadReq mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total;60402.691105;53250.795353;66421.383075;62379.186242;75724.345403;44964.285714;average ReadReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data;53928.133103;47835.743290;61345.114402;54352.972775;79984.196855;43125.625000;average WriteReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total;53928.133103;47835.743290;61345.114402;54352.972775;79984.196855;43125.625000;average WriteReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data;48389.404812;40817.576801;53581.417625;48396.414343;48986.592179;40000;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total;48389.404812;40817.576801;53581.417625;48396.414343;48986.592179;40000;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data;30720.216165;38457.940482;36806.490119;37808.876494;38821.358682;30000.500000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total;30720.216165;38457.940482;36806.490119;37808.876494;38821.358682;30000.500000;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data;57673.748057;50806.930840;64406.731283;60674.665237;78043.441762;44721.157025;average overall mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::total;57673.748057;50806.930840;64406.731283;60674.665237;78043.441762;44721.157025;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data;57673.748057;50806.930840;64406.731283;60674.665237;78043.441762;44721.157025;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::total;57673.748057;50806.930840;64406.731283;60674.665237;78043.441762;44721.157025;average overall mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
